
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _37730_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _37767_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.26    0.26 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03    0.28 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21    0.49 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.21    0.05    0.54 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19    0.73 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00    0.73 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.10    1.23    1.96 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.11    0.07    2.03 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.43    2.46 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.46 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    2.71 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    2.71 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.24    2.96 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.13    0.00    2.96 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    3.22 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00    3.22 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.45 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.45 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.34    3.80 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.29    0.01    3.80 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.09 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.09 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30    4.39 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.40 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    4.66 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.66 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.89 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.89 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.18 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.18 ^ clkbuf_4_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.49 ^ clkbuf_4_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_3_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.49 ^ clkbuf_5_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    5.77 ^ clkbuf_5_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_7_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.78 ^ clkbuf_6_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    6.05 ^ clkbuf_6_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_15_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.05 ^ clkbuf_7_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.57    0.52    6.57 ^ clkbuf_7_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.27                           clknet_7_31_0_clock_ctrl.core_clk (net)
                  0.57    0.00    6.57 ^ clkbuf_leaf_512_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.30    6.87 ^ clkbuf_leaf_512_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_512_clock_ctrl.core_clk (net)
                  0.10    0.00    6.87 ^ _37730_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.17    0.67    7.55 v _37730_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.01                           soc.core.VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1] (net)
                  0.17    0.00    7.55 v _37767_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  7.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.19    0.27    0.27 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.19    0.03    0.30 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.23    0.53 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.21    0.05    0.58 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.43    0.20    0.78 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.43    0.00    0.78 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.13    1.37    2.15 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.14    0.08    2.23 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.46    2.69 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.69 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    2.97 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    2.97 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    3.23 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.13    0.00    3.23 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    3.51 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00    3.51 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.77 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.77 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.37    4.14 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.29    0.01    4.14 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31    4.45 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.45 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    4.78 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.78 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    5.06 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.07 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.31 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.31 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.62 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.63 ^ clkbuf_4_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    5.96 ^ clkbuf_4_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_3_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.96 ^ clkbuf_5_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.27 ^ clkbuf_5_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_7_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.27 ^ clkbuf_6_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    6.56 ^ clkbuf_6_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_15_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.57 ^ clkbuf_7_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.57    0.56    7.12 ^ clkbuf_7_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.27                           clknet_7_31_0_clock_ctrl.core_clk (net)
                  0.57    0.00    7.12 ^ clkbuf_leaf_512_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.33    7.45 ^ clkbuf_leaf_512_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_512_clock_ctrl.core_clk (net)
                  0.10    0.00    7.45 ^ _37767_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.10    7.55   clock uncertainty
                         -0.58    6.97   clock reconvergence pessimism
                          0.09    7.06   library hold time
                                  7.06   data required time
-----------------------------------------------------------------------------
                                  7.06   data required time
                                 -7.55   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _35650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _35723_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.26    0.26 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03    0.28 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21    0.49 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.21    0.05    0.54 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19    0.73 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00    0.73 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.10    1.23    1.96 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.11    0.07    2.03 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.43    2.46 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.46 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    2.72 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    2.72 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    2.98 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00    2.98 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.25    3.23 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.24 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.47 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.47 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28    3.75 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00    3.75 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    4.02 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.02 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30    4.32 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.32 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    4.58 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.59 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.81 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.81 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    5.09 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.09 ^ clkbuf_4_11_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.29    5.38 ^ clkbuf_4_11_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_4_11_0_clock_ctrl.core_clk (net)
                  0.18    0.00    5.39 ^ clkbuf_5_22_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.66 ^ clkbuf_5_22_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_22_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.66 ^ clkbuf_6_45_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    5.92 ^ clkbuf_6_45_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_45_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.92 ^ clkbuf_7_90_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.65    0.55    6.47 ^ clkbuf_7_90_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.31                           clknet_7_90_0_clock_ctrl.core_clk (net)
                  0.65    0.01    6.49 ^ clkbuf_leaf_859_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.30    6.79 ^ clkbuf_leaf_859_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_859_clock_ctrl.core_clk (net)
                  0.10    0.00    6.79 ^ _35650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                  0.32    0.83    7.62 v _35650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     3    0.06                           soc.core.mgmtsoc_reload_storage[9] (net)
                  0.32    0.00    7.62 v _26408_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai22_4)
                  0.34    0.27    7.89 ^ _26408_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_4)
     1    0.02                           _12095_ (net)
                  0.34    0.00    7.89 ^ _26410_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                  0.16    0.12    8.01 v _26410_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     1    0.01                           _03069_ (net)
                  0.16    0.00    8.01 v _35723_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.01   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.19    0.27    0.27 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.19    0.03    0.30 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.23    0.53 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.21    0.05    0.58 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.43    0.20    0.78 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.43    0.00    0.78 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.13    1.37    2.15 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.14    0.08    2.23 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.46    2.69 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.69 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    2.97 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    2.98 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.25 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00    3.26 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    3.53 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.53 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.78 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.78 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    4.09 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00    4.09 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    4.38 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.38 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    4.70 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.70 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.98 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.99 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.23 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.23 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.54 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.54 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    5.87 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.88 ^ clkbuf_5_29_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.17 ^ clkbuf_5_29_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_29_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.17 ^ clkbuf_6_58_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.46 ^ clkbuf_6_58_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_58_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.46 ^ clkbuf_7_116_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.04    0.83    7.29 ^ clkbuf_7_116_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    15    0.50                           clknet_7_116_0_clock_ctrl.core_clk (net)
                  1.04    0.01    7.30 ^ clkbuf_leaf_865_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.38    7.68 ^ clkbuf_leaf_865_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_865_clock_ctrl.core_clk (net)
                  0.12    0.00    7.68 ^ _35723_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.78   clock uncertainty
                         -0.34    7.44   clock reconvergence pessimism
                          0.07    7.52   library hold time
                                  7.52   data required time
-----------------------------------------------------------------------------
                                  7.52   data required time
                                 -8.01   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _35818_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _35817_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.26    0.26 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03    0.28 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21    0.49 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.21    0.05    0.54 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19    0.73 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00    0.73 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.10    1.23    1.96 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.11    0.07    2.03 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.43    2.46 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.46 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    2.72 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    2.72 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    2.98 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00    2.98 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.25    3.23 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.24 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.47 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.47 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28    3.75 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00    3.75 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    4.02 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.03 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    4.32 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.32 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    4.58 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.59 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    4.81 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.81 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.10 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.10 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    5.42 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00    5.42 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    5.69 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.69 ^ clkbuf_6_62_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.96 ^ clkbuf_6_62_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_62_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.96 ^ clkbuf_7_125_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.58    6.54 ^ clkbuf_7_125_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.33                           clknet_7_125_0_clock_ctrl.core_clk (net)
                  0.70    0.01    6.55 ^ clkbuf_leaf_802_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.09    0.30    6.86 ^ clkbuf_leaf_802_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_802_clock_ctrl.core_clk (net)
                  0.09    0.00    6.86 ^ _35818_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                  0.24    0.77    7.63 v _35818_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     3    0.04                           soc.core.mgmtsoc_litespimmap_count[7] (net)
                  0.24    0.00    7.63 v _26710_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_4)
                  0.27    0.26    7.89 ^ _26710_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_4)
     1    0.02                           _12335_ (net)
                  0.27    0.00    7.89 ^ _26711_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                  0.10    0.08    7.96 v _26711_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     1    0.00                           _03131_ (net)
                  0.10    0.00    7.96 v _35817_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.96   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.19    0.27    0.27 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.19    0.03    0.30 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.23    0.53 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.21    0.05    0.58 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.43    0.20    0.78 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.43    0.00    0.78 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.13    1.37    2.15 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.14    0.08    2.23 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.46    2.69 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.69 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    2.97 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    2.98 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.25 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00    3.26 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    3.53 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.53 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.78 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.78 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    4.09 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00    4.09 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    4.38 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.38 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    4.70 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.70 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.98 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.99 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.23 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.23 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.54 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.54 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    5.89 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00    5.89 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    6.18 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.18 ^ clkbuf_6_63_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.30    6.48 ^ clkbuf_6_63_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_63_0_clock_ctrl.core_clk (net)
                  0.17    0.00    6.48 ^ clkbuf_7_127_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.10    0.86    7.34 ^ clkbuf_7_127_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.54                           clknet_7_127_0_clock_ctrl.core_clk (net)
                  1.11    0.05    7.38 ^ clkbuf_leaf_803_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.38    7.76 ^ clkbuf_leaf_803_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_803_clock_ctrl.core_clk (net)
                  0.11    0.00    7.76 ^ _35817_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.86   clock uncertainty
                         -0.49    7.37   clock reconvergence pessimism
                          0.09    7.46   library hold time
                                  7.46   data required time
-----------------------------------------------------------------------------
                                  7.46   data required time
                                 -7.96   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _37563_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _37552_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.26    0.26 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03    0.28 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21    0.49 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.21    0.05    0.54 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19    0.73 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00    0.73 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.10    1.23    1.96 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.11    0.07    2.03 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.43    2.46 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.46 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    2.71 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    2.71 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.24    2.96 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.13    0.00    2.96 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    3.22 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00    3.22 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.45 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.45 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.34    3.80 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.29    0.01    3.80 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.09 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.09 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    4.39 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.39 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    4.65 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.65 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    4.89 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.11    0.00    4.89 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30    5.18 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.21    0.00    5.19 ^ clkbuf_4_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32    5.51 ^ clkbuf_4_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_6_0_clock_ctrl.core_clk (net)
                  0.22    0.00    5.51 ^ clkbuf_5_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    5.80 ^ clkbuf_5_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_12_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.80 ^ clkbuf_6_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.07 ^ clkbuf_6_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_25_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.07 ^ clkbuf_7_51_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.56    0.50    6.57 ^ clkbuf_7_51_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.26                           clknet_7_51_0_clock_ctrl.core_clk (net)
                  0.56    0.01    6.58 ^ clkbuf_leaf_422_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.09    0.29    6.87 ^ clkbuf_leaf_422_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.02                           clknet_leaf_422_clock_ctrl.core_clk (net)
                  0.09    0.00    6.88 ^ _37563_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.20    0.69    7.57 v _37563_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02                           soc.core.VexRiscv.execute_to_memory_INSTRUCTION[28] (net)
                  0.20    0.00    7.57 v _37552_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.19    0.27    0.27 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.19    0.03    0.30 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.23    0.53 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.21    0.05    0.58 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.43    0.20    0.78 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.43    0.00    0.78 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.13    1.37    2.15 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.14    0.08    2.23 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.46    2.69 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.69 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    2.97 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    2.97 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    3.23 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.13    0.00    3.23 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    3.51 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00    3.51 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.77 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.77 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.37    4.14 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.29    0.01    4.14 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31    4.45 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.45 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    4.77 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.78 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    5.06 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.06 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    5.31 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.11    0.00    5.31 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    5.63 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.21    0.00    5.63 ^ clkbuf_4_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    5.98 ^ clkbuf_4_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_6_0_clock_ctrl.core_clk (net)
                  0.22    0.00    5.98 ^ clkbuf_5_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31    6.29 ^ clkbuf_5_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_12_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.29 ^ clkbuf_6_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.58 ^ clkbuf_6_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_25_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.59 ^ clkbuf_7_51_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.56    0.54    7.13 ^ clkbuf_7_51_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.26                           clknet_7_51_0_clock_ctrl.core_clk (net)
                  0.56    0.01    7.14 ^ clkbuf_leaf_473_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.32    7.46 ^ clkbuf_leaf_473_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_473_clock_ctrl.core_clk (net)
                  0.10    0.00    7.46 ^ _37552_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.56   clock uncertainty
                         -0.56    7.01   clock reconvergence pessimism
                          0.06    7.06   library hold time
                                  7.06   data required time
-----------------------------------------------------------------------------
                                  7.06   data required time
                                 -7.57   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _36438_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _36174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.26    0.26 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03    0.28 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21    0.49 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.21    0.05    0.54 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19    0.73 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00    0.73 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.10    1.23    1.96 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.11    0.07    2.03 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.43    2.46 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.46 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    2.72 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    2.72 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    2.98 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00    2.98 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.25    3.23 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.24 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.47 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.47 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28    3.75 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00    3.75 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    4.02 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.02 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30    4.32 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.32 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    4.58 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.59 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.81 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.81 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    5.09 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.09 ^ clkbuf_4_11_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.29    5.38 ^ clkbuf_4_11_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_4_11_0_clock_ctrl.core_clk (net)
                  0.18    0.00    5.39 ^ clkbuf_5_22_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.66 ^ clkbuf_5_22_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_22_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.66 ^ clkbuf_6_44_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    5.91 ^ clkbuf_6_44_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_44_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.91 ^ clkbuf_7_88_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.76    0.61    6.53 ^ clkbuf_7_88_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.36                           clknet_7_88_0_clock_ctrl.core_clk (net)
                  0.76    0.01    6.53 ^ clkbuf_leaf_1324_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.32    6.86 ^ clkbuf_leaf_1324_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     6    0.03                           clknet_leaf_1324_clock_ctrl.core_clk (net)
                  0.11    0.00    6.86 ^ _36438_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                  0.68    1.06    7.91 ^ _36438_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     9    0.16                           soc.core.uartwishbonebridge_rs232phyrx_state (net)
                  0.68    0.01    7.92 ^ _27682_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                  0.18    0.06    7.99 v _27682_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     1    0.00                           _03488_ (net)
                  0.18    0.00    7.99 v _36174_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.19    0.27    0.27 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.19    0.03    0.30 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.23    0.53 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.21    0.05    0.58 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.43    0.20    0.78 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.43    0.00    0.78 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.13    1.37    2.15 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.14    0.08    2.23 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.46    2.69 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.69 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    2.97 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    2.98 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.25 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00    3.26 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    3.53 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.53 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.78 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.78 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    4.09 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00    4.09 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.37 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.38 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    4.70 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.71 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    4.99 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.99 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.23 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.23 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    5.53 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.53 ^ clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32    5.85 ^ clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.19    0.00    5.86 ^ clkbuf_5_20_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.15 ^ clkbuf_5_20_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_20_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.16 ^ clkbuf_6_41_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.44 ^ clkbuf_6_41_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_41_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.45 ^ clkbuf_7_83_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.15    0.90    7.34 ^ clkbuf_7_83_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.56                           clknet_7_83_0_clock_ctrl.core_clk (net)
                  1.15    0.02    7.36 ^ clkbuf_leaf_1243_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.39    7.75 ^ clkbuf_leaf_1243_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.03                           clknet_leaf_1243_clock_ctrl.core_clk (net)
                  0.12    0.00    7.75 ^ _36174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.85   clock uncertainty
                         -0.44    7.41   clock reconvergence pessimism
                          0.07    7.48   library hold time
                                  7.48   data required time
-----------------------------------------------------------------------------
                                  7.48   data required time
                                 -7.99   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _37976_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _37977_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.40    0.40 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00    0.40 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    0.74 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.00    0.75 ^ _37976_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.12    0.70    1.44 v _37976_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1a[0].shift_register[8] (net)
                  0.12    0.00    1.44 v hold131/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46    2.90 v hold131/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net1994 (net)
                  0.33    0.00    2.90 v _37977_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.90   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.43    0.43 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00    0.44 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    0.80 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.00    0.80 ^ _37977_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    0.90   clock uncertainty
                         -0.06    0.84   clock reconvergence pessimism
                          0.12    0.96   library hold time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -2.90   data arrival time
-----------------------------------------------------------------------------
                                  1.94   slack (MET)


Startpoint: _38391_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38392_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ fanout1445/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.27    0.31    0.31 ^ fanout1445/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.17                           net1445 (net)
                  0.27    0.03    0.34 ^ wire1447/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.65    0.44    0.78 ^ wire1447/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.34                           net1447 (net)
                  0.74    0.13    0.91 ^ wire1446/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.31    0.32    1.24 ^ wire1446/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.21                           net1446 (net)
                  0.33    0.05    1.28 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    1.64 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.39    0.01    1.65 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    2.03 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    2.03 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.40 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    2.41 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.35    2.76 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    2.77 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.53    3.30 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.71    0.03    3.33 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.38    3.71 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.39    0.01    3.72 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.38    4.09 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.42    0.01    4.10 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    4.48 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.41    0.01    4.49 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    4.86 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[10].serial_clock_out (net)
                  0.25    0.01    4.87 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.32    5.19 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.34    0.01    5.20 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.34    5.54 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.35    0.01    5.54 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    5.89 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.37    0.01    5.90 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.42    6.32 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_2[5].serial_clock (net)
                  0.36    0.03    6.35 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    6.72 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[4].serial_clock (net)
                  0.40    0.01    6.72 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.38    7.11 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.01    7.12 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.47    0.41    7.52 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[2].serial_clock (net)
                  0.47    0.01    7.53 ^ gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    7.90 ^ gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[1].serial_clock (net)
                  0.38    0.01    7.90 ^ gpio_control_in_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.34    8.24 ^ gpio_control_in_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.08                           gpio_control_in_2[0].serial_clock (net)
                  0.34    0.00    8.24 ^ _38391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.13    0.72    8.97 v _38391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[0].shift_register[5] (net)
                  0.13    0.00    8.97 v hold168/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46   10.42 v hold168/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2031 (net)
                  0.33    0.00   10.42 v _38392_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.42   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ fanout1445/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.27    0.34    0.34 ^ fanout1445/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.17                           net1445 (net)
                  0.27    0.03    0.36 ^ wire1447/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.65    0.48    0.84 ^ wire1447/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.34                           net1447 (net)
                  0.74    0.14    0.98 ^ wire1446/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.31    0.35    1.33 ^ wire1446/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.21                           net1446 (net)
                  0.33    0.05    1.38 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    1.77 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.39    0.01    1.78 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    2.18 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    2.19 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    2.59 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    2.60 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.38    2.98 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    2.99 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.57    3.56 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.71    0.03    3.59 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.41    4.00 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.39    0.01    4.00 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41    4.41 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.42    0.01    4.42 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    4.83 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.41    0.01    4.84 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.41    5.24 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[10].serial_clock_out (net)
                  0.25    0.01    5.25 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.35    5.59 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.34    0.01    5.60 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.37    5.97 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.35    0.01    5.97 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    6.35 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.37    0.01    6.36 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.45    6.81 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_2[5].serial_clock (net)
                  0.36    0.04    6.84 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    7.24 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[4].serial_clock (net)
                  0.40    0.01    7.25 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.41    7.66 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.01    7.67 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.47    0.44    8.11 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[2].serial_clock (net)
                  0.47    0.01    8.12 ^ gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.39    8.51 ^ gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[1].serial_clock (net)
                  0.38    0.01    8.52 ^ gpio_control_in_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.36    8.88 ^ gpio_control_in_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.08                           gpio_control_in_2[0].serial_clock (net)
                  0.34    0.00    8.89 ^ _38392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    8.99   clock uncertainty
                         -0.64    8.34   clock reconvergence pessimism
                          0.14    8.48   library hold time
                                  8.48   data required time
-----------------------------------------------------------------------------
                                  8.48   data required time
                                -10.42   data arrival time
-----------------------------------------------------------------------------
                                  1.94   slack (MET)


Startpoint: _38457_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38458_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ fanout1445/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.27    0.31    0.31 ^ fanout1445/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.17                           net1445 (net)
                  0.27    0.03    0.34 ^ wire1447/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.65    0.44    0.78 ^ wire1447/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.34                           net1447 (net)
                  0.74    0.13    0.91 ^ wire1446/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.31    0.32    1.24 ^ wire1446/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.21                           net1446 (net)
                  0.33    0.05    1.28 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    1.64 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.39    0.01    1.65 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    2.03 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    2.03 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.40 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    2.41 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.35    2.76 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    2.77 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.53    3.30 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.71    0.03    3.33 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.38    3.71 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.39    0.01    3.72 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.38    4.09 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.42    0.01    4.10 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    4.48 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.41    0.01    4.49 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    4.86 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[10].serial_clock_out (net)
                  0.25    0.01    4.87 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.32    5.19 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.34    0.01    5.20 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.34    5.54 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.35    0.01    5.54 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    5.89 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.37    0.01    5.90 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.42    6.32 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_2[5].serial_clock (net)
                  0.36    0.03    6.35 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    6.72 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[4].serial_clock (net)
                  0.40    0.01    6.72 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.38    7.11 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.01    7.12 ^ _38457_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.74    7.86 v _38457_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[3].shift_register[8] (net)
                  0.14    0.00    7.86 v hold143/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46    9.31 v hold143/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2006 (net)
                  0.33    0.00    9.31 v _38458_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.31   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ fanout1445/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.27    0.34    0.34 ^ fanout1445/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.17                           net1445 (net)
                  0.27    0.03    0.36 ^ wire1447/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.65    0.48    0.84 ^ wire1447/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.34                           net1447 (net)
                  0.74    0.14    0.98 ^ wire1446/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.31    0.35    1.33 ^ wire1446/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.21                           net1446 (net)
                  0.33    0.05    1.38 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    1.77 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.39    0.01    1.78 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    2.18 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    2.19 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    2.59 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    2.60 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.38    2.98 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    2.99 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.57    3.56 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.71    0.03    3.59 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.41    4.00 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.39    0.01    4.00 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41    4.41 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.42    0.01    4.42 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    4.83 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.41    0.01    4.84 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.41    5.24 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[10].serial_clock_out (net)
                  0.25    0.01    5.25 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.35    5.59 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.34    0.01    5.60 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.37    5.97 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.35    0.01    5.97 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    6.35 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.37    0.01    6.36 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.45    6.81 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_2[5].serial_clock (net)
                  0.36    0.04    6.84 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    7.24 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[4].serial_clock (net)
                  0.40    0.01    7.25 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.41    7.66 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.01    7.67 ^ _38458_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    7.77   clock uncertainty
                         -0.55    7.22   clock reconvergence pessimism
                          0.15    7.37   library hold time
                                  7.37   data required time
-----------------------------------------------------------------------------
                                  7.37   data required time
                                 -9.31   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: _38309_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38310_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.40    0.40 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00    0.40 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    0.74 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    0.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.35    1.10 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01    1.11 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    1.45 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00    1.46 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    1.77 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00    1.77 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.46    2.23 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.52    0.06    2.29 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.41    2.70 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.27    0.01    2.70 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.38    3.09 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.00    3.09 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.39    3.48 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00    3.49 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    3.84 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.25    0.01    3.84 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    4.19 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01    4.19 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.37    4.57 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.29    0.01    4.57 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.39    4.96 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01    4.98 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    5.33 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.00    5.34 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    5.67 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    5.68 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.39    6.07 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.15                           gpio_control_in_1[7].serial_clock_out (net)
                  0.34    0.02    6.10 ^ gpio_control_in_1[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    6.45 ^ gpio_control_in_1[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[8].serial_clock_out (net)
                  0.22    0.01    6.46 ^ gpio_control_in_1[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.34    6.80 ^ gpio_control_in_1[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.09                           gpio_control_in_1[10].serial_clock (net)
                  0.38    0.00    6.80 ^ _38309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.74    7.54 v _38309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1[10].shift_register[6] (net)
                  0.14    0.00    7.54 v hold219/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46    9.00 v hold219/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2082 (net)
                  0.33    0.00    9.00 v _38310_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.00   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.43    0.43 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00    0.44 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    0.80 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    0.81 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38    1.19 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01    1.20 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37    1.56 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.01    1.57 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.34    1.91 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00    1.91 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.50    2.41 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.52    0.06    2.47 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.44    2.91 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.27    0.01    2.92 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.41    3.33 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.00    3.33 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42    3.75 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00    3.76 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    4.14 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.25    0.01    4.14 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    4.52 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01    4.52 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.40    4.92 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.29    0.01    4.93 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.42    5.35 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01    5.36 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.38    5.75 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.00    5.75 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    6.12 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    6.13 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.42    6.55 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.15                           gpio_control_in_1[7].serial_clock_out (net)
                  0.34    0.03    6.57 ^ gpio_control_in_1[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.38    6.95 ^ gpio_control_in_1[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[8].serial_clock_out (net)
                  0.22    0.01    6.96 ^ gpio_control_in_1[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.37    7.33 ^ gpio_control_in_1[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.09                           gpio_control_in_1[10].serial_clock (net)
                  0.38    0.01    7.33 ^ _38310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    7.43   clock uncertainty
                         -0.53    6.90   clock reconvergence pessimism
                          0.14    7.05   library hold time
                                  7.05   data required time
-----------------------------------------------------------------------------
                                  7.05   data required time
                                 -9.00   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: _38264_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38265_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.40    0.40 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00    0.40 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    0.74 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    0.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.35    1.10 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01    1.11 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    1.45 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00    1.46 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    1.77 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00    1.77 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.46    2.23 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.52    0.06    2.29 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.41    2.70 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.27    0.01    2.70 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.38    3.09 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.00    3.09 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.39    3.48 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00    3.49 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    3.84 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.25    0.01    3.84 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    4.19 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01    4.19 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.37    4.57 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.29    0.01    4.57 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.39    4.96 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01    4.98 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    5.33 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.00    5.34 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    5.67 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    5.68 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.39    6.07 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.15                           gpio_control_in_1[7].serial_clock_out (net)
                  0.34    0.02    6.10 ^ _38264_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.13    0.72    6.82 v _38264_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1[8].shift_register[2] (net)
                  0.13    0.00    6.82 v hold177/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.35    1.47    8.29 v hold177/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.01                           net2040 (net)
                  0.35    0.00    8.29 v _38265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.29   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.43    0.43 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00    0.44 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    0.80 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    0.81 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38    1.19 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01    1.20 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37    1.56 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.01    1.57 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.34    1.91 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00    1.91 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.50    2.41 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.52    0.06    2.47 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.44    2.91 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.27    0.01    2.92 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.41    3.33 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.00    3.33 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42    3.75 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00    3.76 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    4.14 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.25    0.01    4.14 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    4.52 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01    4.52 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.40    4.92 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.29    0.01    4.93 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.42    5.35 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01    5.36 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.38    5.75 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.00    5.75 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    6.12 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    6.13 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.42    6.55 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.15                           gpio_control_in_1[7].serial_clock_out (net)
                  0.34    0.03    6.57 ^ _38265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    6.67   clock uncertainty
                         -0.47    6.20   clock reconvergence pessimism
                          0.14    6.33   library hold time
                                  6.33   data required time
-----------------------------------------------------------------------------
                                  6.33   data required time
                                 -8.29   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


