<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1466669109003" outputclass="nolist" xml:lang="en-us">
	<title class="- topic/title ">Core power modes</title>
	<shortdesc class="- topic/shortdesc ">The following figure shows the supported modes for each core domain
		P-Channel, and the legal transitions between them. </shortdesc>
	<prolog class="- topic/prolog "><permissions class="- topic/permissions " view="nonconfidential"/></prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			
			<fig class="- topic/fig ">
            <title class="- topic/title "><ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core power domain mode transitions</title>
            <image class="- topic/image " href="ofy1477577549117.svg" placement="inline">
                <alt class="- topic/alt "><ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core power domain mode transitions</alt>
            </image>
        </fig>
			
			
			<p class="- topic/p ">The blue modes indicate the modes the channel can be initialized into. </p>
			
		</section>
	</refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="joh1441897107946.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">On</linktext><desc class="- topic/desc ">In this mode, the core is on and fully operational.</desc></link><link class="- topic/link " format="dita" href="joh1441900294156.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Off</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core supports 		a full shutdown mode where power can be removed completely and no state is 		retained.</desc></link><link class="- topic/link " format="dita" href="joh1441900491084.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Off (emulated)</linktext><desc class="- topic/desc ">In this mode, all core domain logic and RAMs are kept on. However, core 		warm reset can be asserted externally to emulate a power off scenario while keeping core 		debug state and allowing debug access.</desc></link><link class="- topic/link " format="dita" href="joh1441899604862.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Core dynamic retention</linktext><desc class="- topic/desc ">In this mode, all core logic and RAMs are in retention and the core domain is inoperable. The core can be entered into this power mode when it is in WFI or WFE mode. </desc></link><link class="- topic/link " format="dita" href="joh1441899904916.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Debug recovery mode</linktext><desc class="- topic/desc ">The debug recovery mode can be used to assist debug of external 		watchdog-triggered reset events.</desc></link></linkpool></linkpool></related-links></reference>