{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II " "Info: Running Quartus II Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 19:46:39 2017 " "Info: Processing started: Thu Oct 26 19:46:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM --analysis_and_elaboration " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Signed_Multiplier_NbyM -c Signed_Multiplier_NbyM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplier_4bit_n.v(60) " "Warning (10268): Verilog HDL information at multiplier_4bit_n.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/altera_quartus_workspace/multiplier_4bit/multiplier_4bit_n.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /workspace/altera_quartus_workspace/multiplier_4bit/multiplier_4bit_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 Signed_Multiplier_NbyM " "Info: Found entity 1: Signed_Multiplier_NbyM" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MPNum ../multiplier_4bit/multiplier_4bit_n.v 2 tb_Signed_Multiplier_NbyM.v(3) " "Warning (10274): Verilog HDL macro warning at tb_Signed_Multiplier_NbyM.v(3): overriding existing definition for macro \"MPNum\", which was defined in \"../multiplier_4bit/multiplier_4bit_n.v\", line 2" {  } { { "tb_Signed_Multiplier_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/tb_Signed_Multiplier_NbyM.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MPCNum ../multiplier_4bit/multiplier_4bit_n.v 3 tb_Signed_Multiplier_NbyM.v(4) " "Warning (10274): Verilog HDL macro warning at tb_Signed_Multiplier_NbyM.v(4): overriding existing definition for macro \"MPCNum\", which was defined in \"../multiplier_4bit/multiplier_4bit_n.v\", line 3" {  } { { "tb_Signed_Multiplier_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/tb_Signed_Multiplier_NbyM.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ACCNum ../multiplier_4bit/multiplier_4bit_n.v 4 tb_Signed_Multiplier_NbyM.v(5) " "Warning (10274): Verilog HDL macro warning at tb_Signed_Multiplier_NbyM.v(5): overriding existing definition for macro \"ACCNum\", which was defined in \"../multiplier_4bit/multiplier_4bit_n.v\", line 4" {  } { { "tb_Signed_Multiplier_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/tb_Signed_Multiplier_NbyM.v" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_signed_multiplier_nbym.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb_signed_multiplier_nbym.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Signed_Multiplier_NbyM " "Info: Found entity 1: tb_Signed_Multiplier_NbyM" {  } { { "tb_Signed_Multiplier_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/tb_Signed_Multiplier_NbyM.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "upcounter_4bits.v(19) " "Warning (10268): Verilog HDL information at upcounter_4bits.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/upcounter_4bits.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter_4bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file upcounter_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcounter_4bits " "Info: Found entity 1: upcounter_4bits" {  } { { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/upcounter_4bits.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Signed_Multiplier_NbyM " "Info: Elaborating entity \"Signed_Multiplier_NbyM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter_4bits upcounter_4bits:counter " "Info: Elaborating entity \"upcounter_4bits\" for hierarchy \"upcounter_4bits:counter\"" {  } { { "../multiplier_4bit/multiplier_4bit_n.v" "counter" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit_n.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/Signed_Multiplier_NbyM.map.smsg " "Info: Generated suppressed messages file D:/Workspace/Altera_Quartus_Workspace/Signed_Multiplier_NbyM/Signed_Multiplier_NbyM.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus II " "Info: Quartus II Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 19:46:40 2017 " "Info: Processing ended: Thu Oct 26 19:46:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
