#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 18:06:20 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Feb 18 23:05:15 2019
# Process ID: 11408
# Log file: C:/Users/subir/Desktop/VHDL Projects/all_gates/vivado.log
# Journal file: C:/Users/subir/Desktop/VHDL Projects/all_gates\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/subir/Desktop/VHDL Projects/all_gates/all_gates.xpr}
launch_simulation
open_wave_config C:/Users/subir/Desktop/VHDL
source all_gates.tcl
add_force {/all_gates/a} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/all_gates/b} -radix bin {1 0ns} {0 100000ps} -repeat_every 200000ps
run 10 us
close_sim
close_project
