Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Sun Jan 16 19:18:55 2022
| Host             : DESKTOP-2UBM601 running 64-bit major release  (build 9200)
| Command          : report_power -file soc_top_power_routed.rpt -pb soc_top_power_summary_routed.pb -rpx soc_top_power_routed.rpx
| Design           : soc_top
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.444        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.378        |
| Device Static (W)        | 0.066        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 93.1         |
| Junction Temperature (C) | 31.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.022 |       47 |       --- |             --- |
| Slice Logic              |     0.233 |    48613 |       --- |             --- |
|   LUT as Logic           |     0.217 |    18096 |     20800 |           87.00 |
|   Register               |     0.008 |    22033 |     41600 |           52.96 |
|   CARRY4                 |     0.004 |      680 |      8150 |            8.34 |
|   F7/F8 Muxes            |     0.002 |     1750 |     32600 |            5.37 |
|   LUT as Distributed RAM |     0.001 |      958 |      9600 |            9.98 |
|   LUT as Shift Register  |    <0.001 |      337 |      9600 |            3.51 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      889 |       --- |             --- |
| Signals                  |     0.358 |    37115 |       --- |             --- |
| Block RAM                |     0.059 |       35 |        50 |           70.00 |
| MMCM                     |     0.194 |        2 |         5 |           40.00 |
| PLL                      |     0.116 |        1 |         5 |           20.00 |
| DSPs                     |     0.004 |        4 |        90 |            4.44 |
| I/O                      |     0.276 |       56 |       210 |           26.67 |
| PHASER                   |     0.111 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.066 |          |           |                 |
| Total                    |     1.444 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.950 |     0.751 |       0.743 |      0.008 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.285 |       0.273 |      0.012 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.118 |       0.117 |      0.001 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       0.950 |     0.005 |       0.005 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.002 |      0.018 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                          | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0                                                                                                                                          | Clock_Generator/inst/clk_out1_clk_wiz_0                                                                                                                                                         |             6.0 |
| clk_out1_clk_wiz_0_1                                                                                                                                        | Clock_Generator/inst/clk_out1_clk_wiz_0                                                                                                                                                         |             6.0 |
| clk_out2_clk_wiz_0                                                                                                                                          | Clock_Generator/inst/clk_out2_clk_wiz_0                                                                                                                                                         |             5.0 |
| clk_out2_clk_wiz_0_1                                                                                                                                        | Clock_Generator/inst/clk_out2_clk_wiz_0                                                                                                                                                         |             5.0 |
| clk_pll_i                                                                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                         |            12.0 |
| clk_pll_i_1                                                                                                                                                 | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                         |            12.0 |
| clkfbout_clk_wiz_0                                                                                                                                          | Clock_Generator/inst/clkfbout_clk_wiz_0                                                                                                                                                         |            10.0 |
| clkfbout_clk_wiz_0_1                                                                                                                                        | Clock_Generator/inst/clkfbout_clk_wiz_0                                                                                                                                                         |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                            |            33.0 |
| freq_refclk                                                                                                                                                 | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                       |             1.5 |
| freq_refclk_1                                                                                                                                               | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                       |             1.5 |
| iserdes_clkdiv                                                                                                                                              | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv            |            12.0 |
| iserdes_clkdiv_1                                                                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv            |            12.0 |
| iserdes_clkdiv_2                                                                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv            |            12.0 |
| iserdes_clkdiv_3                                                                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv            |            12.0 |
| mem_refclk                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                        |             3.0 |
| mem_refclk_1                                                                                                                                                | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                        |             3.0 |
| oserdes_clk                                                                                                                                                 | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             3.0 |
| oserdes_clk_1                                                                                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             3.0 |
| oserdes_clk_2                                                                                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             3.0 |
| oserdes_clk_3                                                                                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             3.0 |
| oserdes_clk_4                                                                                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             3.0 |
| oserdes_clk_5                                                                                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             3.0 |
| oserdes_clk_6                                                                                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             3.0 |
| oserdes_clk_7                                                                                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             3.0 |
| oserdes_clkdiv                                                                                                                                              | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |            12.0 |
| oserdes_clkdiv_1                                                                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |            12.0 |
| oserdes_clkdiv_2                                                                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             6.0 |
| oserdes_clkdiv_3                                                                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |             6.0 |
| oserdes_clkdiv_4                                                                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |            12.0 |
| oserdes_clkdiv_5                                                                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |            12.0 |
| oserdes_clkdiv_6                                                                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             6.0 |
| oserdes_clkdiv_7                                                                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |             6.0 |
| pll_clk3_out                                                                                                                                                | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                      |            12.0 |
| pll_clk3_out_1                                                                                                                                              | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                      |            12.0 |
| pll_clkfbout                                                                                                                                                | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                      |             6.0 |
| pll_clkfbout_1                                                                                                                                              | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                      |             6.0 |
| sync_pulse                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                        |            48.0 |
| sync_pulse_1                                                                                                                                                | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                        |            48.0 |
| sys_clk_pin                                                                                                                                                 | sysclk_i                                                                                                                                                                                        |            10.0 |
| sysclk_i                                                                                                                                                    | sysclk_i                                                                                                                                                                                        |            10.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk   | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0 |             3.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0 |             3.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk   | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in_0 |             3.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_1 | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in_0 |             3.0 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| soc_top                          |     1.378 |
|   Aquila_SoC                     |     0.560 |
|     ATOM_U                       |     0.001 |
|     CLINT                        |     0.008 |
|     D_Cache                      |     0.215 |
|       genblk1[0].DATA_BRAM       |     0.045 |
|       genblk1[0].TAG_BRAM        |     0.010 |
|       genblk1[1].DATA_BRAM       |     0.015 |
|       genblk1[1].TAG_BRAM        |     0.015 |
|       genblk1[2].DATA_BRAM       |     0.031 |
|       genblk1[2].TAG_BRAM        |     0.007 |
|       genblk1[3].DATA_BRAM       |     0.039 |
|       genblk1[3].TAG_BRAM        |     0.006 |
|     I_Cache                      |     0.101 |
|       genblk1[0].DATA_BRAM       |     0.009 |
|       genblk1[1].DATA_BRAM       |     0.008 |
|       genblk1[2].DATA_BRAM       |     0.010 |
|       genblk1[3].DATA_BRAM       |     0.020 |
|     RISCV_CORE0                  |     0.202 |
|       Branch_Prediction_Unit     |     0.016 |
|       CSR                        |     0.004 |
|       Decode                     |     0.047 |
|       Execute                    |     0.051 |
|       Fetch                      |     0.011 |
|       Program_Counter            |     0.029 |
|       Register_File              |     0.021 |
|       Writeback                  |     0.023 |
|     TCM                          |     0.033 |
|   Clock_Generator                |     0.107 |
|     inst                         |     0.107 |
|   MIG                            |     0.608 |
|     u_mig_7series_0_mig          |     0.607 |
|       temp_mon_enabled.u_tempmon |     0.006 |
|       u_ddr3_infrastructure      |     0.205 |
|       u_memc_ui_top_std          |     0.396 |
|   Memory_Arbiter                 |     0.002 |
|   UART                           |     0.005 |
|   dbg_hub                        |     0.004 |
|     inst                         |     0.004 |
|       BSCANID.u_xsdbm_id         |     0.004 |
|   synchronizer                   |     0.034 |
|     DMEM_addr                    |     0.001 |
|       U0                         |     0.001 |
|     DMEM_done__0                 |     0.001 |
|       U0                         |     0.001 |
|     DMEM_rd_data                 |     0.004 |
|       U0                         |     0.004 |
|     DMEM_wt_data                 |     0.003 |
|       U0                         |     0.003 |
|     IMEM_addr                    |     0.001 |
|       U0                         |     0.001 |
|     IMEM_done__0                 |     0.001 |
|       U0                         |     0.001 |
|     IMEM_rd_data                 |     0.004 |
|       U0                         |     0.004 |
|   u_ila_0                        |     0.008 |
|     inst                         |     0.008 |
|       ila_core_inst              |     0.008 |
+----------------------------------+-----------+


