-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_operator_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    this_p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    this_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    this_1_ce0 : OUT STD_LOGIC;
    this_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    this_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    this_1_ce1 : OUT STD_LOGIC;
    this_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    this_1_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
    this_1_ce2 : OUT STD_LOGIC;
    this_1_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    this_1_offset : IN STD_LOGIC_VECTOR (3 downto 0);
    n : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of main_operator_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sub_ln643_fu_469_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln643_reg_946 : STD_LOGIC_VECTOR (5 downto 0);
    signal this_1_addr_reg_951 : STD_LOGIC_VECTOR (5 downto 0);
    signal this_1_addr_8_reg_956 : STD_LOGIC_VECTOR (5 downto 0);
    signal this_1_addr_9_reg_961 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_fu_503_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_reg_966 : STD_LOGIC_VECTOR (5 downto 0);
    signal and_ln642_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln642_reg_971 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_549_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_reg_975 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_i1_fu_557_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_i1_reg_979 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_1_load_15_reg_984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal this_1_load_16_reg_992 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_1_load_17_reg_1000 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln648_fu_564_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln648_reg_1008 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln648_fu_567_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln648_reg_1013 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_fu_572_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_reg_1018 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln655_fu_580_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln655_reg_1022 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_100_fu_583_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_446_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal and_ln77_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_reg_1038 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal empty_54_fu_638_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_54_reg_1042 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln92_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln92_fu_649_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln92_reg_1052 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_107_fu_693_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal add_ln100_2_fu_698_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln104_fu_704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_reg_1076 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln104_fu_726_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln104_reg_1080 : STD_LOGIC_VECTOR (2 downto 0);
    signal phitmp_fu_802_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal phitmp17_fu_809_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal phitmp18_fu_816_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_done : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_idle : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_ready : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_this_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_this_1_ce0 : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_1_02_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_1_02_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_2_01_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_2_01_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_done : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_idle : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_ready : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_idx_tmp_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_idx_tmp_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_done : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_idle : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_ready : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num_1_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num16_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num16_1_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num2_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num2_1_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_idle : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_ready : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num_4_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num16_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num16_4_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num2_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num2_4_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_done : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_idle : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_ready : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag4_6_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag4_6_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num_6_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num16_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num16_6_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag8_6_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag8_6_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag_6_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag_6_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num2_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num2_6_out_ap_vld : STD_LOGIC;
    signal agg_result_num_0_reg_215 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num16_0_reg_227 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num2_0_reg_239 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num_3_reg_251 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num16_3_reg_262 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num2_3_reg_273 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_base_0_lcssa_i2023_phi_fu_288_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_0_lcssa_i2023_reg_284 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_fu_673_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_p_0_reg_296 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_phi_ln665_phi_fu_310_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln665_reg_307 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_phi_mux_phi_ln665_1_phi_fu_328_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln665_1_reg_325 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_phi_ln665_2_phi_fu_346_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln665_2_reg_343 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_this_p_write_assign_phi_fu_365_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_p_write_assign_reg_361 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln104_fu_735_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal zext_ln643_1_fu_476_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln643_2_fu_487_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln643_3_fu_498_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_fu_450_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_103_fu_461_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln643_fu_457_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln643_fu_481_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln643_1_fu_492_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln642_fu_508_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_511_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln642_fu_521_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln642_1_fu_531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln642_fu_525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln642_fu_537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_583_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal bitcast_ln77_fu_593_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_101_fu_597_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln77_fu_607_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln77_5_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln92_fu_668_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln91_fu_680_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln100_fu_689_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln100_fu_684_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln104_fu_710_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln104_5_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_fu_720_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_operator_1_Pipeline_VITIS_LOOP_627_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sub_i1 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_p_read_cast : IN STD_LOGIC_VECTOR (5 downto 0);
        sub_ln643 : IN STD_LOGIC_VECTOR (5 downto 0);
        this_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        this_1_ce0 : OUT STD_LOGIC;
        this_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_1_02_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_res_1_02_out_ap_vld : OUT STD_LOGIC;
        num_res_2_01_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_res_2_01_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_operator_1_Pipeline_VITIS_LOOP_84_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_operator_1_Pipeline_VITIS_LOOP_92_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        xor_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        agg_result_num_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_1_out_ap_vld : OUT STD_LOGIC;
        agg_result_num16_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_1_out_ap_vld : OUT STD_LOGIC;
        agg_result_num2_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_operator_1_Pipeline_VITIS_LOOP_104_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln104 : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln104_10 : IN STD_LOGIC_VECTOR (2 downto 0);
        agg_result_num_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_4_out_ap_vld : OUT STD_LOGIC;
        agg_result_num16_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_4_out_ap_vld : OUT STD_LOGIC;
        agg_result_num2_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_4_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_operator_1_Pipeline_VITIS_LOOP_21_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_1_02_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_2_01_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        write_flag4_6_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        write_flag4_6_out_ap_vld : OUT STD_LOGIC;
        agg_result_num_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_6_out_ap_vld : OUT STD_LOGIC;
        agg_result_num16_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_6_out_ap_vld : OUT STD_LOGIC;
        write_flag8_6_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        write_flag8_6_out_ap_vld : OUT STD_LOGIC;
        write_flag_6_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        write_flag_6_out_ap_vld : OUT STD_LOGIC;
        agg_result_num2_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_6_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component main_mux_32_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380 : component main_operator_1_Pipeline_VITIS_LOOP_627_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start,
        ap_done => grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_done,
        ap_idle => grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_idle,
        ap_ready => grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_ready,
        sub_i1 => sub_i1_reg_979,
        this_p_read_cast => empty_reg_966,
        sub_ln643 => sub_ln643_reg_946,
        this_1_address0 => grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_this_1_address0,
        this_1_ce0 => grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_this_1_ce0,
        this_1_q0 => this_1_q0,
        num_res_1_02_out => grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_1_02_out,
        num_res_1_02_out_ap_vld => grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_1_02_out_ap_vld,
        num_res_2_01_out => grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_2_01_out,
        num_res_2_01_out_ap_vld => grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_2_01_out_ap_vld);

    grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391 : component main_operator_1_Pipeline_VITIS_LOOP_84_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start,
        ap_done => grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_done,
        ap_idle => grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_idle,
        ap_ready => grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_ready,
        agg_result_num_0 => agg_result_num_0_reg_215,
        agg_result_num16_0 => agg_result_num16_0_reg_227,
        agg_result_num2_0 => agg_result_num2_0_reg_239,
        idx_tmp_out => grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_idx_tmp_out,
        idx_tmp_out_ap_vld => grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_idx_tmp_out_ap_vld);

    grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402 : component main_operator_1_Pipeline_VITIS_LOOP_92_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start,
        ap_done => grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_done,
        ap_idle => grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_idle,
        ap_ready => grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_ready,
        agg_result_num_0 => agg_result_num_0_reg_215,
        agg_result_num16_0 => agg_result_num16_0_reg_227,
        agg_result_num2_0 => agg_result_num2_0_reg_239,
        zext_ln92 => empty_54_reg_1042,
        xor_ln92 => xor_ln92_reg_1052,
        agg_result_num_1_out => grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num_1_out,
        agg_result_num_1_out_ap_vld => grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num_1_out_ap_vld,
        agg_result_num16_1_out => grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num16_1_out,
        agg_result_num16_1_out_ap_vld => grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num16_1_out_ap_vld,
        agg_result_num2_1_out => grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num2_1_out,
        agg_result_num2_1_out_ap_vld => grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num2_1_out_ap_vld);

    grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417 : component main_operator_1_Pipeline_VITIS_LOOP_104_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start,
        ap_done => grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done,
        ap_idle => grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_idle,
        ap_ready => grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_ready,
        agg_result_num_3 => agg_result_num_3_reg_251,
        agg_result_num16_3 => agg_result_num16_3_reg_262,
        agg_result_num2_3 => agg_result_num2_3_reg_273,
        zext_ln104 => base_0_lcssa_i2023_reg_284,
        zext_ln104_10 => select_ln104_reg_1080,
        agg_result_num_4_out => grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num_4_out,
        agg_result_num_4_out_ap_vld => grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num_4_out_ap_vld,
        agg_result_num16_4_out => grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num16_4_out,
        agg_result_num16_4_out_ap_vld => grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num16_4_out_ap_vld,
        agg_result_num2_4_out => grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num2_4_out,
        agg_result_num2_4_out_ap_vld => grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num2_4_out_ap_vld);

    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433 : component main_operator_1_Pipeline_VITIS_LOOP_21_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start,
        ap_done => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_done,
        ap_idle => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_idle,
        ap_ready => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_ready,
        n => n,
        num_res_1_02_reload => grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_1_02_out,
        num_res_2_01_reload => grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_num_res_2_01_out,
        write_flag4_6_out => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag4_6_out,
        write_flag4_6_out_ap_vld => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag4_6_out_ap_vld,
        agg_result_num_6_out => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num_6_out,
        agg_result_num_6_out_ap_vld => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num_6_out_ap_vld,
        agg_result_num16_6_out => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num16_6_out,
        agg_result_num16_6_out_ap_vld => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num16_6_out_ap_vld,
        write_flag8_6_out => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag8_6_out,
        write_flag8_6_out_ap_vld => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag8_6_out_ap_vld,
        write_flag_6_out => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag_6_out,
        write_flag_6_out_ap_vld => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag_6_out_ap_vld,
        agg_result_num2_6_out => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num2_6_out,
        agg_result_num2_6_out_ap_vld => grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num2_6_out_ap_vld);

    fadd_32ns_32ns_32_4_full_dsp_1_U334 : component main_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_100_fu_583_p5,
        din1 => n,
        ce => ap_const_logic_1,
        dout => grp_fu_446_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U335 : component main_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_450_p0,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_1,
        dout => grp_fu_450_p2);

    mux_32_32_1_1_U336 : component main_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => this_1_load_15_reg_984,
        din1 => this_1_load_16_reg_992,
        din2 => this_1_load_17_reg_1000,
        din3 => tmp_100_fu_583_p4,
        dout => tmp_100_fu_583_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_return_0_preg <= ap_phi_mux_this_p_write_assign_phi_fu_365_p12;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_return_1_preg <= ap_phi_mux_phi_ln665_2_phi_fu_346_p12;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_return_2_preg <= ap_phi_mux_phi_ln665_phi_fu_310_p12;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_return_3_preg <= ap_phi_mux_phi_ln665_1_phi_fu_328_p12;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and ((icmp_ln104_fu_704_p2 = ap_const_lv1_0) or (icmp_ln92_reg_1048 = ap_const_lv1_0)))) then 
                    grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_ready = ap_const_logic_1)) then 
                    grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_ready = ap_const_logic_1)) then 
                    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = and_ln642_fu_543_p2) and (tmp_104_fu_549_p3 = ap_const_lv1_1))) then 
                    grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_ready = ap_const_logic_1)) then 
                    grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_1 = and_ln77_fu_629_p2))) then 
                    grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_ready = ap_const_logic_1)) then 
                    grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln92_fu_643_p2 = ap_const_lv1_1))) then 
                    grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_ready = ap_const_logic_1)) then 
                    grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_result_num16_0_reg_227_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln655_reg_1022 = ap_const_lv2_1))) then 
                agg_result_num16_0_reg_227 <= grp_fu_446_p2;
            elsif (((not((trunc_ln655_reg_1022 = ap_const_lv2_1)) and not((trunc_ln655_reg_1022 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln655_reg_1022 = ap_const_lv2_0)))) then 
                agg_result_num16_0_reg_227 <= this_1_load_16_reg_992;
            end if; 
        end if;
    end process;

    agg_result_num16_3_reg_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln104_fu_704_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1048 = ap_const_lv1_1))) then 
                agg_result_num16_3_reg_262 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num16_1_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln92_fu_643_p2 = ap_const_lv1_0))) then 
                agg_result_num16_3_reg_262 <= agg_result_num16_0_reg_227;
            end if; 
        end if;
    end process;

    agg_result_num2_0_reg_239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln655_reg_1022 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln655_reg_1022 = ap_const_lv2_0)))) then 
                agg_result_num2_0_reg_239 <= this_1_load_17_reg_1000;
            elsif ((not((trunc_ln655_reg_1022 = ap_const_lv2_1)) and not((trunc_ln655_reg_1022 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                agg_result_num2_0_reg_239 <= grp_fu_446_p2;
            end if; 
        end if;
    end process;

    agg_result_num2_3_reg_273_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln104_fu_704_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1048 = ap_const_lv1_1))) then 
                agg_result_num2_3_reg_273 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num2_1_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln92_fu_643_p2 = ap_const_lv1_0))) then 
                agg_result_num2_3_reg_273 <= agg_result_num2_0_reg_239;
            end if; 
        end if;
    end process;

    agg_result_num_0_reg_215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln655_reg_1022 = ap_const_lv2_0))) then 
                agg_result_num_0_reg_215 <= grp_fu_446_p2;
            elsif (((not((trunc_ln655_reg_1022 = ap_const_lv2_1)) and not((trunc_ln655_reg_1022 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln655_reg_1022 = ap_const_lv2_1)))) then 
                agg_result_num_0_reg_215 <= this_1_load_15_reg_984;
            end if; 
        end if;
    end process;

    agg_result_num_3_reg_251_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln104_fu_704_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1048 = ap_const_lv1_1))) then 
                agg_result_num_3_reg_251 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num_1_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln92_fu_643_p2 = ap_const_lv1_0))) then 
                agg_result_num_3_reg_251 <= agg_result_num_0_reg_215;
            end if; 
        end if;
    end process;

    agg_result_p_0_reg_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln104_fu_704_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1048 = ap_const_lv1_1))) then 
                agg_result_p_0_reg_296 <= add_ln100_2_fu_698_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln92_fu_643_p2 = ap_const_lv1_0))) then 
                agg_result_p_0_reg_296 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    base_0_lcssa_i2023_reg_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln104_fu_704_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1048 = ap_const_lv1_1))) then 
                base_0_lcssa_i2023_reg_284 <= base_fu_673_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln92_fu_643_p2 = ap_const_lv1_0))) then 
                base_0_lcssa_i2023_reg_284 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    phi_ln665_1_reg_325_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln104_fu_704_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1048 = ap_const_lv1_1))) then 
                phi_ln665_1_reg_325 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num2_1_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_0 = and_ln77_fu_629_p2))) then 
                phi_ln665_1_reg_325 <= agg_result_num2_0_reg_239;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_105_fu_572_p3 = ap_const_lv1_0))) then 
                phi_ln665_1_reg_325 <= this_1_load_17_reg_1000;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (((icmp_ln104_reg_1076 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0)) or ((icmp_ln92_reg_1048 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0))))) then 
                phi_ln665_1_reg_325 <= grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num2_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                phi_ln665_1_reg_325 <= phitmp18_fu_816_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                phi_ln665_1_reg_325 <= this_1_q0;
            end if; 
        end if;
    end process;

    phi_ln665_2_reg_343_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln104_fu_704_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1048 = ap_const_lv1_1))) then 
                phi_ln665_2_reg_343 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num_1_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_0 = and_ln77_fu_629_p2))) then 
                phi_ln665_2_reg_343 <= agg_result_num_0_reg_215;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_105_fu_572_p3 = ap_const_lv1_0))) then 
                phi_ln665_2_reg_343 <= this_1_load_15_reg_984;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (((icmp_ln104_reg_1076 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0)) or ((icmp_ln92_reg_1048 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0))))) then 
                phi_ln665_2_reg_343 <= grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                phi_ln665_2_reg_343 <= phitmp_fu_802_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                phi_ln665_2_reg_343 <= this_1_q2;
            end if; 
        end if;
    end process;

    phi_ln665_reg_307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln104_fu_704_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1048 = ap_const_lv1_1))) then 
                phi_ln665_reg_307 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_agg_result_num16_1_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_0 = and_ln77_fu_629_p2))) then 
                phi_ln665_reg_307 <= agg_result_num16_0_reg_227;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_105_fu_572_p3 = ap_const_lv1_0))) then 
                phi_ln665_reg_307 <= this_1_load_16_reg_992;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (((icmp_ln104_reg_1076 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0)) or ((icmp_ln92_reg_1048 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0))))) then 
                phi_ln665_reg_307 <= grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num16_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                phi_ln665_reg_307 <= phitmp17_fu_809_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                phi_ln665_reg_307 <= this_1_q1;
            end if; 
        end if;
    end process;

    this_p_write_assign_reg_361_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln104_fu_704_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1048 = ap_const_lv1_1))) then 
                this_p_write_assign_reg_361 <= tmp_107_fu_693_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (((icmp_ln104_reg_1076 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0)) or ((icmp_ln92_reg_1048 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0))))) then 
                this_p_write_assign_reg_361 <= sext_ln104_fu_735_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                this_p_write_assign_reg_361 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_0 = and_ln77_fu_629_p2)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_105_fu_572_p3 = ap_const_lv1_0)))) then 
                this_p_write_assign_reg_361 <= this_p_read;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln648_reg_1013 <= add_ln648_fu_567_p2;
                tmp_105_reg_1018 <= add_ln648_fu_567_p2(31 downto 31);
                trunc_ln648_reg_1008 <= trunc_ln648_fu_564_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                and_ln642_reg_971 <= and_ln642_fu_543_p2;
                empty_reg_966 <= empty_fu_503_p1;
                sub_ln643_reg_946 <= sub_ln643_fu_469_p2;
                this_1_addr_8_reg_956 <= zext_ln643_2_fu_487_p1(6 - 1 downto 0);
                this_1_addr_9_reg_961 <= zext_ln643_3_fu_498_p1(6 - 1 downto 0);
                this_1_addr_reg_951 <= zext_ln643_1_fu_476_p1(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                and_ln77_reg_1038 <= and_ln77_fu_629_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                empty_54_reg_1042 <= empty_54_fu_638_p1;
                icmp_ln92_reg_1048 <= icmp_ln92_fu_643_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln92_reg_1048 = ap_const_lv1_1))) then
                icmp_ln104_reg_1076 <= icmp_ln104_fu_704_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and ((icmp_ln104_fu_704_p2 = ap_const_lv1_0) or (icmp_ln92_reg_1048 = ap_const_lv1_0)))) then
                select_ln104_reg_1080 <= select_ln104_fu_726_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = and_ln642_fu_543_p2) and (tmp_104_fu_549_p3 = ap_const_lv1_1))) then
                sub_i1_reg_979 <= sub_i1_fu_557_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                this_1_load_15_reg_984 <= this_1_q2;
                this_1_load_16_reg_992 <= this_1_q1;
                this_1_load_17_reg_1000 <= this_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = and_ln642_fu_543_p2))) then
                tmp_104_reg_975 <= this_p_read(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_105_fu_572_p3 = ap_const_lv1_1))) then
                trunc_ln655_reg_1022 <= trunc_ln655_fu_580_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln92_fu_643_p2 = ap_const_lv1_1))) then
                xor_ln92_reg_1052 <= xor_ln92_fu_649_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, and_ln642_fu_543_p2, tmp_104_fu_549_p3, ap_CS_fsm_state4, tmp_105_fu_572_p3, and_ln77_fu_629_p2, ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln92_fu_643_p2, icmp_ln92_reg_1048, ap_CS_fsm_state13, icmp_ln104_fu_704_p2, grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_done, grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_done, grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_done, grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done, grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_done, ap_CS_fsm_state16, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = and_ln642_fu_543_p2) and (tmp_104_fu_549_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = and_ln642_fu_543_p2) and (tmp_104_fu_549_p3 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_105_fu_572_p3 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_0 = and_ln77_fu_629_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                if (((grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln92_fu_643_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                if (((grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln104_fu_704_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1048 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                if (((grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state16 => 
                if (((grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln100_2_fu_698_p2 <= std_logic_vector(unsigned(zext_ln100_fu_689_p1) + unsigned(add_ln100_fu_684_p2));
    add_ln100_fu_684_p2 <= std_logic_vector(unsigned(trunc_ln648_reg_1008) + unsigned(ap_const_lv3_5));
    add_ln104_fu_720_p2 <= std_logic_vector(unsigned(zext_ln104_fu_710_p1) + unsigned(ap_const_lv3_1));
    add_ln643_1_fu_492_p2 <= std_logic_vector(unsigned(sub_ln643_fu_469_p2) + unsigned(ap_const_lv6_2));
    add_ln643_fu_481_p2 <= std_logic_vector(unsigned(sub_ln643_fu_469_p2) + unsigned(ap_const_lv6_1));
    add_ln648_fu_567_p2 <= std_logic_vector(unsigned(this_p_read) + unsigned(ap_const_lv32_FFFFFFFD));
    and_ln642_fu_543_p2 <= (or_ln642_fu_537_p2 and grp_fu_450_p2);
    and_ln77_fu_629_p2 <= (or_ln77_fu_623_p2 and grp_fu_450_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_done)
    begin
        if ((grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_done)
    begin
        if ((grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done)
    begin
        if ((grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_done)
    begin
        if ((grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_done)
    begin
        if ((grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_base_0_lcssa_i2023_phi_fu_288_p4_assign_proc : process(icmp_ln92_reg_1048, ap_CS_fsm_state13, icmp_ln104_fu_704_p2, base_0_lcssa_i2023_reg_284, base_fu_673_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln104_fu_704_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1048 = ap_const_lv1_1))) then 
            ap_phi_mux_base_0_lcssa_i2023_phi_fu_288_p4 <= base_fu_673_p2;
        else 
            ap_phi_mux_base_0_lcssa_i2023_phi_fu_288_p4 <= base_0_lcssa_i2023_reg_284;
        end if; 
    end process;


    ap_phi_mux_phi_ln665_1_phi_fu_328_p12_assign_proc : process(and_ln642_reg_971, tmp_104_reg_975, tmp_105_reg_1018, and_ln77_reg_1038, icmp_ln92_reg_1048, icmp_ln104_reg_1076, grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num2_4_out, ap_CS_fsm_state15, phi_ln665_1_reg_325)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (((icmp_ln104_reg_1076 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0)) or ((icmp_ln92_reg_1048 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0))))) then 
            ap_phi_mux_phi_ln665_1_phi_fu_328_p12 <= grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num2_4_out;
        else 
            ap_phi_mux_phi_ln665_1_phi_fu_328_p12 <= phi_ln665_1_reg_325;
        end if; 
    end process;


    ap_phi_mux_phi_ln665_2_phi_fu_346_p12_assign_proc : process(and_ln642_reg_971, tmp_104_reg_975, tmp_105_reg_1018, and_ln77_reg_1038, icmp_ln92_reg_1048, icmp_ln104_reg_1076, grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num_4_out, ap_CS_fsm_state15, phi_ln665_2_reg_343)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (((icmp_ln104_reg_1076 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0)) or ((icmp_ln92_reg_1048 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0))))) then 
            ap_phi_mux_phi_ln665_2_phi_fu_346_p12 <= grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num_4_out;
        else 
            ap_phi_mux_phi_ln665_2_phi_fu_346_p12 <= phi_ln665_2_reg_343;
        end if; 
    end process;


    ap_phi_mux_phi_ln665_phi_fu_310_p12_assign_proc : process(and_ln642_reg_971, tmp_104_reg_975, tmp_105_reg_1018, and_ln77_reg_1038, icmp_ln92_reg_1048, icmp_ln104_reg_1076, grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num16_4_out, phi_ln665_reg_307, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (((icmp_ln104_reg_1076 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0)) or ((icmp_ln92_reg_1048 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0))))) then 
            ap_phi_mux_phi_ln665_phi_fu_310_p12 <= grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_num16_4_out;
        else 
            ap_phi_mux_phi_ln665_phi_fu_310_p12 <= phi_ln665_reg_307;
        end if; 
    end process;


    ap_phi_mux_this_p_write_assign_phi_fu_365_p12_assign_proc : process(and_ln642_reg_971, tmp_104_reg_975, tmp_105_reg_1018, and_ln77_reg_1038, icmp_ln92_reg_1048, icmp_ln104_reg_1076, ap_CS_fsm_state15, this_p_write_assign_reg_361, sext_ln104_fu_735_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (((icmp_ln104_reg_1076 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0)) or ((icmp_ln92_reg_1048 = ap_const_lv1_0) and (tmp_105_reg_1018 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln77_reg_1038) and (ap_const_lv1_0 = and_ln642_reg_971) and (tmp_104_reg_975 = ap_const_lv1_0))))) then 
            ap_phi_mux_this_p_write_assign_phi_fu_365_p12 <= sext_ln104_fu_735_p1;
        else 
            ap_phi_mux_this_p_write_assign_phi_fu_365_p12 <= this_p_write_assign_reg_361;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state15, ap_phi_mux_this_p_write_assign_phi_fu_365_p12, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_return_0 <= ap_phi_mux_this_p_write_assign_phi_fu_365_p12;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_CS_fsm_state15, ap_phi_mux_phi_ln665_2_phi_fu_346_p12, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_return_1 <= ap_phi_mux_phi_ln665_2_phi_fu_346_p12;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_phi_mux_phi_ln665_phi_fu_310_p12, ap_CS_fsm_state15, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_return_2 <= ap_phi_mux_phi_ln665_phi_fu_310_p12;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state15, ap_phi_mux_phi_ln665_1_phi_fu_328_p12, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_return_3 <= ap_phi_mux_phi_ln665_1_phi_fu_328_p12;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;

    base_fu_673_p2 <= std_logic_vector(unsigned(sub_ln92_fu_668_p2) + unsigned(ap_const_lv2_1));
    bitcast_ln642_fu_508_p1 <= n;
    bitcast_ln77_fu_593_p1 <= agg_result_num_0_reg_215;
    empty_54_fu_638_p1 <= grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_idx_tmp_out(2 - 1 downto 0);
    empty_fu_503_p1 <= this_p_read(6 - 1 downto 0);

    grp_fu_450_p0_assign_proc : process(ap_CS_fsm_state1, n, agg_result_num_0_reg_215, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_450_p0 <= agg_result_num_0_reg_215;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_450_p0 <= n;
        else 
            grp_fu_450_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start <= grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg;
    grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start <= grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start_reg;
    grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start <= grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start_reg;
    grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start <= grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start_reg;
    grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start_reg;
    icmp_ln104_5_fu_714_p2 <= "0" when (ap_phi_mux_base_0_lcssa_i2023_phi_fu_288_p4 = ap_const_lv2_3) else "1";
    icmp_ln104_fu_704_p2 <= "1" when (base_fu_673_p2 = ap_const_lv2_3) else "0";
    icmp_ln642_1_fu_531_p2 <= "1" when (trunc_ln642_fu_521_p1 = ap_const_lv23_0) else "0";
    icmp_ln642_fu_525_p2 <= "0" when (tmp_fu_511_p4 = ap_const_lv8_FF) else "1";
    icmp_ln77_5_fu_617_p2 <= "1" when (trunc_ln77_fu_607_p1 = ap_const_lv23_0) else "0";
    icmp_ln77_fu_611_p2 <= "0" when (tmp_101_fu_597_p4 = ap_const_lv8_FF) else "1";
    icmp_ln92_fu_643_p2 <= "1" when (unsigned(grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_idx_tmp_out) < unsigned(ap_const_lv32_3)) else "0";
    or_ln642_fu_537_p2 <= (icmp_ln642_fu_525_p2 or icmp_ln642_1_fu_531_p2);
    or_ln77_fu_623_p2 <= (icmp_ln77_fu_611_p2 or icmp_ln77_5_fu_617_p2);
    phitmp17_fu_809_p3 <= 
        grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num16_6_out when (grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag4_6_out(0) = '1') else 
        p_read1;
    phitmp18_fu_816_p3 <= 
        grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num2_6_out when (grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag8_6_out(0) = '1') else 
        p_read2;
    phitmp_fu_802_p3 <= 
        grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_agg_result_num_6_out when (grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_write_flag_6_out(0) = '1') else 
        p_read;
    select_ln104_fu_726_p3 <= 
        ap_const_lv3_3 when (icmp_ln104_5_fu_714_p2(0) = '1') else 
        add_ln104_fu_720_p2;
        sext_ln104_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_p_0_reg_296),32));

    sub_i1_fu_557_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(this_p_read));
    sub_ln643_fu_469_p2 <= std_logic_vector(unsigned(tmp_103_fu_461_p3) - unsigned(zext_ln643_fu_457_p1));
    sub_ln92_fu_668_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(empty_54_reg_1042));

    this_1_address0_assign_proc : process(ap_CS_fsm_state2, this_1_addr_9_reg_961, and_ln642_fu_543_p2, tmp_104_fu_549_p3, grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_this_1_address0, ap_CS_fsm_state16, zext_ln643_3_fu_498_p1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            this_1_address0 <= this_1_addr_9_reg_961;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = and_ln642_fu_543_p2) and (tmp_104_fu_549_p3 = ap_const_lv1_0))) then 
            this_1_address0 <= zext_ln643_3_fu_498_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            this_1_address0 <= grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_this_1_address0;
        else 
            this_1_address0 <= "XXXXXX";
        end if; 
    end process;


    this_1_address1_assign_proc : process(ap_CS_fsm_state2, this_1_addr_8_reg_956, and_ln642_fu_543_p2, tmp_104_fu_549_p3, zext_ln643_2_fu_487_p1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            this_1_address1 <= this_1_addr_8_reg_956;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = and_ln642_fu_543_p2) and (tmp_104_fu_549_p3 = ap_const_lv1_0))) then 
            this_1_address1 <= zext_ln643_2_fu_487_p1(6 - 1 downto 0);
        else 
            this_1_address1 <= "XXXXXX";
        end if; 
    end process;


    this_1_address2_assign_proc : process(ap_CS_fsm_state2, this_1_addr_reg_951, and_ln642_fu_543_p2, tmp_104_fu_549_p3, zext_ln643_1_fu_476_p1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            this_1_address2 <= this_1_addr_reg_951;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = and_ln642_fu_543_p2) and (tmp_104_fu_549_p3 = ap_const_lv1_0))) then 
            this_1_address2 <= zext_ln643_1_fu_476_p1(6 - 1 downto 0);
        else 
            this_1_address2 <= "XXXXXX";
        end if; 
    end process;


    this_1_ce0_assign_proc : process(ap_CS_fsm_state2, and_ln642_fu_543_p2, tmp_104_fu_549_p3, grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_this_1_ce0, ap_CS_fsm_state16, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = and_ln642_fu_543_p2) and (tmp_104_fu_549_p3 = ap_const_lv1_0)))) then 
            this_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            this_1_ce0 <= grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_this_1_ce0;
        else 
            this_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    this_1_ce1_assign_proc : process(ap_CS_fsm_state2, and_ln642_fu_543_p2, tmp_104_fu_549_p3, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = and_ln642_fu_543_p2) and (tmp_104_fu_549_p3 = ap_const_lv1_0)))) then 
            this_1_ce1 <= ap_const_logic_1;
        else 
            this_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    this_1_ce2_assign_proc : process(ap_CS_fsm_state2, and_ln642_fu_543_p2, tmp_104_fu_549_p3, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = and_ln642_fu_543_p2) and (tmp_104_fu_549_p3 = ap_const_lv1_0)))) then 
            this_1_ce2 <= ap_const_logic_1;
        else 
            this_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_100_fu_583_p4 <= this_p_read(2 - 1 downto 0);
    tmp_101_fu_597_p4 <= bitcast_ln77_fu_593_p1(30 downto 23);
    tmp_103_fu_461_p3 <= (this_1_offset & ap_const_lv2_0);
    tmp_104_fu_549_p3 <= this_p_read(31 downto 31);
    tmp_105_fu_572_p3 <= add_ln648_fu_567_p2(31 downto 31);
    tmp_107_fu_693_p2 <= std_logic_vector(unsigned(zext_ln91_fu_680_p1) + unsigned(add_ln648_reg_1013));
    tmp_fu_511_p4 <= bitcast_ln642_fu_508_p1(30 downto 23);
    trunc_ln642_fu_521_p1 <= bitcast_ln642_fu_508_p1(23 - 1 downto 0);
    trunc_ln648_fu_564_p1 <= this_p_read(3 - 1 downto 0);
    trunc_ln655_fu_580_p1 <= this_p_read(2 - 1 downto 0);
    trunc_ln77_fu_607_p1 <= bitcast_ln77_fu_593_p1(23 - 1 downto 0);
    xor_ln92_fu_649_p2 <= (empty_54_fu_638_p1 xor ap_const_lv2_3);
    zext_ln100_fu_689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(base_fu_673_p2),3));
    zext_ln104_fu_710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_base_0_lcssa_i2023_phi_fu_288_p4),3));
    zext_ln643_1_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln643_fu_469_p2),64));
    zext_ln643_2_fu_487_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln643_fu_481_p2),64));
    zext_ln643_3_fu_498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln643_1_fu_492_p2),64));
    zext_ln643_fu_457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_1_offset),6));
    zext_ln91_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(base_fu_673_p2),32));
end behav;
