Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Dec  1 19:59:35 2017
| Host         : samsung running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a100tl
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    66 |
| Unused register locations in slices containing registers |   265 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           49 |
| No           | No                    | Yes                    |              19 |           12 |
| No           | Yes                   | No                     |              20 |           12 |
| Yes          | No                    | No                     |              62 |           21 |
| Yes          | No                    | Yes                    |             469 |          180 |
| Yes          | Yes                   | No                     |              34 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------+---------------------------+------------------+----------------+
|         Clock Signal        |             Enable Signal            |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------------------------+---------------------------+------------------+----------------+
|  clk_BUFG                   | u14/r7_reg[15][0]                    | u13/memWriteOut_reg_0     |                1 |              1 |
|  u8/tmpCommand_reg[1]_1     |                                      |                           |                1 |              1 |
|  clk_BUFG                   | u14/r5_reg[15][0]                    | u13/memWriteOut_reg_0     |                1 |              1 |
|  clk_BUFG                   | u14/r3_reg[15][0]                    | u13/memWriteOut_reg_0     |                1 |              1 |
|  clk_BUFG                   | u17/flash_oe0                        |                           |                1 |              1 |
|  clk_BUFG                   | u14/r1_reg[15][0]                    | u13/memWriteOut_reg_0     |                1 |              1 |
|  clk_BUFG                   |                                      | u17/rflag_reg_0           |                1 |              1 |
|  clk_BUFG                   | u17/flash_we0                        |                           |                1 |              1 |
|  clk_BUFG                   | u14/E[0]                             | u13/memWriteOut_reg_0     |                1 |              1 |
|  clk_BUFG                   | u17/ram2_we_i_1_n_0                  | u13/memWriteOut_reg_0     |                1 |              1 |
|  clk_in_IBUF_BUFG           |                                      |                           |                2 |              2 |
|  clk_BUFG                   | u17/flash_byte0                      | u17/flash_byte02_out      |                1 |              2 |
|  u27/CLK                    |                                      | u17/rflag_reg_0           |                1 |              3 |
|  clk_BUFG                   |                                      |                           |                3 |              3 |
|  clk_BUFG                   | u17/wrn_i_1_n_0                      | u13/memWriteOut_reg_0     |                1 |              3 |
|  clk_BUFG                   | u17/flashFinished                    | u17/rflag_reg_0           |                2 |              4 |
|  clk_3_BUFG                 | u8/tmpRx_reg[2][0]                   | u17/rflag_reg_0           |                2 |              4 |
|  CLK_2                      |                                      | u13/memWriteOut_reg_0     |                4 |              5 |
|  clk_BUFG                   | u14/r7_reg[15][0]                    | u6/IH_reg[0]_0            |                3 |              6 |
|  clk_BUFG                   | u14/r5_reg[15][0]                    | u6/IH_reg[0]_0            |                4 |              6 |
|  clk_BUFG                   | u14/r3_reg[15][0]                    | u6/IH_reg[0]_0            |                2 |              6 |
|  clk_BUFG                   | u14/r2_reg[15][0]                    | u6/IH_reg[0]_0            |                2 |              6 |
|  clk_BUFG                   | u14/r1_reg[15][0]                    | u6/IH_reg[0]_0            |                2 |              6 |
|  clk_BUFG                   | u14/r0_reg[15][0]                    | u6/IH_reg[0]_0            |                2 |              6 |
|  clk_BUFG                   | u14/E[0]                             | u6/IH_reg[0]_0            |                2 |              6 |
|  clk_BUFG                   | u17/FSM_onehot_flashstate[5]_i_1_n_0 | u17/rflag_reg_0           |                2 |              6 |
|  clk_BUFG                   | u14/r6_reg[15][0]                    | u6/IH_reg[0]_0            |                4 |              7 |
|  clk_BUFG                   | u14/r4_reg[15][0]                    | u6/IH_reg[0]_0            |                3 |              7 |
|  clk_BUFG                   | u14/IH_reg[15][0]                    | u6/IH_reg[0]_0            |                4 |              7 |
|  clk_BUFG                   | u14/T_reg[15][0]                     | u6/IH_reg[0]_0            |                2 |              7 |
|  clk_BUFG                   | u17/ram2AddrOutput0                  |                           |                2 |              8 |
|  clk_BUFG                   | u14/E[0]                             | u6/r2_reg[6]_0            |                6 |              9 |
|  clk_BUFG                   | u13/E[0]                             |                           |                4 |              9 |
|  clk_BUFG                   | u14/r3_reg[15][0]                    | u6/r2_reg[6]_0            |                5 |              9 |
|  clk_BUFG                   | u14/IH_reg[15][0]                    | u6/r2_reg[6]_0            |                4 |              9 |
|  clk_BUFG                   | u14/r1_reg[15][0]                    | u6/r2_reg[6]_0            |                3 |              9 |
|  clk_BUFG                   | u14/r4_reg[15][0]                    | u6/r2_reg[6]_0            |                5 |              9 |
|  clk_BUFG                   | u14/r5_reg[15][0]                    | u6/r2_reg[6]_0            |                3 |              9 |
|  clk_BUFG                   | u14/r7_reg[15][0]                    | u6/r2_reg[6]_0            |                5 |              9 |
|  clk_BUFG                   | u14/T_reg[15][0]                     | u6/r2_reg[6]_0            |                2 |              9 |
|  CLK_2                      | u23/sel                              | u17/rflag_reg_0           |                4 |              9 |
|  clk_BUFG                   | u14/r6_reg[15][0]                    | u6/r2_reg[6]_0            |                5 |              9 |
|  clk_BUFG                   | u14/r0_reg[15][0]                    | u6/r2_reg[6]_0            |                4 |             10 |
|  clk_BUFG                   | u14/r2_reg[15][0]                    | u6/r2_reg[6]_0            |                3 |             10 |
|  CLK_2                      | u23/romAddr0                         |                           |                3 |             10 |
|  CLK_2                      |                                      | u17/rflag_reg_0           |                6 |             10 |
|  u5/immeOut_reg[15][0]      |                                      |                           |                5 |             13 |
|  clk_BUFG                   | u17/current_addr[0]_i_1_n_0          | u17/rflag_reg_0           |                4 |             16 |
|  u8/PCOut_reg[15]_0[0]      |                                      |                           |                4 |             16 |
|  u8/tmpCommand_reg[1]_3[0]  |                                      |                           |                9 |             16 |
|  u8/readData2Out_reg[15][0] |                                      |                           |                6 |             16 |
|  u8/PCOut_reg[15]_2[0]      |                                      |                           |                5 |             16 |
|  u5/E[0]                    |                                      |                           |                4 |             16 |
|  u8/E[0]                    |                                      |                           |               10 |             16 |
|  clk_BUFG                   | u13/dataOut_reg[15][0]               | u17/rflag_reg_0           |                4 |             16 |
|  clk_BUFG                   | u17/flash_addr0                      |                           |                4 |             16 |
|  clk_BUFG                   | u17/ram2_addr[15]_i_1_n_0            | u17/ram2_addr[15]_i_3_n_0 |                7 |             16 |
|  clk_BUFG                   | u17/E[0]                             |                           |                6 |             17 |
|  clk_3_BUFG                 | u17/flashFinished                    | u6/r2_reg[6]_0            |                4 |             18 |
|  u3/MFPCOut_reg[0]          |                                      | u17/rflag_reg_0           |               12 |             20 |
|  clk_BUFG                   | u17/insOut[15]_i_1_n_0               | u6/IH_reg[0]_0            |                6 |             24 |
|  clk_3_BUFG                 | u17/flashFinished                    | u17/rflag_reg_0           |               17 |             30 |
|  clk_BUFG                   | u17/cnt0                             | u17/cnt[31]_i_1_n_0       |                7 |             32 |
|  clk_3_BUFG                 | u17/flashFinished                    | u6/IH_reg[0]_0            |                9 |             33 |
|  clk_3_BUFG                 | u8/tmpRx_reg[2][0]                   | u13/memWriteOut_reg_0     |               16 |             52 |
|  clk_3_BUFG                 | u17/flashFinished                    | u13/memWriteOut_reg_0     |               21 |             61 |
+-----------------------------+--------------------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                     2 |
| 3      |                     3 |
| 4      |                     2 |
| 5      |                     1 |
| 6      |                     8 |
| 7      |                     4 |
| 8      |                     1 |
| 9      |                    11 |
| 10     |                     4 |
| 13     |                     1 |
| 16+    |                    19 |
+--------+-----------------------+


