<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p29" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_29{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_29{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_29{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_29{left:190px;bottom:998px;letter-spacing:-0.21px;}
#t5_29{left:425px;bottom:998px;letter-spacing:-0.13px;word-spacing:-0.37px;}
#t6_29{left:425px;bottom:981px;letter-spacing:-0.13px;}
#t7_29{left:425px;bottom:964px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t8_29{left:425px;bottom:947px;letter-spacing:-0.11px;}
#t9_29{left:425px;bottom:930px;letter-spacing:-0.12px;}
#ta_29{left:190px;bottom:906px;letter-spacing:-0.2px;}
#tb_29{left:425px;bottom:906px;letter-spacing:-0.14px;}
#tc_29{left:190px;bottom:881px;letter-spacing:-0.21px;}
#td_29{left:425px;bottom:881px;letter-spacing:-0.12px;}
#te_29{left:425px;bottom:865px;letter-spacing:-0.13px;}
#tf_29{left:190px;bottom:840px;letter-spacing:-0.19px;}
#tg_29{left:425px;bottom:840px;letter-spacing:-0.11px;}
#th_29{left:425px;bottom:823px;letter-spacing:-0.11px;}
#ti_29{left:425px;bottom:807px;letter-spacing:-0.11px;}
#tj_29{left:190px;bottom:782px;letter-spacing:-0.14px;}
#tk_29{left:425px;bottom:782px;letter-spacing:-0.14px;}
#tl_29{left:79px;bottom:758px;letter-spacing:-0.15px;}
#tm_29{left:141px;bottom:758px;letter-spacing:-0.17px;}
#tn_29{left:190px;bottom:758px;letter-spacing:-0.14px;}
#to_29{left:425px;bottom:758px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tp_29{left:425px;bottom:736px;letter-spacing:-0.11px;}
#tq_29{left:425px;bottom:719px;letter-spacing:-0.1px;word-spacing:-0.61px;}
#tr_29{left:425px;bottom:703px;letter-spacing:-0.11px;}
#ts_29{left:690px;bottom:758px;letter-spacing:-0.1px;}
#tt_29{left:690px;bottom:741px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#tu_29{left:690px;bottom:724px;letter-spacing:-0.1px;}
#tv_29{left:690px;bottom:707px;letter-spacing:-0.1px;}
#tw_29{left:190px;bottom:678px;}
#tx_29{left:425px;bottom:678px;letter-spacing:-0.12px;}
#ty_29{left:425px;bottom:661px;letter-spacing:-0.11px;}
#tz_29{left:690px;bottom:678px;letter-spacing:-0.11px;}
#t10_29{left:690px;bottom:661px;letter-spacing:-0.13px;}
#t11_29{left:190px;bottom:637px;letter-spacing:-0.14px;}
#t12_29{left:425px;bottom:637px;letter-spacing:-0.14px;}
#t13_29{left:79px;bottom:613px;letter-spacing:-0.16px;}
#t14_29{left:141px;bottom:613px;letter-spacing:-0.18px;}
#t15_29{left:190px;bottom:613px;letter-spacing:-0.15px;}
#t16_29{left:425px;bottom:613px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t17_29{left:690px;bottom:613px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t18_29{left:690px;bottom:596px;letter-spacing:-0.13px;}
#t19_29{left:190px;bottom:571px;}
#t1a_29{left:425px;bottom:571px;letter-spacing:-0.16px;}
#t1b_29{left:425px;bottom:550px;letter-spacing:-0.11px;}
#t1c_29{left:425px;bottom:533px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1d_29{left:690px;bottom:571px;letter-spacing:-0.11px;}
#t1e_29{left:690px;bottom:550px;letter-spacing:-0.12px;word-spacing:-1.83px;}
#t1f_29{left:690px;bottom:533px;letter-spacing:-0.11px;}
#t1g_29{left:690px;bottom:516px;letter-spacing:-0.1px;}
#t1h_29{left:690px;bottom:499px;letter-spacing:-0.11px;}
#t1i_29{left:690px;bottom:478px;letter-spacing:-0.12px;}
#t1j_29{left:690px;bottom:461px;letter-spacing:-0.1px;word-spacing:-0.58px;}
#t1k_29{left:690px;bottom:444px;letter-spacing:-0.1px;}
#t1l_29{left:190px;bottom:420px;}
#t1m_29{left:425px;bottom:420px;letter-spacing:-0.14px;}
#t1n_29{left:425px;bottom:399px;letter-spacing:-0.11px;}
#t1o_29{left:425px;bottom:382px;letter-spacing:-0.12px;}
#t1p_29{left:425px;bottom:365px;letter-spacing:-0.13px;}
#t1q_29{left:690px;bottom:420px;letter-spacing:-0.11px;}
#t1r_29{left:690px;bottom:399px;letter-spacing:-0.1px;}
#t1s_29{left:690px;bottom:382px;letter-spacing:-0.13px;}
#t1t_29{left:690px;bottom:365px;letter-spacing:-0.1px;}
#t1u_29{left:690px;bottom:348px;letter-spacing:-0.13px;}
#t1v_29{left:190px;bottom:324px;}
#t1w_29{left:425px;bottom:324px;letter-spacing:-0.16px;}
#t1x_29{left:425px;bottom:302px;letter-spacing:-0.11px;}
#t1y_29{left:425px;bottom:286px;letter-spacing:-0.12px;}
#t1z_29{left:425px;bottom:269px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_29{left:425px;bottom:252px;letter-spacing:-0.12px;}
#t21_29{left:425px;bottom:235px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t22_29{left:425px;bottom:218px;letter-spacing:-0.11px;}
#t23_29{left:690px;bottom:324px;letter-spacing:-0.11px;}
#t24_29{left:690px;bottom:302px;letter-spacing:-0.09px;}
#t25_29{left:690px;bottom:286px;letter-spacing:-0.13px;}
#t26_29{left:690px;bottom:269px;letter-spacing:-0.13px;}
#t27_29{left:190px;bottom:194px;letter-spacing:-0.14px;}
#t28_29{left:425px;bottom:194px;letter-spacing:-0.14px;}
#t29_29{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2a_29{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2b_29{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2c_29{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2d_29{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2e_29{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2f_29{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2g_29{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2h_29{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2i_29{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_29{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_29{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_29{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_29{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_29{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts29" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg29Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg29" style="-webkit-user-select: none;"><object width="935" height="1210" data="29/29.svg" type="image/svg+xml" id="pdf29" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_29" class="t s1_29">Vol. 4 </span><span id="t2_29" class="t s1_29">2-13 </span>
<span id="t3_29" class="t s2_29">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_29" class="t s3_29">21 </span><span id="t5_29" class="t s3_29">XAPIC_DISABLE_STATUS: Enumerates that </span>
<span id="t6_29" class="t s3_29">the IA32_XAPIC_DISABLE_STATUS MSR </span>
<span id="t7_29" class="t s3_29">exists, and that bit 0 specifies whether the </span>
<span id="t8_29" class="t s3_29">legacy xAPIC is disabled and APIC state is </span>
<span id="t9_29" class="t s3_29">locked to x2APIC. </span>
<span id="ta_29" class="t s3_29">22 </span><span id="tb_29" class="t s3_29">Reserved </span>
<span id="tc_29" class="t s3_29">23 </span><span id="td_29" class="t s3_29">OVERCLOCKING_STATUS: If set, the </span>
<span id="te_29" class="t s3_29">IA32_OVERCLOCKING_STATUS MSR exists. </span>
<span id="tf_29" class="t s3_29">24 </span><span id="tg_29" class="t s3_29">PBRSB_NO: If 1, the processor is not </span>
<span id="th_29" class="t s3_29">affected by issues related to Post-Barrier </span>
<span id="ti_29" class="t s3_29">Return Stack Buffer Predictions. </span>
<span id="tj_29" class="t s3_29">63:25 </span><span id="tk_29" class="t s3_29">Reserved </span>
<span id="tl_29" class="t s3_29">10BH </span><span id="tm_29" class="t s3_29">267 </span><span id="tn_29" class="t s3_29">IA32_FLUSH_CMD </span><span id="to_29" class="t s3_29">Flush Command (WO) </span>
<span id="tp_29" class="t s3_29">Gives software a way to invalidate </span>
<span id="tq_29" class="t s3_29">structures with finer granularity than other </span>
<span id="tr_29" class="t s3_29">architectural methods. </span>
<span id="ts_29" class="t s3_29">If any one of the </span>
<span id="tt_29" class="t s3_29">enumeration conditions for </span>
<span id="tu_29" class="t s3_29">defined bit field positions </span>
<span id="tv_29" class="t s3_29">holds. </span>
<span id="tw_29" class="t s3_29">0 </span><span id="tx_29" class="t s3_29">L1D_FLUSH: Writeback and invalidate the </span>
<span id="ty_29" class="t s3_29">L1 data cache. </span>
<span id="tz_29" class="t s3_29">If CPUID.(EAX=07H, </span>
<span id="t10_29" class="t s3_29">ECX=0):EDX[28]=1 </span>
<span id="t11_29" class="t s3_29">63:1 </span><span id="t12_29" class="t s3_29">Reserved </span>
<span id="t13_29" class="t s3_29">10FH </span><span id="t14_29" class="t s3_29">271 </span><span id="t15_29" class="t s3_29">IA32_TSX_FORCE_ABORT </span><span id="t16_29" class="t s3_29">TSX Force Abort </span><span id="t17_29" class="t s3_29">If CPUID.(EAX=07H, </span>
<span id="t18_29" class="t s3_29">ECX=0):EDX[13]=1 </span>
<span id="t19_29" class="t s3_29">0 </span><span id="t1a_29" class="t s3_29">RTM_FORCE_ABORT </span>
<span id="t1b_29" class="t s3_29">If 1, all RTM transactions abort with EAX </span>
<span id="t1c_29" class="t s3_29">code 0. </span>
<span id="t1d_29" class="t s3_29">R/W, Default: 0 </span>
<span id="t1e_29" class="t s3_29">If CPUID.(EAX=07H,ECX=0): </span>
<span id="t1f_29" class="t s3_29">EDX[11]=1, bit 0 is always </span>
<span id="t1g_29" class="t s3_29">1 and writes to change it </span>
<span id="t1h_29" class="t s3_29">are ignored. </span>
<span id="t1i_29" class="t s3_29">If SDV_ENABLE_RTM is 1, </span>
<span id="t1j_29" class="t s3_29">bit 0 is always 0 and writes </span>
<span id="t1k_29" class="t s3_29">to change it are ignored. </span>
<span id="t1l_29" class="t s3_29">1 </span><span id="t1m_29" class="t s3_29">TSX_CPUID_CLEAR </span>
<span id="t1n_29" class="t s3_29">When set, </span>
<span id="t1o_29" class="t s3_29">CPUID.(EAX=07H,ECX=0):EBX[11]=0 and </span>
<span id="t1p_29" class="t s3_29">CPUID.(EAX=07H,ECX=0):EBX[4]=0. </span>
<span id="t1q_29" class="t s3_29">R/W, Default: 0 </span>
<span id="t1r_29" class="t s3_29">Can be set only if </span>
<span id="t1s_29" class="t s3_29">CPUID.(EAX=07H,ECX=0): </span>
<span id="t1t_29" class="t s3_29">EDX[11]=1 or if </span>
<span id="t1u_29" class="t s3_29">SDV_ENABLE_RTM is 1. </span>
<span id="t1v_29" class="t s3_29">2 </span><span id="t1w_29" class="t s3_29">SDV_ENABLE_RTM </span>
<span id="t1x_29" class="t s3_29">When set, </span>
<span id="t1y_29" class="t s3_29">CPUID.(EAX=07H,ECX=0):EDX[11]=0 and </span>
<span id="t1z_29" class="t s3_29">the processor may not force abort RTM. </span>
<span id="t20_29" class="t s3_29">This unsupported mode should only be </span>
<span id="t21_29" class="t s3_29">used for software development and not for </span>
<span id="t22_29" class="t s3_29">production usage. </span>
<span id="t23_29" class="t s3_29">R/W, Default: 0 </span>
<span id="t24_29" class="t s3_29">If 0, can be set only if </span>
<span id="t25_29" class="t s3_29">CPUID.(EAX=07H,ECX=0): </span>
<span id="t26_29" class="t s3_29">EDX[11]=1. </span>
<span id="t27_29" class="t s3_29">63:3 </span><span id="t28_29" class="t s3_29">Reserved </span>
<span id="t29_29" class="t s4_29">Table 2-2. </span><span id="t2a_29" class="t s4_29">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2b_29" class="t s5_29">Register </span>
<span id="t2c_29" class="t s5_29">Address </span>
<span id="t2d_29" class="t s5_29">Architectural MSR Name / Bit Fields </span>
<span id="t2e_29" class="t s5_29">(Former MSR Name) </span><span id="t2f_29" class="t s5_29">MSR/Bit Description </span><span id="t2g_29" class="t s5_29">Comment </span>
<span id="t2h_29" class="t s5_29">Hex </span><span id="t2i_29" class="t s5_29">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
