
*** Running vivado
    with args -log design_1_auto_us_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_us_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_auto_us_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 347.609 ; gain = 137.445
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_10_top' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_10_axi_upsizer' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_10_w_upsizer' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_10_w_upsizer' (1#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_10_a_upsizer' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (2#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' (2#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_10_a_upsizer' (3#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_10_r_upsizer' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_10_r_upsizer' (4#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (5#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' (6#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' (6#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' (6#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' (6#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (7#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' (8#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_10_a_upsizer__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized1' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized1' (8#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_10_a_upsizer__parameterized0' (8#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (8#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' (8#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized4' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized4' (8#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized5' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized5' (8#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized6' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized6' (8#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized7' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized7' (8#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (8#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized0' (8#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_10_axi_upsizer' (9#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_10_top' (10#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (11#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/AXI_write_Data/AXI_write_Data.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:02:24 ; elapsed = 00:02:30 . Memory (MB): peak = 469.465 ; gain = 259.301
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:24 ; elapsed = 00:02:30 . Memory (MB): peak = 469.465 ; gain = 259.301
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 714.996 ; gain = 0.246
Finished Constraint Validation : Time (s): cpu = 00:02:42 ; elapsed = 00:02:49 . Memory (MB): peak = 714.996 ; gain = 504.832
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:42 ; elapsed = 00:02:49 . Memory (MB): peak = 714.996 ; gain = 504.832
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:42 ; elapsed = 00:02:49 . Memory (MB): peak = 714.996 ; gain = 504.832
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:43 ; elapsed = 00:02:51 . Memory (MB): peak = 714.996 ; gain = 504.832
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:03:02 . Memory (MB): peak = 714.996 ; gain = 504.832
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:09 ; elapsed = 00:03:17 . Memory (MB): peak = 714.996 ; gain = 504.832
Finished Timing Optimization : Time (s): cpu = 00:03:10 ; elapsed = 00:03:18 . Memory (MB): peak = 715.598 ; gain = 505.434
Finished Technology Mapping : Time (s): cpu = 00:03:11 ; elapsed = 00:03:19 . Memory (MB): peak = 728.820 ; gain = 518.656
Finished IO Insertion : Time (s): cpu = 00:03:12 ; elapsed = 00:03:20 . Memory (MB): peak = 728.820 ; gain = 518.656
Finished Renaming Generated Instances : Time (s): cpu = 00:03:12 ; elapsed = 00:03:20 . Memory (MB): peak = 728.820 ; gain = 518.656
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:12 ; elapsed = 00:03:20 . Memory (MB): peak = 728.820 ; gain = 518.656
Finished Renaming Generated Ports : Time (s): cpu = 00:03:12 ; elapsed = 00:03:20 . Memory (MB): peak = 728.820 ; gain = 518.656
Finished Handling Custom Attributes : Time (s): cpu = 00:03:12 ; elapsed = 00:03:20 . Memory (MB): peak = 728.820 ; gain = 518.656
Finished Renaming Generated Nets : Time (s): cpu = 00:03:12 ; elapsed = 00:03:20 . Memory (MB): peak = 728.820 ; gain = 518.656

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     8|
|2     |LUT2    |    31|
|3     |LUT3    |   115|
|4     |LUT4    |    60|
|5     |LUT5    |   132|
|6     |LUT6    |   151|
|7     |SRLC32E |    58|
|8     |FDRE    |   587|
|9     |FDSE    |     4|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:12 ; elapsed = 00:03:20 . Memory (MB): peak = 728.820 ; gain = 518.656
synth_design: Time (s): cpu = 00:03:08 ; elapsed = 00:03:12 . Memory (MB): peak = 736.078 ; gain = 477.164
