# //  ModelSim SE 6.6d Nov  1 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do sim.do 
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module clk_rst_tb
# -- Compiling module comp_mult_ref_model
# -- Compiling module comp_mult_top_test
# -- Compiling module mem_1rw
# ** Warning: ../deb_src/mem_1rw.v(72): Unterminated string literal continues onto next line.
# 
# Top level modules:
# 	comp_mult_ref_model
# 	comp_mult_top_test
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module comp_mult_1
# -- Compiling module comp_mult_2
# -- Compiling module comp_mult_4
# -- Compiling module comp_mult_top
# -- Compiling module comp_mult_wrapper
# -- Compiling module uint8_mult
# 
# Top level modules:
# 	comp_mult_top
# vsim -novopt work.comp_mult_top_test 
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top_test
# Loading work.comp_mult_top_test
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top
# Loading work.comp_mult_top
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_wrapper
# Loading work.comp_mult_wrapper
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.mem_1rw
# Loading work.mem_1rw
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.clk_rst_tb
# Loading work.clk_rst_tb
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_4
# Loading work.comp_mult_4
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.uint8_mult
# Loading work.uint8_mult
# ** Error: (vish-4014) No objects found matching '/comp_mult_test/DUT_comp_mult_wrapper/*'.
# Error in macro ./wave.do line 1
# (vish-4014) No objects found matching '/comp_mult_test/DUT_comp_mult_wrapper/*'.
#     while executing
# "add wave sim:/comp_mult_test/DUT_comp_mult_wrapper/*"
add wave sim:/comp_mult_top_test/DUT_comp_mult_top/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 0
#           Attempting to use alternate WLF file "./wlftkth2a7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkth2a7
run -all
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module clk_rst_tb
# -- Compiling module comp_mult_ref_model
# -- Compiling module comp_mult_top_test
# -- Compiling module mem_1rw
# ** Warning: ../deb_src/mem_1rw.v(72): Unterminated string literal continues onto next line.
# 
# Top level modules:
# 	comp_mult_ref_model
# 	comp_mult_top_test
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module comp_mult_1
# -- Compiling module comp_mult_2
# -- Compiling module comp_mult_4
# -- Compiling module comp_mult_top
# -- Compiling module comp_mult_wrapper
# -- Compiling module uint8_mult
# 
# Top level modules:
# 	comp_mult_top
# vsim -novopt work.comp_mult_top_test 
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top_test
# Loading work.comp_mult_top_test
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top
# Loading work.comp_mult_top
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_wrapper
# Loading work.comp_mult_wrapper
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.mem_1rw
# Loading work.mem_1rw
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.clk_rst_tb
# Loading work.clk_rst_tb
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_4
# Loading work.comp_mult_4
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.uint8_mult
# Loading work.uint8_mult
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 0
#           Attempting to use alternate WLF file "./wlftyn9hf8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyn9hf8
# comp_mult_top_test.i_mem_1rw 175 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=100).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 185 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=101).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 195 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=202).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 205 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=203).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 215 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=100).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 225 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=101).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 235 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=103).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
run -all
# comp_mult_top_test.i_mem_1rw 245 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=104).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 255 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=101).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
run -all
# comp_mult_top_test.i_mem_1rw 265 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=102).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 275 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=104).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 285 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=105).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 295 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=102).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
run -all
# comp_mult_top_test.i_mem_1rw 305 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=103).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 315 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=105).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 325 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=106).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 335 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=103).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
run -all
# comp_mult_top_test.i_mem_1rw 345 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=104).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 355 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=106).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 365 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=107).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
run -all
# comp_mult_top_test.i_mem_1rw 375 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=104).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 385 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=105).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
run -all
# comp_mult_top_test.i_mem_1rw 395 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=107).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 405 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=108).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
run -all
# comp_mult_top_test.i_mem_1rw 415 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=105).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 425 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=106).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 435 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=108).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
run -all
# comp_mult_top_test.i_mem_1rw 445 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=109).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
run -all
# comp_mult_top_test.i_mem_1rw 455 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=106).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 465 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=107).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
run -all
# comp_mult_top_test.i_mem_1rw 475 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=109).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module clk_rst_tb
# -- Compiling module comp_mult_ref_model
# -- Compiling module comp_mult_top_test
# -- Compiling module mem_1rw
# ** Warning: ../deb_src/mem_1rw.v(72): Unterminated string literal continues onto next line.
# 
# Top level modules:
# 	comp_mult_ref_model
# 	comp_mult_top_test
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module comp_mult_1
# -- Compiling module comp_mult_2
# -- Compiling module comp_mult_4
# -- Compiling module comp_mult_top
# -- Compiling module comp_mult_wrapper
# -- Compiling module uint8_mult
# 
# Top level modules:
# 	comp_mult_top
# vsim -novopt work.comp_mult_top_test 
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top_test
# Loading work.comp_mult_top_test
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top
# Loading work.comp_mult_top
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_wrapper
# Loading work.comp_mult_wrapper
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.mem_1rw
# Loading work.mem_1rw
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.clk_rst_tb
# Loading work.clk_rst_tb
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_4
# Loading work.comp_mult_4
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.uint8_mult
# Loading work.uint8_mult
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 0
#           Attempting to use alternate WLF file "./wlft1rf5ar".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1rf5ar
# comp_mult_top_test.i_mem_1rw 175 EROARE: Memorie accesata ( READ) in afara spatiului 
# 
#       (MEM_DEPTH =0, addr=100).
# Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# Simulation Breakpoint: Break in Module mem_1rw at ../deb_src/mem_1rw.v line 75
# MACRO ./wave.do PAUSED at line 2
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module clk_rst_tb
# -- Compiling module comp_mult_ref_model
# -- Compiling module comp_mult_top_test
# -- Compiling module mem_1rw
# ** Warning: ../deb_src/mem_1rw.v(72): Unterminated string literal continues onto next line.
# 
# Top level modules:
# 	comp_mult_ref_model
# 	comp_mult_top_test
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module comp_mult_1
# -- Compiling module comp_mult_2
# -- Compiling module comp_mult_4
# -- Compiling module comp_mult_top
# ** Warning: ../../../hdl/comp_mult_top.v(224): [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../../../hdl/comp_mult_top.v(225): [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../../../hdl/comp_mult_top.v(226): [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../../../hdl/comp_mult_top.v(227): [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../../../hdl/comp_mult_top.v(228): [RDGN] - Redundant digits in numeric literal.
# -- Compiling module comp_mult_wrapper
# -- Compiling module uint8_mult
# 
# Top level modules:
# 	comp_mult_top
# vsim -novopt work.comp_mult_top_test 
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top_test
# Loading work.comp_mult_top_test
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top
# Loading work.comp_mult_top
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_wrapper
# Loading work.comp_mult_wrapper
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.mem_1rw
# Loading work.mem_1rw
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.clk_rst_tb
# Loading work.clk_rst_tb
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_4
# Loading work.comp_mult_4
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.uint8_mult
# Loading work.uint8_mult
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 0
#           Attempting to use alternate WLF file "./wlftys1kkh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftys1kkh
# ** Warning: (vsim-7) Failed to open readmem file "mem.hex" in read mode.
# No such file or directory. (errno = ENOENT)    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# OP 0 FAILED, x != x
# OP 1 FAILED, x != x
# OP 2 FAILED, x != x
# OP 3 FAILED, x != x
# OP 4 FAILED, x != x
# OP 5 FAILED, x != x
# OP 6 FAILED, x != x
# OP 7 FAILED, x != x
# OP 8 FAILED, x != x
# OP 9 FAILED, x != x
# OP 10 FAILED, x != x
# OP 11 FAILED, x != x
# OP 12 FAILED, x != x
# OP 13 FAILED, x != x
# OP 14 FAILED, x != x
# OP 15 FAILED, x != x
# OP 16 FAILED, x != x
# OP 17 FAILED, x != x
# OP 18 FAILED, x != x
# OP 19 FAILED, x != x
# OP 20 FAILED, x != x
# OP 21 FAILED, x != x
# OP 22 FAILED, x != x
# OP 23 FAILED, x != x
# OP 24 FAILED, x != x
# OP 25 FAILED, x != x
# OP 26 FAILED, x != x
# OP 27 FAILED, x != x
# OP 28 FAILED, x != x
# OP 29 FAILED, x != x
# OP 30 FAILED, x != x
# OP 31 FAILED, x != x
# OP 32 FAILED, x != x
# OP 33 FAILED, x != x
# OP 34 FAILED, x != x
# OP 35 FAILED, x != x
# OP 36 FAILED, x != x
# OP 37 FAILED, x != x
# OP 38 FAILED, x != x
# OP 39 FAILED, x != x
# OP 40 FAILED, x != x
# OP 41 FAILED, x != x
# OP 42 FAILED, x != x
# OP 43 FAILED, x != x
# OP 44 FAILED, x != x
# OP 45 FAILED, x != x
# OP 46 FAILED, x != x
# OP 47 FAILED, x != x
# OP 48 FAILED, x != x
# OP 49 FAILED, x != x
# OP 50 FAILED, x != x
# OP 51 FAILED, x != x
# OP 52 FAILED, x != x
# OP 53 FAILED, x != x
# OP 54 FAILED, x != x
# OP 55 FAILED, x != x
# OP 56 FAILED, x != x
# OP 57 FAILED, x != x
# OP 58 FAILED, x != x
# OP 59 FAILED, x != x
# OK
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module clk_rst_tb
# -- Compiling module comp_mult_ref_model
# -- Compiling module comp_mult_top_test
# -- Compiling module mem_1rw
# ** Warning: ../deb_src/mem_1rw.v(72): Unterminated string literal continues onto next line.
# ** Warning: ../deb_src/mem_1rw.v(84): Unterminated string literal continues onto next line.
# ** Warning: ../deb_src/mem_1rw.v(90): Unterminated string literal continues onto next line.
# 
# Top level modules:
# 	comp_mult_ref_model
# 	comp_mult_top_test
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module comp_mult_1
# -- Compiling module comp_mult_2
# -- Compiling module comp_mult_4
# -- Compiling module comp_mult_top
# ** Warning: ../../../hdl/comp_mult_top.v(224): [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../../../hdl/comp_mult_top.v(225): [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../../../hdl/comp_mult_top.v(226): [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../../../hdl/comp_mult_top.v(227): [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../../../hdl/comp_mult_top.v(228): [RDGN] - Redundant digits in numeric literal.
# -- Compiling module comp_mult_wrapper
# -- Compiling module uint8_mult
# 
# Top level modules:
# 	comp_mult_top
# vsim -novopt work.comp_mult_top_test 
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top_test
# Loading work.comp_mult_top_test
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top
# Loading work.comp_mult_top
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_wrapper
# Loading work.comp_mult_wrapper
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.mem_1rw
# Loading work.mem_1rw
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.clk_rst_tb
# Loading work.clk_rst_tb
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_4
# Loading work.comp_mult_4
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.uint8_mult
# Loading work.uint8_mult
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 0
#           Attempting to use alternate WLF file "./wlft812r3r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft812r3r
# ** Warning: (vsim-PLI-3003) ../deb_src/mem_1rw.v(78): [TOFD] - System task or function '$isunknown' is not defined.
#         Region: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-PLI-3003) ../deb_src/mem_1rw.v(83): [TOFD] - System task or function '$isunknown' is not defined.
#         Region: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-PLI-3003) ../deb_src/mem_1rw.v(89): [TOFD] - System task or function '$isunknown' is not defined.
#         Region: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-7) Failed to open readmem file "mem.hex" in read mode.
# No such file or directory. (errno = ENOENT)    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# OP 0 FAILED, x != x
# OP 1 FAILED, x != x
# OP 2 FAILED, x != x
# OP 3 FAILED, x != x
# OP 4 FAILED, x != x
# OP 5 FAILED, x != x
# OP 6 FAILED, x != x
# OP 7 FAILED, x != x
# OP 8 FAILED, x != x
# OP 9 FAILED, x != x
# OP 10 FAILED, x != x
# OP 11 FAILED, x != x
# OP 12 FAILED, x != x
# OP 13 FAILED, x != x
# OP 14 FAILED, x != x
# OP 15 FAILED, x != x
# OP 16 FAILED, x != x
# OP 17 FAILED, x != x
# OP 18 FAILED, x != x
# OP 19 FAILED, x != x
# OP 20 FAILED, x != x
# OP 21 FAILED, x != x
# OP 22 FAILED, x != x
# OP 23 FAILED, x != x
# OP 24 FAILED, x != x
# OP 25 FAILED, x != x
# OP 26 FAILED, x != x
# OP 27 FAILED, x != x
# OP 28 FAILED, x != x
# OP 29 FAILED, x != x
# OP 30 FAILED, x != x
# OP 31 FAILED, x != x
# OP 32 FAILED, x != x
# OP 33 FAILED, x != x
# OP 34 FAILED, x != x
# OP 35 FAILED, x != x
# OP 36 FAILED, x != x
# OP 37 FAILED, x != x
# OP 38 FAILED, x != x
# OP 39 FAILED, x != x
# OP 40 FAILED, x != x
# OP 41 FAILED, x != x
# OP 42 FAILED, x != x
# OP 43 FAILED, x != x
# OP 44 FAILED, x != x
# OP 45 FAILED, x != x
# OP 46 FAILED, x != x
# OP 47 FAILED, x != x
# OP 48 FAILED, x != x
# OP 49 FAILED, x != x
# OP 50 FAILED, x != x
# OP 51 FAILED, x != x
# OP 52 FAILED, x != x
# OP 53 FAILED, x != x
# OP 54 FAILED, x != x
# OP 55 FAILED, x != x
# OP 56 FAILED, x != x
# OP 57 FAILED, x != x
# OP 58 FAILED, x != x
# OP 59 FAILED, x != x
# END SIM
# Break in Module comp_mult_top_test at ../deb_src/comp_mult_top_test.v line 99
# Simulation Breakpoint: Break in Module comp_mult_top_test at ../deb_src/comp_mult_top_test.v line 99
# MACRO ./wave.do PAUSED at line 2
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module clk_rst_tb
# -- Compiling module comp_mult_ref_model
# -- Compiling module comp_mult_top_test
# -- Compiling module mem_1rw
# 
# Top level modules:
# 	comp_mult_ref_model
# 	comp_mult_top_test
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module comp_mult_1
# -- Compiling module comp_mult_2
# -- Compiling module comp_mult_4
# -- Compiling module comp_mult_top
# -- Compiling module comp_mult_wrapper
# -- Compiling module uint8_mult
# 
# Top level modules:
# 	comp_mult_top
# vsim -novopt work.comp_mult_top_test 
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top_test
# Loading work.comp_mult_top_test
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top
# Loading work.comp_mult_top
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_wrapper
# Loading work.comp_mult_wrapper
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.mem_1rw
# Loading work.mem_1rw
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.clk_rst_tb
# Loading work.clk_rst_tb
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_4
# Loading work.comp_mult_4
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.uint8_mult
# Loading work.uint8_mult
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 0
#           Attempting to use alternate WLF file "./wlft15gzqm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft15gzqm
# ** Warning: (vsim-PLI-3003) ../deb_src/mem_1rw.v(77): [TOFD] - System task or function '$isunknown' is not defined.
#         Region: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-PLI-3003) ../deb_src/mem_1rw.v(82): [TOFD] - System task or function '$isunknown' is not defined.
#         Region: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-PLI-3003) ../deb_src/mem_1rw.v(87): [TOFD] - System task or function '$isunknown' is not defined.
#         Region: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-7) Failed to open readmem file "mem.hex" in read mode.
# No such file or directory. (errno = ENOENT)    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# END SIM
# Break in Module comp_mult_top_test at ../deb_src/comp_mult_top_test.v line 99
# Simulation Breakpoint: Break in Module comp_mult_top_test at ../deb_src/comp_mult_top_test.v line 99
# MACRO ./wave.do PAUSED at line 2
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module clk_rst_tb
# -- Compiling module comp_mult_ref_model
# -- Compiling module comp_mult_top_test
# -- Compiling module mem_1rw
# ** Warning: ../deb_src/mem_1rw.v(72): Unterminated string literal continues onto next line.
# 
# Top level modules:
# 	comp_mult_ref_model
# 	comp_mult_top_test
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module comp_mult_1
# -- Compiling module comp_mult_2
# -- Compiling module comp_mult_4
# -- Compiling module comp_mult_top
# -- Compiling module comp_mult_wrapper
# -- Compiling module uint8_mult
# 
# Top level modules:
# 	comp_mult_top
# vsim -novopt work.comp_mult_top_test 
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top_test
# Loading work.comp_mult_top_test
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top
# Loading work.comp_mult_top
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_wrapper
# Loading work.comp_mult_wrapper
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.mem_1rw
# Loading work.mem_1rw
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.clk_rst_tb
# Loading work.clk_rst_tb
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_4
# Loading work.comp_mult_4
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.uint8_mult
# Loading work.uint8_mult
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 0
#           Attempting to use alternate WLF file "./wlftrrnhkh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrrnhkh
# ** Warning: (vsim-7) Failed to open readmem file "mem.hex" in read mode.
# No such file or directory. (errno = ENOENT)    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# END SIM
# Break in Module comp_mult_top_test at ../deb_src/comp_mult_top_test.v line 99
# Simulation Breakpoint: Break in Module comp_mult_top_test at ../deb_src/comp_mult_top_test.v line 99
# MACRO ./wave.do PAUSED at line 2
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module clk_rst_tb
# -- Compiling module comp_mult_ref_model
# -- Compiling module comp_mult_top_test
# -- Compiling module mem_1rw
# ** Warning: ../deb_src/mem_1rw.v(72): Unterminated string literal continues onto next line.
# 
# Top level modules:
# 	comp_mult_ref_model
# 	comp_mult_top_test
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module comp_mult_1
# -- Compiling module comp_mult_2
# -- Compiling module comp_mult_4
# -- Compiling module comp_mult_top
# -- Compiling module comp_mult_wrapper
# -- Compiling module uint8_mult
# 
# Top level modules:
# 	comp_mult_top
# vsim -novopt work.comp_mult_top_test 
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top_test
# Loading work.comp_mult_top_test
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top
# Loading work.comp_mult_top
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_wrapper
# Loading work.comp_mult_wrapper
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.mem_1rw
# Loading work.mem_1rw
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.clk_rst_tb
# Loading work.clk_rst_tb
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_4
# Loading work.comp_mult_4
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.uint8_mult
# Loading work.uint8_mult
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 0
#           Attempting to use alternate WLF file "./wlfty17m3x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty17m3x
# ** Warning: (vsim-PLI-3410) Illegal character '' in data on line 1 of file "../deb_src/mem.hex".    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-PLI-3410) Illegal character 'K' in data on line 1 of file "../deb_src/mem.hex".    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-PLI-3410) Illegal character '' in data on line 1 of file "../deb_src/mem.hex".    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-PLI-3410) Illegal character 'v' in data on line 1 of file "../deb_src/mem.hex".    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-PLI-3410) Illegal character '{' in data on line 1 of file "../deb_src/mem.hex".    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-PLI-3410) Illegal character 'h' in data on line 1 of file "../deb_src/mem.hex".    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# END SIM
# Break in Module comp_mult_top_test at ../deb_src/comp_mult_top_test.v line 99
# Simulation Breakpoint: Break in Module comp_mult_top_test at ../deb_src/comp_mult_top_test.v line 99
# MACRO ./wave.do PAUSED at line 2
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module clk_rst_tb
# -- Compiling module comp_mult_ref_model
# -- Compiling module comp_mult_top_test
# -- Compiling module mem_1rw
# 
# Top level modules:
# 	comp_mult_ref_model
# 	comp_mult_top_test
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module comp_mult_1
# -- Compiling module comp_mult_2
# -- Compiling module comp_mult_4
# -- Compiling module comp_mult_top
# -- Compiling module comp_mult_wrapper
# -- Compiling module uint8_mult
# 
# Top level modules:
# 	comp_mult_top
# vsim -novopt work.comp_mult_top_test 
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top_test
# Loading work.comp_mult_top_test
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top
# Loading work.comp_mult_top
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_wrapper
# Loading work.comp_mult_wrapper
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.mem_1rw
# Loading work.mem_1rw
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.clk_rst_tb
# Loading work.clk_rst_tb
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_4
# Loading work.comp_mult_4
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.uint8_mult
# Loading work.uint8_mult
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 0
#           Attempting to use alternate WLF file "./wlfttzrnm0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttzrnm0
# ** Warning: (vsim-PLI-3410) Illegal character '' in data on line 1 of file "../deb_src/mem.hex".    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-PLI-3410) Illegal character 'K' in data on line 1 of file "../deb_src/mem.hex".    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-PLI-3410) Illegal character '' in data on line 1 of file "../deb_src/mem.hex".    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-PLI-3410) Illegal character 'v' in data on line 1 of file "../deb_src/mem.hex".    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-PLI-3410) Illegal character '{' in data on line 1 of file "../deb_src/mem.hex".    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# ** Warning: (vsim-PLI-3410) Illegal character 'h' in data on line 1 of file "../deb_src/mem.hex".    : ../deb_src/mem_1rw.v(59)
#    Time: 0 ns  Iteration: 0  Instance: /comp_mult_top_test/i_mem_1rw
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 0 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 1 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 2 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 3 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 4 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 5 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 6 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 7 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 8 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# OP 9 ----- FAILED, x != x
# END SIM
# Break in Module comp_mult_top_test at ../deb_src/comp_mult_top_test.v line 99
# Simulation Breakpoint: Break in Module comp_mult_top_test at ../deb_src/comp_mult_top_test.v line 99
# MACRO ./wave.do PAUSED at line 2
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module clk_rst_tb
# -- Compiling module comp_mult_ref_model
# -- Compiling module comp_mult_top_test
# -- Compiling module mem_1rw
# 
# Top level modules:
# 	comp_mult_ref_model
# 	comp_mult_top_test
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module comp_mult_1
# -- Compiling module comp_mult_2
# -- Compiling module comp_mult_4
# -- Compiling module comp_mult_top
# -- Compiling module comp_mult_wrapper
# -- Compiling module uint8_mult
# 
# Top level modules:
# 	comp_mult_top
# vsim -novopt work.comp_mult_top_test 
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top_test
# Loading work.comp_mult_top_test
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_top
# Loading work.comp_mult_top
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_wrapper
# Loading work.comp_mult_wrapper
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.mem_1rw
# Loading work.mem_1rw
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.clk_rst_tb
# Loading work.clk_rst_tb
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.comp_mult_4
# Loading work.comp_mult_4
# Refreshing D:\Facultate\SECI_1\LDH\complex_multiplier\debug\top_test\sim\work.uint8_mult
# Loading work.uint8_mult
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 0
#           Attempting to use alternate WLF file "./wlftyrqyc9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyrqyc9
# OP 0 ----- FAILED, 0 != 3
# OP 0 ----- FAILED, 0X != f6
# OP 0 ----- FAILED, 0 != bd
# OP 0 ----- OK, 0 == 0
# OP 0 ----- FAILED, 1 != 23
# OP 0 ----- FAILED, 0 != bb
# OP 1 ----- FAILED, 1 != 3
# OP 1 ----- FAILED, 0 != fd
# OP 1 ----- FAILED, 0 != 42
# OP 1 ----- FAILED, 1 != 3
# OP 1 ----- FAILED, 1 != fd
# OP 1 ----- FAILED, 1 != f4
# OP 2 ----- FAILED, 0 != 3
# OP 2 ----- FAILED, 1 != fa
# OP 2 ----- FAILED, 1 != ce
# OP 2 ----- FAILED, 0 != 3
# OP 2 ----- FAILED, 0 != d6
# OP 2 ----- FAILED, 0 != c5
# OP 3 ----- OK, 0 == 0
# OP 3 ----- FAILED, 0 != d
# OP 3 ----- FAILED, 0 != a
# OP 3 ----- OK, 0 == 0
# OP 3 ----- FAILED, 0 != 5
# OP 3 ----- FAILED, 0 != 64
# OP 4 ----- FAILED, 0 != 3
# OP 4 ----- FAILED, 0 != f5
# OP 4 ----- FAILED, 0 != ce
# OP 4 ----- OK, 0 == 0
# OP 4 ----- FAILED, 0 != 6
# OP 4 ----- FAILED, 0 != 84
# OP 5 ----- OK, 0 == 0
# OP 5 ----- FAILED, 0 != 25
# OP 5 ----- FAILED, 0 != d2
# OP 5 ----- OK, 0 == 0
# OP 5 ----- FAILED, 0 != 1b
# OP 5 ----- FAILED, 0 != 2c
# OP 6 ----- OK, 0 == 0
# OP 6 ----- FAILED, 0 != 35
# OP 6 ----- FAILED, 0 != 2e
# OP 6 ----- FAILED, 0 != 3
# OP 6 ----- FAILED, 0 != ea
# OP 6 ----- FAILED, 0 != e9
# OP 7 ----- OK, 0 == 0
# OP 7 ----- FAILED, 0 != 17
# OP 7 ----- FAILED, 0 != 43
# OP 7 ----- FAILED, 0 != 3
# OP 7 ----- FAILED, 0 != f8
# OP 7 ----- FAILED, 0 != 1
# OP 8 ----- OK, 0 == 0
# OP 8 ----- FAILED, 0 != 35
# OP 8 ----- FAILED, 0 != 66
# OP 8 ----- OK, 0 == 0
# OP 8 ----- FAILED, 0 != 9
# OP 8 ----- FAILED, 0 != 16
# OP 9 ----- OK, 0 == 0
# OP 9 ----- FAILED, 0 != 2d
# OP 9 ----- FAILED, 0 != e9
# OP 9 ----- OK, 0 == 0
# OP 9 ----- FAILED, 0 != 32
# OP 9 ----- FAILED, 0 != 6e
# END SIM
# Break in Module comp_mult_top_test at ../deb_src/comp_mult_top_test.v line 99
# Simulation Breakpoint: Break in Module comp_mult_top_test at ../deb_src/comp_mult_top_test.v line 99
# MACRO ./wave.do PAUSED at line 2
