i2s_transmitter_0.sv,systemverilog,xil_defaultlib,../../../../I2S_IP.gen/sources_1/ip/i2s_transmitter_0/sim/i2s_transmitter_0.sv,
glbl.v,Verilog,xil_defaultlib,glbl.v
