Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec  6 16:04:53 2023
| Host         : secil1.siame.univ-tlse3.fr running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_timing_summary_routed.rpt -pb pwm_timing_summary_routed.pb -rpx pwm_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.950        0.000                      0                   16        0.226        0.000                      0                   16        3.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 4.950        0.000                      0                   16        0.226        0.000                      0                   16        3.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.842ns (34.134%)  route 1.625ns (65.866%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.861     5.959    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.419     6.378 r  cpt_reg[1]/Q
                         net (fo=6, routed)           0.701     7.079    cpt[1]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.299     7.378 r  cpt[2]_i_2/O
                         net (fo=6, routed)           0.394     7.772    cpt[2]_i_2_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I4_O)        0.124     7.896 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.529     8.426    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    13.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[0]/C
                         clock pessimism              0.464    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X112Y88        FDSE (Setup_fdse_C_S)       -0.524    13.375    duty_threshold_reg[0]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.842ns (34.134%)  route 1.625ns (65.866%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.861     5.959    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.419     6.378 r  cpt_reg[1]/Q
                         net (fo=6, routed)           0.701     7.079    cpt[1]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.299     7.378 r  cpt[2]_i_2/O
                         net (fo=6, routed)           0.394     7.772    cpt[2]_i_2_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I4_O)        0.124     7.896 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.529     8.426    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    13.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[1]/C
                         clock pessimism              0.464    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X112Y88        FDSE (Setup_fdse_C_S)       -0.524    13.375    duty_threshold_reg[1]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.842ns (34.134%)  route 1.625ns (65.866%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.861     5.959    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.419     6.378 r  cpt_reg[1]/Q
                         net (fo=6, routed)           0.701     7.079    cpt[1]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.299     7.378 r  cpt[2]_i_2/O
                         net (fo=6, routed)           0.394     7.772    cpt[2]_i_2_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I4_O)        0.124     7.896 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.529     8.426    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    13.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[2]/C
                         clock pessimism              0.464    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X112Y88        FDRE (Setup_fdre_C_R)       -0.524    13.375    duty_threshold_reg[2]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.842ns (34.134%)  route 1.625ns (65.866%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.861     5.959    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.419     6.378 r  cpt_reg[1]/Q
                         net (fo=6, routed)           0.701     7.079    cpt[1]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.299     7.378 r  cpt[2]_i_2/O
                         net (fo=6, routed)           0.394     7.772    cpt[2]_i_2_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I4_O)        0.124     7.896 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.529     8.426    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    13.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[3]/C
                         clock pessimism              0.464    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X112Y88        FDRE (Setup_fdre_C_R)       -0.524    13.375    duty_threshold_reg[3]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.842ns (34.134%)  route 1.625ns (65.866%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.861     5.959    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.419     6.378 r  cpt_reg[1]/Q
                         net (fo=6, routed)           0.701     7.079    cpt[1]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.299     7.378 r  cpt[2]_i_2/O
                         net (fo=6, routed)           0.394     7.772    cpt[2]_i_2_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I4_O)        0.124     7.896 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.529     8.426    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    13.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[4]/C
                         clock pessimism              0.464    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X112Y88        FDSE (Setup_fdse_C_S)       -0.524    13.375    duty_threshold_reg[4]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.842ns (30.494%)  route 1.919ns (69.506%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.861     5.959    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.419     6.378 r  cpt_reg[1]/Q
                         net (fo=6, routed)           0.701     7.079    cpt[1]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.299     7.378 r  cpt[2]_i_2/O
                         net (fo=6, routed)           0.704     8.082    cpt[2]_i_2_n_0
    SLICE_X112Y87        LUT3 (Prop_lut3_I0_O)        0.124     8.206 r  duty_threshold[4]_i_2/O
                         net (fo=5, routed)           0.514     8.720    duty_threshold[4]_i_2_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    13.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[0]/C
                         clock pessimism              0.464    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X112Y88        FDSE (Setup_fdse_C_CE)      -0.169    13.730    duty_threshold_reg[0]
  -------------------------------------------------------------------
                         required time                         13.730    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.842ns (30.494%)  route 1.919ns (69.506%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.861     5.959    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.419     6.378 r  cpt_reg[1]/Q
                         net (fo=6, routed)           0.701     7.079    cpt[1]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.299     7.378 r  cpt[2]_i_2/O
                         net (fo=6, routed)           0.704     8.082    cpt[2]_i_2_n_0
    SLICE_X112Y87        LUT3 (Prop_lut3_I0_O)        0.124     8.206 r  duty_threshold[4]_i_2/O
                         net (fo=5, routed)           0.514     8.720    duty_threshold[4]_i_2_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    13.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[1]/C
                         clock pessimism              0.464    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X112Y88        FDSE (Setup_fdse_C_CE)      -0.169    13.730    duty_threshold_reg[1]
  -------------------------------------------------------------------
                         required time                         13.730    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.842ns (30.494%)  route 1.919ns (69.506%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.861     5.959    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.419     6.378 r  cpt_reg[1]/Q
                         net (fo=6, routed)           0.701     7.079    cpt[1]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.299     7.378 r  cpt[2]_i_2/O
                         net (fo=6, routed)           0.704     8.082    cpt[2]_i_2_n_0
    SLICE_X112Y87        LUT3 (Prop_lut3_I0_O)        0.124     8.206 r  duty_threshold[4]_i_2/O
                         net (fo=5, routed)           0.514     8.720    duty_threshold[4]_i_2_n_0
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    13.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[2]/C
                         clock pessimism              0.464    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X112Y88        FDRE (Setup_fdre_C_CE)      -0.169    13.730    duty_threshold_reg[2]
  -------------------------------------------------------------------
                         required time                         13.730    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.842ns (30.494%)  route 1.919ns (69.506%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.861     5.959    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.419     6.378 r  cpt_reg[1]/Q
                         net (fo=6, routed)           0.701     7.079    cpt[1]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.299     7.378 r  cpt[2]_i_2/O
                         net (fo=6, routed)           0.704     8.082    cpt[2]_i_2_n_0
    SLICE_X112Y87        LUT3 (Prop_lut3_I0_O)        0.124     8.206 r  duty_threshold[4]_i_2/O
                         net (fo=5, routed)           0.514     8.720    duty_threshold[4]_i_2_n_0
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    13.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[3]/C
                         clock pessimism              0.464    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X112Y88        FDRE (Setup_fdre_C_CE)      -0.169    13.730    duty_threshold_reg[3]
  -------------------------------------------------------------------
                         required time                         13.730    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.842ns (30.494%)  route 1.919ns (69.506%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.861     5.959    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.419     6.378 r  cpt_reg[1]/Q
                         net (fo=6, routed)           0.701     7.079    cpt[1]
    SLICE_X112Y87        LUT5 (Prop_lut5_I3_O)        0.299     7.378 r  cpt[2]_i_2/O
                         net (fo=6, routed)           0.704     8.082    cpt[2]_i_2_n_0
    SLICE_X112Y87        LUT3 (Prop_lut3_I0_O)        0.124     8.206 r  duty_threshold[4]_i_2/O
                         net (fo=5, routed)           0.514     8.720    duty_threshold[4]_i_2_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    13.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[4]/C
                         clock pessimism              0.464    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X112Y88        FDSE (Setup_fdse_C_CE)      -0.169    13.730    duty_threshold_reg[4]
  -------------------------------------------------------------------
                         required time                         13.730    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 cpt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.780%)  route 0.173ns (48.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.633     1.743    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.884 f  cpt_reg[3]/Q
                         net (fo=4, routed)           0.173     2.057    cpt[3]
    SLICE_X112Y87        LUT6 (Prop_lut6_I3_O)        0.045     2.102 r  P_i_2/O
                         net (fo=1, routed)           0.000     2.102    P_i_2_n_0
    SLICE_X112Y87        FDRE                                         r  P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.904     2.271    CLK_IBUF_BUFG
    SLICE_X112Y87        FDRE                                         r  P_reg/C
                         clock pessimism             -0.514     1.756    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.120     1.876    P_reg
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 cpt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.518%)  route 0.155ns (45.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.633     1.743    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.884 r  cpt_reg[2]/Q
                         net (fo=5, routed)           0.155     2.039    cpt[2]
    SLICE_X113Y87        LUT6 (Prop_lut6_I4_O)        0.045     2.084 r  cpt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.084    cpt[3]_i_1_n_0
    SLICE_X113Y87        FDRE                                         r  cpt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.904     2.271    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[3]/C
                         clock pessimism             -0.527     1.743    
    SLICE_X113Y87        FDRE (Hold_fdre_C_D)         0.092     1.835    cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.633     1.743    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.884 r  cpt_reg[0]/Q
                         net (fo=7, routed)           0.202     2.086    cpt[0]
    SLICE_X113Y87        LUT5 (Prop_lut5_I1_O)        0.042     2.128 r  cpt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.128    cpt[1]_i_1_n_0
    SLICE_X113Y87        FDRE                                         r  cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.904     2.271    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[1]/C
                         clock pessimism             -0.527     1.743    
    SLICE_X113Y87        FDRE (Hold_fdre_C_D)         0.107     1.850    cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.517%)  route 0.190ns (50.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.633     1.743    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.884 r  cpt_reg[0]/Q
                         net (fo=7, routed)           0.190     2.074    cpt[0]
    SLICE_X113Y87        LUT6 (Prop_lut6_I2_O)        0.045     2.119 r  cpt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.119    cpt[2]_i_1_n_0
    SLICE_X113Y87        FDRE                                         r  cpt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.904     2.271    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[2]/C
                         clock pessimism             -0.527     1.743    
    SLICE_X113Y87        FDRE (Hold_fdre_C_D)         0.092     1.835    cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.517%)  route 0.190ns (50.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.633     1.743    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.884 r  cpt_reg[0]/Q
                         net (fo=7, routed)           0.190     2.074    cpt[0]
    SLICE_X113Y87        LUT6 (Prop_lut6_I2_O)        0.045     2.119 r  cpt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.119    cpt[4]_i_1_n_0
    SLICE_X113Y87        FDRE                                         r  cpt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.904     2.271    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[4]/C
                         clock pessimism             -0.527     1.743    
    SLICE_X113Y87        FDRE (Hold_fdre_C_D)         0.092     1.835    cpt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.633     1.743    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.884 f  cpt_reg[0]/Q
                         net (fo=7, routed)           0.202     2.086    cpt[0]
    SLICE_X113Y87        LUT4 (Prop_lut4_I1_O)        0.045     2.131 r  cpt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.131    cpt[0]_i_1_n_0
    SLICE_X113Y87        FDRE                                         r  cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.904     2.271    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[0]/C
                         clock pessimism             -0.527     1.743    
    SLICE_X113Y87        FDRE (Hold_fdre_C_D)         0.091     1.834    cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 cpt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.231ns (36.207%)  route 0.407ns (63.793%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.633     1.743    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.884 r  cpt_reg[3]/Q
                         net (fo=4, routed)           0.085     1.969    cpt[3]
    SLICE_X112Y87        LUT5 (Prop_lut5_I1_O)        0.045     2.014 r  cpt[2]_i_2/O
                         net (fo=6, routed)           0.146     2.161    cpt[2]_i_2_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I4_O)        0.045     2.206 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.175     2.381    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.906     2.273    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[0]/C
                         clock pessimism             -0.512     1.760    
    SLICE_X112Y88        FDSE (Hold_fdse_C_S)         0.009     1.769    duty_threshold_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 cpt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.231ns (36.207%)  route 0.407ns (63.793%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.633     1.743    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.884 r  cpt_reg[3]/Q
                         net (fo=4, routed)           0.085     1.969    cpt[3]
    SLICE_X112Y87        LUT5 (Prop_lut5_I1_O)        0.045     2.014 r  cpt[2]_i_2/O
                         net (fo=6, routed)           0.146     2.161    cpt[2]_i_2_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I4_O)        0.045     2.206 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.175     2.381    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.906     2.273    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[1]/C
                         clock pessimism             -0.512     1.760    
    SLICE_X112Y88        FDSE (Hold_fdse_C_S)         0.009     1.769    duty_threshold_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 cpt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.231ns (36.207%)  route 0.407ns (63.793%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.633     1.743    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.884 r  cpt_reg[3]/Q
                         net (fo=4, routed)           0.085     1.969    cpt[3]
    SLICE_X112Y87        LUT5 (Prop_lut5_I1_O)        0.045     2.014 r  cpt[2]_i_2/O
                         net (fo=6, routed)           0.146     2.161    cpt[2]_i_2_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I4_O)        0.045     2.206 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.175     2.381    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.906     2.273    CLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[2]/C
                         clock pessimism             -0.512     1.760    
    SLICE_X112Y88        FDRE (Hold_fdre_C_R)         0.009     1.769    duty_threshold_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 cpt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.231ns (36.207%)  route 0.407ns (63.793%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.633     1.743    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.884 r  cpt_reg[3]/Q
                         net (fo=4, routed)           0.085     1.969    cpt[3]
    SLICE_X112Y87        LUT5 (Prop_lut5_I1_O)        0.045     2.014 r  cpt[2]_i_2/O
                         net (fo=6, routed)           0.146     2.161    cpt[2]_i_2_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I4_O)        0.045     2.206 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.175     2.381    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.906     2.273    CLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[3]/C
                         clock pessimism             -0.512     1.760    
    SLICE_X112Y88        FDRE (Hold_fdre_C_R)         0.009     1.769    duty_threshold_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.612    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y87   P_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y87   cpt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y87   cpt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y87   cpt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y87   cpt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y87   cpt_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X112Y88   duty_threshold_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X112Y88   duty_threshold_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y88   duty_threshold_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y87   P_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y87   P_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y87   P_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y87   P_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   cpt_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 4.008ns (56.082%)  route 3.139ns (43.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.861     5.959    CLK_IBUF_BUFG
    SLICE_X112Y87        FDRE                                         r  P_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.518     6.477 r  P_reg/Q
                         net (fo=1, routed)           3.139     9.615    P_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.490    13.106 r  P_OBUF_inst/O
                         net (fo=0)                   0.000    13.106    P
    D18                                                               r  P (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.355ns (59.838%)  route 0.910ns (40.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.633     1.743    CLK_IBUF_BUFG
    SLICE_X112Y87        FDRE                                         r  P_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.164     1.907 r  P_reg/Q
                         net (fo=1, routed)           0.910     2.817    P_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.191     4.008 r  P_OBUF_inst/O
                         net (fo=0)                   0.000     4.008    P
    D18                                                               r  P (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            duty_threshold_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.455ns  (logic 1.987ns (36.422%)  route 3.468ns (63.578%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  EN_IBUF_inst/O
                         net (fo=5, routed)           2.492     3.980    EN_IBUF
    SLICE_X112Y87        LUT2 (Prop_lut2_I1_O)        0.150     4.130 f  P_i_1/O
                         net (fo=4, routed)           0.447     4.578    P_i_1_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I5_O)        0.348     4.926 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.529     5.455    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[0]/C

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            duty_threshold_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.455ns  (logic 1.987ns (36.422%)  route 3.468ns (63.578%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  EN_IBUF_inst/O
                         net (fo=5, routed)           2.492     3.980    EN_IBUF
    SLICE_X112Y87        LUT2 (Prop_lut2_I1_O)        0.150     4.130 f  P_i_1/O
                         net (fo=4, routed)           0.447     4.578    P_i_1_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I5_O)        0.348     4.926 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.529     5.455    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[1]/C

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            duty_threshold_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.455ns  (logic 1.987ns (36.422%)  route 3.468ns (63.578%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  EN_IBUF_inst/O
                         net (fo=5, routed)           2.492     3.980    EN_IBUF
    SLICE_X112Y87        LUT2 (Prop_lut2_I1_O)        0.150     4.130 f  P_i_1/O
                         net (fo=4, routed)           0.447     4.578    P_i_1_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I5_O)        0.348     4.926 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.529     5.455    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[2]/C

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            duty_threshold_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.455ns  (logic 1.987ns (36.422%)  route 3.468ns (63.578%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  EN_IBUF_inst/O
                         net (fo=5, routed)           2.492     3.980    EN_IBUF
    SLICE_X112Y87        LUT2 (Prop_lut2_I1_O)        0.150     4.130 f  P_i_1/O
                         net (fo=4, routed)           0.447     4.578    P_i_1_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I5_O)        0.348     4.926 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.529     5.455    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[3]/C

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            duty_threshold_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.455ns  (logic 1.987ns (36.422%)  route 3.468ns (63.578%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  EN_IBUF_inst/O
                         net (fo=5, routed)           2.492     3.980    EN_IBUF
    SLICE_X112Y87        LUT2 (Prop_lut2_I1_O)        0.150     4.130 f  P_i_1/O
                         net (fo=4, routed)           0.447     4.578    P_i_1_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I5_O)        0.348     4.926 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.529     5.455    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[4]/C

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            cpt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.090ns  (logic 1.987ns (39.037%)  route 3.103ns (60.963%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  EN_IBUF_inst/O
                         net (fo=5, routed)           2.492     3.980    EN_IBUF
    SLICE_X112Y87        LUT2 (Prop_lut2_I1_O)        0.150     4.130 f  P_i_1/O
                         net (fo=4, routed)           0.611     4.742    P_i_1_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I5_O)        0.348     5.090 r  cpt[3]_i_1/O
                         net (fo=1, routed)           0.000     5.090    cpt[3]_i_1_n_0
    SLICE_X113Y87        FDRE                                         r  cpt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.682     5.470    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[3]/C

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            cpt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.808ns  (logic 1.987ns (41.327%)  route 2.821ns (58.673%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  EN_IBUF_inst/O
                         net (fo=5, routed)           2.492     3.980    EN_IBUF
    SLICE_X112Y87        LUT2 (Prop_lut2_I1_O)        0.150     4.130 r  P_i_1/O
                         net (fo=4, routed)           0.329     4.460    P_i_1_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I5_O)        0.348     4.808 r  cpt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.808    cpt[4]_i_1_n_0
    SLICE_X113Y87        FDRE                                         r  cpt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.682     5.470    CLK_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  cpt_reg[4]/C

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            P_reg/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.698ns  (logic 1.639ns (34.884%)  route 3.059ns (65.116%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  EN_IBUF_inst/O
                         net (fo=5, routed)           2.492     3.980    EN_IBUF
    SLICE_X112Y87        LUT2 (Prop_lut2_I1_O)        0.150     4.130 r  P_i_1/O
                         net (fo=4, routed)           0.568     4.698    P_i_1_n_0
    SLICE_X112Y87        FDRE                                         r  P_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.682     5.470    CLK_IBUF_BUFG
    SLICE_X112Y87        FDRE                                         r  P_reg/C

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            duty_threshold_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.619ns  (logic 1.613ns (34.920%)  route 3.006ns (65.080%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  EN_IBUF_inst/O
                         net (fo=5, routed)           2.492     3.980    EN_IBUF
    SLICE_X112Y87        LUT3 (Prop_lut3_I1_O)        0.124     4.104 r  duty_threshold[4]_i_2/O
                         net (fo=5, routed)           0.514     4.619    duty_threshold[4]_i_2_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[0]/C

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            duty_threshold_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.619ns  (logic 1.613ns (34.920%)  route 3.006ns (65.080%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  EN_IBUF_inst/O
                         net (fo=5, routed)           2.492     3.980    EN_IBUF
    SLICE_X112Y87        LUT3 (Prop_lut3_I1_O)        0.124     4.104 r  duty_threshold[4]_i_2/O
                         net (fo=5, routed)           0.514     4.619    duty_threshold[4]_i_2_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.471    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUTY[2]
                            (input port)
  Destination:            duty_threshold_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.347ns (45.223%)  route 0.420ns (54.777%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DUTY[2] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  DUTY_IBUF[2]_inst/O
                         net (fo=4, routed)           0.420     0.719    DUTY_IBUF[2]
    SLICE_X112Y88        LUT4 (Prop_lut4_I3_O)        0.048     0.767 r  duty_threshold[4]_i_3/O
                         net (fo=1, routed)           0.000     0.767    p_1_in[4]
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.906     2.273    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[4]/C

Slack:                    inf
  Source:                 DUTY[2]
                            (input port)
  Destination:            duty_threshold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.344ns (44.774%)  route 0.424ns (55.226%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DUTY[2] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  DUTY_IBUF[2]_inst/O
                         net (fo=4, routed)           0.424     0.723    DUTY_IBUF[2]
    SLICE_X112Y88        LUT3 (Prop_lut3_I2_O)        0.045     0.768 r  duty_threshold[2]_i_1/O
                         net (fo=1, routed)           0.000     0.768    duty_threshold[2]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.906     2.273    CLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[2]/C

Slack:                    inf
  Source:                 DUTY[2]
                            (input port)
  Destination:            duty_threshold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.347ns (44.989%)  route 0.424ns (55.011%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DUTY[2] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  DUTY_IBUF[2]_inst/O
                         net (fo=4, routed)           0.424     0.723    DUTY_IBUF[2]
    SLICE_X112Y88        LUT4 (Prop_lut4_I2_O)        0.048     0.771 r  duty_threshold[3]_i_1/O
                         net (fo=1, routed)           0.000     0.771    p_1_in[3]
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.906     2.273    CLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[3]/C

Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.281ns (27.176%)  route 0.752ns (72.824%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  DUTY_IBUF[0]_inst/O
                         net (fo=6, routed)           0.752     0.987    DUTY_IBUF[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.045     1.032 r  duty_threshold[1]_i_1/O
                         net (fo=1, routed)           0.000     1.032    p_1_in[1]
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.906     2.273    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[1]/C

Slack:                    inf
  Source:                 DUTY[2]
                            (input port)
  Destination:            duty_threshold_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.344ns (32.861%)  route 0.702ns (67.139%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DUTY[2] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  DUTY_IBUF[2]_inst/O
                         net (fo=4, routed)           0.527     0.826    DUTY_IBUF[2]
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.045     0.871 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.175     1.046    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.906     2.273    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[0]/C

Slack:                    inf
  Source:                 DUTY[2]
                            (input port)
  Destination:            duty_threshold_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.344ns (32.861%)  route 0.702ns (67.139%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DUTY[2] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  DUTY_IBUF[2]_inst/O
                         net (fo=4, routed)           0.527     0.826    DUTY_IBUF[2]
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.045     0.871 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.175     1.046    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.906     2.273    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[1]/C

Slack:                    inf
  Source:                 DUTY[2]
                            (input port)
  Destination:            duty_threshold_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.344ns (32.861%)  route 0.702ns (67.139%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DUTY[2] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  DUTY_IBUF[2]_inst/O
                         net (fo=4, routed)           0.527     0.826    DUTY_IBUF[2]
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.045     0.871 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.175     1.046    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.906     2.273    CLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[2]/C

Slack:                    inf
  Source:                 DUTY[2]
                            (input port)
  Destination:            duty_threshold_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.344ns (32.861%)  route 0.702ns (67.139%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DUTY[2] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  DUTY_IBUF[2]_inst/O
                         net (fo=4, routed)           0.527     0.826    DUTY_IBUF[2]
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.045     0.871 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.175     1.046    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.906     2.273    CLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  duty_threshold_reg[3]/C

Slack:                    inf
  Source:                 DUTY[2]
                            (input port)
  Destination:            duty_threshold_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.344ns (32.861%)  route 0.702ns (67.139%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DUTY[2] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  DUTY_IBUF[2]_inst/O
                         net (fo=4, routed)           0.527     0.826    DUTY_IBUF[2]
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.045     0.871 r  duty_threshold[4]_i_1/O
                         net (fo=5, routed)           0.175     1.046    duty_threshold[4]_i_1_n_0
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.906     2.273    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[4]/C

Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.281ns (25.568%)  route 0.817ns (74.432%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  DUTY_IBUF[0]_inst/O
                         net (fo=6, routed)           0.817     1.052    DUTY_IBUF[0]
    SLICE_X112Y88        LUT1 (Prop_lut1_I0_O)        0.045     1.097 r  duty_threshold[0]_i_1/O
                         net (fo=1, routed)           0.000     1.097    p_1_in[0]
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.906     2.273    CLK_IBUF_BUFG
    SLICE_X112Y88        FDSE                                         r  duty_threshold_reg[0]/C





