<module name="SYSCTRL_ICONT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="IVAHD_REVISION" acronym="IVAHD_REVISION" offset="0x0" width="32" description="IP revision identifier (X.Y.R). Used by software to track features, bugs, and compatibility">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="TI Internal Data" description="IP revision" range="" rwaccess="R"/>
  </register>
  <register id="IVAHD_HWINFO" acronym="IVAHD_HWINFO" offset="0x4" width="32" description="Information about the IP module's hardware configuration.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECD3" width="1" begin="14" end="14" resetval="1" description="ECD3 available 0: ECD3 not present 1: ECD3 present" range="" rwaccess="R"/>
    <bitfield id="MC3" width="1" begin="13" end="13" resetval="1" description="MC3 available 0: MC3 not present 1: MC3 present" range="" rwaccess="R"/>
    <bitfield id="IPE3" width="1" begin="12" end="12" resetval="1" description="IPE3 available 0: IPE3 not present 1: IPE3 present" range="" rwaccess="R"/>
    <bitfield id="CALC3" width="1" begin="11" end="11" resetval="1" description="CALC3 available 0: CALC3 not present 1: CALC3 present" range="" rwaccess="R"/>
    <bitfield id="IME3" width="1" begin="10" end="10" resetval="1" description="IME3 available 0: IME3 not present 1: IME3 present" range="" rwaccess="R"/>
    <bitfield id="ILF3" width="1" begin="9" end="9" resetval="1" description="ILF3 available 0: ILF3 not present 1: ILF3 present" range="" rwaccess="R"/>
    <bitfield id="DMA_IVA" width="1" begin="8" end="8" resetval="1" description="DMA_IVA available 0: DMA_IVA not present 1: DMA_IVA present" range="" rwaccess="R"/>
    <bitfield id="ICONT2" width="1" begin="7" end="7" resetval="1" description="ICONT2 available 0: ICONT2 not present 1: ICONT2 present" range="" rwaccess="R"/>
    <bitfield id="ICONT1" width="1" begin="6" end="6" resetval="1" description="ICONT1 available 0: ICONT1 not present 1: ICONT1 present" range="" rwaccess="R"/>
    <bitfield id="SL2BANK" width="2" begin="5" end="4" resetval="0x3" description="" range="" rwaccess="R">
      <bitenum value="0" id="1bank" token="SL2BANK_0_r" description="1 memory bank"/>
      <bitenum value="1" id="2bank" token="SL2BANK_1_r" description="2 memory bank"/>
      <bitenum value="2" id="4bank" token="SL2BANK_2_r" description="4 memory bank"/>
      <bitenum value="3" id="8bank" token="SL2BANK_3_r" description="8 memory bank"/>
    </bitfield>
    <bitfield id="SL2SIZE" width="4" begin="3" end="0" resetval="0xA" description="Size of SL2 memory" range="" rwaccess="R">
      <bitenum value="1" id="16kB" token="SL2SIZE_1_r" description="16 KiB"/>
      <bitenum value="2" id="32kB" token="SL2SIZE_2_r" description="32 KiB"/>
      <bitenum value="3" id="48kB" token="SL2SIZE_3_r" description="48 KiB"/>
      <bitenum value="4" id="64kB" token="SL2SIZE_4_r" description="64 KiB"/>
      <bitenum value="5" id="96kB" token="SL2SIZE_5_r" description="96 KiB"/>
      <bitenum value="6" id="128kB" token="SL2SIZE_6_r" description="128 KiB"/>
      <bitenum value="7" id="160kB" token="SL2SIZE_7_r" description="160 KiB"/>
      <bitenum value="8" id="192kB" token="SL2SIZE_8_r" description="192 KiB"/>
      <bitenum value="9" id="224kB" token="SL2SIZE_9_r" description="224 KiB"/>
      <bitenum value="10" id="256_KiB" token="SL2SIZE_10_r" description="256 KiB"/>
      <bitenum value="11" id="320_KiB" token="SL2SIZE_11_r" description="320 KiB"/>
      <bitenum value="12" id="384_KiB" token="SL2SIZE_12_r" description="384 KiB"/>
      <bitenum value="13" id="448_KiB" token="SL2SIZE_13_r" description="448 KiB"/>
      <bitenum value="14" id="512_KiB" token="SL2SIZE_14_r" description="512 KiB"/>
    </bitfield>
  </register>
  <register id="IVAHD_SYSCONFIG" acronym="IVAHD_SYSCONFIG" offset="0x10" width="32" description="Clock management configuration">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STANDBYMODE" width="2" begin="5" end="4" resetval="0x2" description="Configuration of the local initiator state management mode. By definition, initiator may generate read/write transaction as long as it is out of STANDBY state.0x0 and 0x3: Reserved enum=reserved1 ." range="" rwaccess="RW">
      <bitenum value="1" id="no" token="STANDBYMODE_1" description="No-standby mode: local initiator is unconditionally placed out of standby state. Backup mode, for debug only."/>
      <bitenum value="2" id="smart" token="STANDBYMODE_2" description="Smart-standby mode: local initiator standby status depends on local conditions, that is, the module's functional requirement from the initiator. IP module shall not generate (initiator-related) wakeup events."/>
    </bitfield>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management mode. By definition, target can handle read/write transaction as long as it is out of IDLE state.0x0 and 0x3: Reserved enum=reserved1 ." range="" rwaccess="RW">
      <bitenum value="1" id="no" token="IDLEMODE_1" description="No-idle mode: local target never enters idle state. Backup mode, for debug only."/>
      <bitenum value="2" id="smart" token="IDLEMODE_2" description="Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module shall not generate (IRQ- or DMA-request-related) wakeup events."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="IVAHD_IRQSTATUS_RAW" acronym="IVAHD_IRQSTATUS_RAW" offset="0x24" width="32" description="Per-event raw interrupt status vector. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYSCTRL_CLKERR" width="1" begin="0" end="0" resetval="0" description="Settable raw status for Clock Programming Error event" range="" rwaccess="RW">
      <bitenum value="0" id="noevent" token="SYSCTRL_CLKERR_0_w" description="No action"/>
      <bitenum value="0" id="pending" token="SYSCTRL_CLKERR_0_r" description="No event pending"/>
      <bitenum value="1" id="set" token="SYSCTRL_CLKERR_1_r" description="Event pending"/>
      <bitenum value="1" id="Set_event_(debug)" token="SYSCTRL_CLKERR_1_w" description="Set event (debug)"/>
    </bitfield>
  </register>
  <register id="IVAHD_IRQSTATUS" acronym="IVAHD_IRQSTATUS" offset="0x28" width="32" description="Per-event 'enabled' interrupt status vector, line 0. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYSCTRL_CLKERR" width="1" begin="0" end="0" resetval="0" description="Clearable, enabled status for Clock Programming Error event" range="" rwaccess="RW">
      <bitenum value="0" id="noevent" token="SYSCTRL_CLKERR_0_w" description="No action"/>
      <bitenum value="0" id="pending" token="SYSCTRL_CLKERR_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="clear" token="SYSCTRL_CLKERR_1_r" description="Event pending"/>
      <bitenum value="1" id="Clear_(raw)_event" token="SYSCTRL_CLKERR_1_w" description="Clear (raw) event"/>
    </bitfield>
  </register>
  <register id="IVAHD_IRQENABLE_SET" acronym="IVAHD_IRQENABLE_SET" offset="0x2C" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYSCTRL_CLKERR" width="1" begin="0" end="0" resetval="0" description="Clock Programing Error" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SYSCTRL_CLKERR_0_w" description="No action"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SYSCTRL_CLKERR_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="enabled" token="SYSCTRL_CLKERR_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="Enable_interrupt" token="SYSCTRL_CLKERR_1_w" description="Enable interrupt"/>
    </bitfield>
  </register>
  <register id="IVAHD_IRQENABLE_CLR" acronym="IVAHD_IRQENABLE_CLR" offset="0x30" width="32" description="Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYSCTRL_CLKERR" width="1" begin="0" end="0" resetval="0" description="Clock Programing Error" range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="SYSCTRL_CLKERR_0_w" description="No action"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SYSCTRL_CLKERR_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="enabled" token="SYSCTRL_CLKERR_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="Disable_interrupt" token="SYSCTRL_CLKERR_1_w" description="Disable interrupt"/>
    </bitfield>
  </register>
  <register id="IVAHD_SYNC_IRQSTATUS_RAW" acronym="IVAHD_SYNC_IRQSTATUS_RAW" offset="0x34" width="32" description="Per-event raw interrupt status vector. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_INPUT7_0" width="8" begin="7" end="0" resetval="0x00" description="Settable raw status for SYNC INPUT event. For each bit of the bit field: Read 0: No event pending Read 1: Event pending Write 0: No action Write 1: Set event (debug)" range="" rwaccess="RW"/>
  </register>
  <register id="IVAHD_SYNC_IRQSTATUS" acronym="IVAHD_SYNC_IRQSTATUS" offset="0x38" width="32" description="Per-event 'enabled' interrupt status vector, line 0. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_INPUT7_0" width="8" begin="7" end="0" resetval="0x00" description="Clearable, enabled status for SYNC INPUT event. For each bit of the bit field: Read 0: No (enabled) event pending Read 1: Event pending Write 0: No action Write 1: Clear (raw) event" range="" rwaccess="RW"/>
  </register>
  <register id="IVAHD_SYNC_IRQENABLE_SET" acronym="IVAHD_SYNC_IRQENABLE_SET" offset="0x3C" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_INPUT7_0" width="8" begin="7" end="0" resetval="0x00" description="Enable for interrupt event. For each bit of the bit field: Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 0: No action Write 1: Enable interrupt" range="" rwaccess="RW"/>
  </register>
  <register id="IVAHD_SYNC_IRQENABLE_CLR" acronym="IVAHD_SYNC_IRQENABLE_CLR" offset="0x40" width="32" description="Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_INPUT7_0" width="8" begin="7" end="0" resetval="0x00" description="Enable for interrupt event. For each bit of the bitfiled: Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 0: No action Write 1: Disable interrupt" range="" rwaccess="RW"/>
  </register>
  <register id="IVAHD_CLKCTRL" acronym="IVAHD_CLKCTRL" offset="0x50" width="32" description="IVA clock control register">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SMSET" width="1" begin="10" end="10" resetval="0" description="Clock control of SMSET 0: Exit idle state and start SMSET clock 1: Request SMSET to go to idle state and stop SMSET clock Note: Shutting down SMSET clock may hang system if software performs software instrumentation and/or access to its configuration port." range="" rwaccess="RW"/>
    <bitfield id="MSGIF" width="1" begin="9" end="9" resetval="0" description="Clock control of MSGIF 0: Exit idle state and start MSGIF clock 1: Request MSGIF to go to idle state and stop MSGIF clock" range="" rwaccess="RW"/>
    <bitfield id="ECD3" width="1" begin="8" end="8" resetval="0" description="Clock control of ECD3 0: Exit idle state and start ECD3 clock 1: Request ECD3 to go to idle state and stop ECD3 clock" range="" rwaccess="RW"/>
    <bitfield id="MC3" width="1" begin="7" end="7" resetval="0" description="Clock control of MC3 0: Exit idle state and start MC3 clock 1: Request MC3 to go to idle state and stop MC3 clock" range="" rwaccess="RW"/>
    <bitfield id="IPE3" width="1" begin="6" end="6" resetval="0" description="Clock control of IPE3 0: Exit idle state and start IPE3 clock 1: Request IME3 to go to idle state and stop IPE3 clock" range="" rwaccess="RW"/>
    <bitfield id="CALC3" width="1" begin="5" end="5" resetval="0" description="Clock control of CALC3 0: Exit idle state and start CALC3 clock 1: Request CALC3 to go to idle state and stop CALC3 clock" range="" rwaccess="RW"/>
    <bitfield id="ILF3" width="1" begin="4" end="4" resetval="0" description="Clock control of ILF3 0: Exit idle state and start ILF3 clock 1: Request ILF3 to go to idle state and stop ILF3 clock" range="" rwaccess="RW"/>
    <bitfield id="IME3" width="1" begin="3" end="3" resetval="0" description="Clock control of IME3 0: Exit idle state and start IME3 clock 1: Request IME3 to go to idle state and stop IME3 clock" range="" rwaccess="RW"/>
    <bitfield id="DMA_IVA" width="1" begin="2" end="2" resetval="0" description="Clock control of DMA_IVA 0: Exit idle state and start DMA_IVA clock 1: Request DMA_IVA to go to idle state and stop DMA_IVA clock" range="" rwaccess="RW"/>
    <bitfield id="ICONT2" width="1" begin="1" end="1" resetval="0" description="Clock control of ICONT2 0: Exit idle state and start ICONT2 clock 1: Request ICONT2 to go to idle state and stop ICONT2 clock" range="" rwaccess="RW"/>
    <bitfield id="ICONT1" width="1" begin="0" end="0" resetval="0" description="Clock control of ICONT1 0: Exit idle state and start ICONT1 clock 1: Request ICONT1 to go to idle state and stop ICONT1 clock" range="" rwaccess="RW"/>
  </register>
  <register id="IVAHD_CLKST" acronym="IVAHD_CLKST" offset="0x54" width="32" description="IVA clock status register">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SMSET" width="1" begin="10" end="10" resetval="0" description="Clock status of SMSET 1: SMSET clock is active 0: SMSET clock is idled" range="" rwaccess="R"/>
    <bitfield id="MSGIF" width="1" begin="9" end="9" resetval="0" description="Clock status of MSGIF 1: MSGIF clock is active 0: MSGIF clock is idled" range="" rwaccess="R"/>
    <bitfield id="ECD3" width="1" begin="8" end="8" resetval="0" description="Clock status of ECD3 1: ECD3 clock is active 0: ECD3 clock is idled" range="" rwaccess="R"/>
    <bitfield id="MC3" width="1" begin="7" end="7" resetval="0" description="Clock status of MC3 1: MC3 clock is active 0: MC3 clock is idled" range="" rwaccess="R"/>
    <bitfield id="IPE3" width="1" begin="6" end="6" resetval="0" description="Clock status of IPE3 1: IPE3 clock is active 0: IPE3 clock is idled" range="" rwaccess="R"/>
    <bitfield id="CALC3" width="1" begin="5" end="5" resetval="0" description="Clock status of CALC3 1: CALC3 clock is active 0: CALC3 clock is idled" range="" rwaccess="R"/>
    <bitfield id="ILF3" width="1" begin="4" end="4" resetval="0" description="Clock status of ILF3 1: ILF3 clock is active 0: ILF3 clock is idled" range="" rwaccess="R"/>
    <bitfield id="IME3" width="1" begin="3" end="3" resetval="0" description="Clock status of IME3 1: IME3 clock is active 0: IME3 clock is idled" range="" rwaccess="R"/>
    <bitfield id="DMA_IVA" width="1" begin="2" end="2" resetval="0" description="Clock status of DMA_IVA 1: DMA_IVA clock is active 0: DMA_IVA clock is idled" range="" rwaccess="R"/>
    <bitfield id="ICONT2" width="1" begin="1" end="1" resetval="0" description="Clock status of ICONT2 1: ICONT2 clock is active 0: ICONT2 clock is idled" range="" rwaccess="R"/>
    <bitfield id="ICONT1" width="1" begin="0" end="0" resetval="0" description="Clock status of ICONT1 1: ICONT1 clock is active 0: ICONT1 clock is idled" range="" rwaccess="R"/>
  </register>
  <register id="IVAHD_STDBYST" acronym="IVAHD_STDBYST" offset="0x58" width="32" description="IVA STANDBY status">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMA_IVA" width="1" begin="2" end="2" resetval="1" description="DMA_IVA Standby status 0: module is not in Standby 1: module is in Standby" range="" rwaccess="R"/>
    <bitfield id="ICONT2" width="1" begin="1" end="1" resetval="1" description="ICONT2 Standby status 0: module is not in Standby 1: module is in Standby" range="" rwaccess="R"/>
    <bitfield id="ICONT1" width="1" begin="0" end="0" resetval="1" description="ICONT1 Standby status 0: module is not in Standby 1: module is in Standby" range="" rwaccess="R"/>
  </register>
</module>
