{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592495306719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592495306719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 12:48:26 2020 " "Processing started: Thu Jun 18 12:48:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592495306719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495306719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rede -c rede " "Command: quartus_map --read_settings_files=on --write_settings_files=off rede -c rede" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495306719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592495307160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592495307160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/rede_h/rede.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/rede_h/rede.v" { { "Info" "ISGN_ENTITY_NAME" "1 rede " "Found entity 1: rede" {  } { { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495315299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495315299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DIV div ula_fx.v(5) " "Verilog HDL Declaration information at ula_fx.v(5): object \"DIV\" differs only in case from object \"div\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592495315302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MOD mod ula_fx.v(9) " "Verilog HDL Declaration information at ula_fx.v(9): object \"MOD\" differs only in case from object \"mod\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592495315302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADD add ula_fx.v(10) " "Verilog HDL Declaration information at ula_fx.v(10): object \"ADD\" differs only in case from object \"add\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592495315302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MLT mlt ula_fx.v(11) " "Verilog HDL Declaration information at ula_fx.v(11): object \"MLT\" differs only in case from object \"mlt\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592495315302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INV inv ula_fx.v(16) " "Verilog HDL Declaration information at ula_fx.v(16): object \"INV\" differs only in case from object \"inv\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592495315302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHR shr ula_fx.v(18) " "Verilog HDL Declaration information at ula_fx.v(18): object \"SHR\" differs only in case from object \"shr\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592495315302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHL shl ula_fx.v(20) " "Verilog HDL Declaration information at ula_fx.v(20): object \"SHL\" differs only in case from object \"shl\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592495315302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SRS srs ula_fx.v(21) " "Verilog HDL Declaration information at ula_fx.v(21): object \"SRS\" differs only in case from object \"srs\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592495315302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NRM nrm ula_fx.v(22) " "Verilog HDL Declaration information at ula_fx.v(22): object \"NRM\" differs only in case from object \"nrm\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592495315302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LES les ula_fx.v(12) " "Verilog HDL Declaration information at ula_fx.v(12): object \"LES\" differs only in case from object \"les\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592495315302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GRE gre ula_fx.v(8) " "Verilog HDL Declaration information at ula_fx.v(8): object \"GRE\" differs only in case from object \"gre\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592495315302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EQU equ ula_fx.v(13) " "Verilog HDL Declaration information at ula_fx.v(13): object \"EQU\" differs only in case from object \"equ\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592495315302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LIN lin ula_fx.v(17) " "Verilog HDL Declaration information at ula_fx.v(17): object \"LIN\" differs only in case from object \"lin\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592495315302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LAN lan ula_fx.v(15) " "Verilog HDL Declaration information at ula_fx.v(15): object \"LAN\" differs only in case from object \"lan\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592495315302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOR lor ula_fx.v(7) " "Verilog HDL Declaration information at ula_fx.v(7): object \"LOR\" differs only in case from object \"lor\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592495315302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/ula_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/ula_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_fx " "Found entity 1: ula_fx" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495315303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495315303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/stack_pointer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/stack_pointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack_pointer " "Found entity 1: stack_pointer" {  } { { "../Proc_IP/stack_pointer.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/stack_pointer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495315305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495315305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "../Proc_IP/stack.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495315365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495315365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../Proc_IP/reg_file.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495315377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495315377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/proc_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/proc_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_fx " "Found entity 1: proc_fx" {  } { { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495315380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495315380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/prefetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 prefetch " "Found entity 1: prefetch" {  } { { "../Proc_IP/prefetch.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/prefetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495315382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495315382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../Proc_IP/pc.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495315385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495315385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/positivo_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/positivo_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 positivo_fx " "Found entity 1: positivo_fx" {  } { { "../Proc_IP/positivo_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/positivo_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495315393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495315393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/mem_instr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/mem_instr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_instr " "Found entity 1: mem_instr" {  } { { "../Proc_IP/mem_instr.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/mem_instr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495315396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495315396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/mem_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/mem_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_data " "Found entity 1: mem_data" {  } { { "../Proc_IP/mem_data.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/mem_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495315404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495315404 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_dec_fx.v(318) " "Verilog HDL warning at instr_dec_fx.v(318): extended using \"x\" or \"z\"" {  } { { "../Proc_IP/instr_dec_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/instr_dec_fx.v" 318 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1592495315412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/instr_dec_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/instr_dec_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_dec_fx " "Found entity 1: instr_dec_fx" {  } { { "../Proc_IP/instr_dec_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/instr_dec_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495315413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495315413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/core_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/core_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_fx " "Found entity 1: core_fx" {  } { { "../Proc_IP/core_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495315416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495315416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/addr_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/addr_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_dec " "Found entity 1: addr_dec" {  } { { "../Proc_IP/addr_dec.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/addr_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495315419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495315419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/rede_h/rede_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/rede_h/rede_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rede_tb " "Found entity 1: rede_tb" {  } { { "../rede_H/rede_tb.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495315437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495315437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rede " "Elaborating entity \"rede\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592495315699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_fx proc_fx:p_rede " "Elaborating entity \"proc_fx\" for hierarchy \"proc_fx:p_rede\"" {  } { { "../rede_H/rede.v" "p_rede" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495315772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_fx proc_fx:p_rede\|core_fx:core " "Elaborating entity \"core_fx\" for hierarchy \"proc_fx:p_rede\|core_fx:core\"" {  } { { "../Proc_IP/proc_fx.v" "core" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495315795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc proc_fx:p_rede\|core_fx:core\|pc:pc " "Elaborating entity \"pc\" for hierarchy \"proc_fx:p_rede\|core_fx:core\|pc:pc\"" {  } { { "../Proc_IP/core_fx.v" "pc" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495315839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prefetch proc_fx:p_rede\|core_fx:core\|prefetch:pf " "Elaborating entity \"prefetch\" for hierarchy \"proc_fx:p_rede\|core_fx:core\|prefetch:pf\"" {  } { { "../Proc_IP/core_fx.v" "pf" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495315853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_dec_fx proc_fx:p_rede\|core_fx:core\|instr_dec_fx:id " "Elaborating entity \"instr_dec_fx\" for hierarchy \"proc_fx:p_rede\|core_fx:core\|instr_dec_fx:id\"" {  } { { "../Proc_IP/core_fx.v" "id" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495315868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_pointer proc_fx:p_rede\|core_fx:core\|stack_pointer:sp " "Elaborating entity \"stack_pointer\" for hierarchy \"proc_fx:p_rede\|core_fx:core\|stack_pointer:sp\"" {  } { { "../Proc_IP/core_fx.v" "sp" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495315913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_fx proc_fx:p_rede\|core_fx:core\|ula_fx:ula " "Elaborating entity \"ula_fx\" for hierarchy \"proc_fx:p_rede\|core_fx:core\|ula_fx:ula\"" {  } { { "../Proc_IP/core_fx.v" "ula" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495315928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positivo_fx proc_fx:p_rede\|core_fx:core\|positivo_fx:positivo_fx " "Elaborating entity \"positivo_fx\" for hierarchy \"proc_fx:p_rede\|core_fx:core\|positivo_fx:positivo_fx\"" {  } { { "../Proc_IP/core_fx.v" "positivo_fx" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495315957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file proc_fx:p_rede\|core_fx:core\|reg_file:regf " "Elaborating entity \"reg_file\" for hierarchy \"proc_fx:p_rede\|core_fx:core\|reg_file:regf\"" {  } { { "../Proc_IP/core_fx.v" "regf" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495316009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_instr proc_fx:p_rede\|mem_instr:minstr " "Elaborating entity \"mem_instr\" for hierarchy \"proc_fx:p_rede\|mem_instr:minstr\"" {  } { { "../Proc_IP/proc_fx.v" "minstr" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495316035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_data proc_fx:p_rede\|mem_data:mdata " "Elaborating entity \"mem_data\" for hierarchy \"proc_fx:p_rede\|mem_data:mdata\"" {  } { { "../Proc_IP/proc_fx.v" "mdata" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495316076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_dec addr_dec:dec_in " "Elaborating entity \"addr_dec\" for hierarchy \"addr_dec:dec_in\"" {  } { { "../rede_H/rede.v" "dec_in" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495367797 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "proc_fx:p_rede\|core_fx:core\|instr_dec_fx:id\|Ram0 " "RAM logic \"proc_fx:p_rede\|core_fx:core\|instr_dec_fx:id\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../Proc_IP/instr_dec_fx.v" "Ram0" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/instr_dec_fx.v" 34 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1592495368560 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1592495368560 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/rede.rom0_instr_dec_fx_99677f12.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/rede.rom0_instr_dec_fx_99677f12.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1592495368578 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "proc_fx:p_rede\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"proc_fx:p_rede\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 31 " "Parameter WIDTH_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32921 " "Parameter NUMWORDS_A set to 32921" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 31 " "Parameter WIDTH_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32921 " "Parameter NUMWORDS_B set to 32921" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede.ram0_mem_data_b31d0f14.hdl.mif " "Parameter INIT_FILE set to db/rede.ram0_mem_data_b31d0f14.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "proc_fx:p_rede\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"proc_fx:p_rede\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 421 " "Parameter NUMWORDS_A set to 421" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede.ram0_mem_instr_5d53fbb4.hdl.mif " "Parameter INIT_FILE set to db/rede.ram0_mem_instr_5d53fbb4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592495368667 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1592495368667 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1592495368667 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|Mult0\"" {  } { { "../Proc_IP/ula_fx.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592495368668 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1592495368668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495368918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"proc_fx:p_rede\|mem_data:mdata\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 31 " "Parameter \"WIDTH_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32921 " "Parameter \"NUMWORDS_A\" = \"32921\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 31 " "Parameter \"WIDTH_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32921 " "Parameter \"NUMWORDS_B\" = \"32921\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/rede.ram0_mem_data_b31d0f14.hdl.mif " "Parameter \"INIT_FILE\" = \"db/rede.ram0_mem_data_b31d0f14.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495368918 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592495368918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jkl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jkl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jkl1 " "Found entity 1: altsyncram_jkl1" {  } { { "db/altsyncram_jkl1.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/altsyncram_jkl1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495368982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495368982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hsa " "Found entity 1: decode_hsa" {  } { { "db/decode_hsa.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/decode_hsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495369785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495369785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dob " "Found entity 1: mux_dob" {  } { { "db/mux_dob.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/mux_dob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495369885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495369885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_fx:p_rede\|mem_instr:minstr\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"proc_fx:p_rede\|mem_instr:minstr\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495369970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_fx:p_rede\|mem_instr:minstr\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"proc_fx:p_rede\|mem_instr:minstr\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495369970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495369970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495369970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 421 " "Parameter \"NUMWORDS_A\" = \"421\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495369970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495369970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495369970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495369970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495369970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495369970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/rede.ram0_mem_instr_5d53fbb4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/rede.ram0_mem_instr_5d53fbb4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495369970 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592495369970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jt61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jt61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jt61 " "Found entity 1: altsyncram_jt61" {  } { { "db/altsyncram_jt61.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/altsyncram_jt61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495370017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495370017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0\"" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495370102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0 " "Instantiated megafunction \"proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495370102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495370102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 62 " "Parameter \"LPM_WIDTHP\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495370102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 62 " "Parameter \"LPM_WIDTHR\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495370102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495370102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495370102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495370102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495370102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592495370102 ""}  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592495370102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/mult_p5t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592495370147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495370147 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0\|mult_p5t:auto_generated\|mac_mult7 " "Synthesized away node \"proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0\|mult_p5t:auto_generated\|mac_mult7\"" {  } { { "db/mult_p5t.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/mult_p5t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 54 -1 0 } } { "../Proc_IP/core_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 135 0 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v" 99 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592495370203 "|rede|proc_fx:p_rede|core_fx:core|ula_fx:ula|lpm_mult:Mult0|mult_p5t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0\|mult_p5t:auto_generated\|mac_out8 " "Synthesized away node \"proc_fx:p_rede\|core_fx:core\|ula_fx:ula\|lpm_mult:Mult0\|mult_p5t:auto_generated\|mac_out8\"" {  } { { "db/mult_p5t.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/mult_p5t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 54 -1 0 } } { "../Proc_IP/core_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 135 0 0 } } { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v" 99 0 0 } } { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592495370203 "|rede|proc_fx:p_rede|core_fx:core|ula_fx:ula|lpm_mult:Mult0|mult_p5t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1592495370203 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1592495370203 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "78 " "Ignored 78 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "78 " "Ignored 78 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1592495370477 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1592495370477 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Proc_IP/stack_pointer.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/stack_pointer.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592495370477 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592495370477 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592495370906 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/output_files/rede.map.smsg " "Generated suppressed messages file C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/output_files/rede.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495371860 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592495372156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592495372156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "838 " "Implemented 838 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592495372343 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592495372343 ""} { "Info" "ICUT_CUT_TM_LCELLS" "583 " "Implemented 583 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592495372343 ""} { "Info" "ICUT_CUT_TM_RAMS" "177 " "Implemented 177 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1592495372343 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1592495372343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592495372343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592495372396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 12:49:32 2020 " "Processing ended: Thu Jun 18 12:49:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592495372396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592495372396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592495372396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592495372396 ""}
