###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        91275   # Number of WRITE/WRITEP commands
num_reads_done                 =       722136   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       567662   # Number of read row buffer hits
num_read_cmds                  =       722134   # Number of READ/READP commands
num_writes_done                =        91275   # Number of read requests issued
num_write_row_hits             =        54134   # Number of write row buffer hits
num_act_cmds                   =       192378   # Number of ACT commands
num_pre_cmds                   =       192347   # Number of PRE commands
num_ondemand_pres              =       169070   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9380961   # Cyles of rank active rank.0
rank_active_cycles.1           =      9029417   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       619039   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       970583   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       764686   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9320   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3789   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3293   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1516   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1832   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2940   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2730   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1046   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1322   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20937   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =           55   # Write cmd latency (cycles)
write_latency[40-59]           =           45   # Write cmd latency (cycles)
write_latency[60-79]           =          156   # Write cmd latency (cycles)
write_latency[80-99]           =          335   # Write cmd latency (cycles)
write_latency[100-119]         =          580   # Write cmd latency (cycles)
write_latency[120-139]         =         1128   # Write cmd latency (cycles)
write_latency[140-159]         =         1578   # Write cmd latency (cycles)
write_latency[160-179]         =         2239   # Write cmd latency (cycles)
write_latency[180-199]         =         3091   # Write cmd latency (cycles)
write_latency[200-]            =        82056   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       274494   # Read request latency (cycles)
read_latency[40-59]            =        90145   # Read request latency (cycles)
read_latency[60-79]            =       102008   # Read request latency (cycles)
read_latency[80-99]            =        45248   # Read request latency (cycles)
read_latency[100-119]          =        34108   # Read request latency (cycles)
read_latency[120-139]          =        26924   # Read request latency (cycles)
read_latency[140-159]          =        18532   # Read request latency (cycles)
read_latency[160-179]          =        14304   # Read request latency (cycles)
read_latency[180-199]          =        11735   # Read request latency (cycles)
read_latency[200-]             =       104636   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.55645e+08   # Write energy
read_energy                    =  2.91164e+09   # Read energy
act_energy                     =  5.26346e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.97139e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.6588e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85372e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63436e+09   # Active standby energy rank.1
average_read_latency           =      120.642   # Average read request latency (cycles)
average_interarrival           =      12.2938   # Average request interarrival latency (cycles)
total_energy                   =  1.68494e+10   # Total energy (pJ)
average_power                  =      1684.94   # Average power (mW)
average_bandwidth              =      6.94111   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        88034   # Number of WRITE/WRITEP commands
num_reads_done                 =       752067   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       577152   # Number of read row buffer hits
num_read_cmds                  =       752063   # Number of READ/READP commands
num_writes_done                =        88034   # Number of read requests issued
num_write_row_hits             =        54867   # Number of write row buffer hits
num_act_cmds                   =       208971   # Number of ACT commands
num_pre_cmds                   =       208942   # Number of PRE commands
num_ondemand_pres              =       186343   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9246411   # Cyles of rank active rank.0
rank_active_cycles.1           =      9145029   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       753589   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       854971   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       792253   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8695   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3814   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3199   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1497   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1778   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2990   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2688   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1052   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1328   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20807   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           46   # Write cmd latency (cycles)
write_latency[40-59]           =           37   # Write cmd latency (cycles)
write_latency[60-79]           =          133   # Write cmd latency (cycles)
write_latency[80-99]           =          247   # Write cmd latency (cycles)
write_latency[100-119]         =          393   # Write cmd latency (cycles)
write_latency[120-139]         =          804   # Write cmd latency (cycles)
write_latency[140-159]         =         1089   # Write cmd latency (cycles)
write_latency[160-179]         =         1658   # Write cmd latency (cycles)
write_latency[180-199]         =         2118   # Write cmd latency (cycles)
write_latency[200-]            =        81505   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       271436   # Read request latency (cycles)
read_latency[40-59]            =        90036   # Read request latency (cycles)
read_latency[60-79]            =       105382   # Read request latency (cycles)
read_latency[80-99]            =        48908   # Read request latency (cycles)
read_latency[100-119]          =        36570   # Read request latency (cycles)
read_latency[120-139]          =        30186   # Read request latency (cycles)
read_latency[140-159]          =        20487   # Read request latency (cycles)
read_latency[160-179]          =        16518   # Read request latency (cycles)
read_latency[180-199]          =        13654   # Read request latency (cycles)
read_latency[200-]             =       118887   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.39466e+08   # Write energy
read_energy                    =  3.03232e+09   # Read energy
act_energy                     =  5.71745e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.61723e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.10386e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.76976e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7065e+09   # Active standby energy rank.1
average_read_latency           =      130.945   # Average read request latency (cycles)
average_interarrival           =      11.9032   # Average request interarrival latency (cycles)
total_energy                   =  1.69965e+10   # Total energy (pJ)
average_power                  =      1699.65   # Average power (mW)
average_bandwidth              =      7.16886   # Average bandwidth
