///////////////////////////////////////////////////////////////////////////////
//  Copyright (c) 1995/2020 Xilinx, Inc.
//  All Right Reserved.
///////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /     Vendor      : Xilinx
// \   \   \/      Version     : 2020.2
//  \   \          Description : Xilinx Unified Simulation Library Component
//  /   /                        HBM_IO_CHNL
// /___/   /\      Filename    : HBM_IO_CHNL.v
// \   \  /  \
//  \___\/\___\
//
///////////////////////////////////////////////////////////////////////////////
//  Revision:
//
//  End Revision:
///////////////////////////////////////////////////////////////////////////////

`timescale 1 ps / 1 ps

`celldefine

module HBM_IO_CHNL #(
`ifdef XIL_TIMING
  parameter LOC = "UNPLACED",
`endif
  parameter SIM_MODEL_TYPE = "RTL"
)(
  output [3:0] HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT,
  output [3:0] HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT1,
  output [3:0] HBM_IO_CHNL_CORE_IOB2C4_DW_RDQST_MONOUT,
  output [3:0] HBM_IO_CHNL_CORE_IOB2C4_DW_RDQS_MONOUT,
  output [3:0] HBM_IO_CHNL_CORE_IOB2C4_DW_WDQST_MONOUT,
  output [3:0] HBM_IO_CHNL_CORE_IOB2C4_DW_WDQS_MONOUT,
  output [1:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_AERR,
  output [5:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_CK,
  output [35:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_RC,
  output [31:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DBI,
  output [7:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DERR,
  output [31:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DM,
  output [255:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DQ,
  output [7:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_PAR,
  output [15:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_RD,
  output [7:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQSC,
  output [7:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQST,
  output [3:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_STB,
  output [3:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC,

  inout HBM_IO_CHNL_CORE_HBM_AERR_PAD,
  inout HBM_IO_CHNL_CORE_HBM_CKE_PAD,
  inout HBM_IO_CHNL_CORE_HBM_CK_C_PAD,
  inout HBM_IO_CHNL_CORE_HBM_CK_T_PAD,
  inout HBM_IO_CHNL_CORE_HBM_C_PAD_0,
  inout HBM_IO_CHNL_CORE_HBM_C_PAD_1,
  inout HBM_IO_CHNL_CORE_HBM_C_PAD_2,
  inout HBM_IO_CHNL_CORE_HBM_C_PAD_3,
  inout HBM_IO_CHNL_CORE_HBM_C_PAD_4,
  inout HBM_IO_CHNL_CORE_HBM_C_PAD_5,
  inout HBM_IO_CHNL_CORE_HBM_C_PAD_6,
  inout HBM_IO_CHNL_CORE_HBM_C_PAD_7,
  inout HBM_IO_CHNL_CORE_HBM_C_PAD_8,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_0,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_1,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_10,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_11,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_12,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_13,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_14,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_15,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_2,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_3,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_4,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_5,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_6,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_7,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_8,
  inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_9,
  inout HBM_IO_CHNL_CORE_HBM_DERR_PAD_0,
  inout HBM_IO_CHNL_CORE_HBM_DERR_PAD_1,
  inout HBM_IO_CHNL_CORE_HBM_DERR_PAD_2,
  inout HBM_IO_CHNL_CORE_HBM_DERR_PAD_3,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_0,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_1,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_10,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_11,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_12,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_13,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_14,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_15,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_2,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_3,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_4,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_5,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_6,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_7,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_8,
  inout HBM_IO_CHNL_CORE_HBM_DM_PAD_9,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_0,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_1,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_10,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_100,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_101,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_102,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_103,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_104,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_105,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_106,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_107,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_108,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_109,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_11,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_110,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_111,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_112,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_113,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_114,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_115,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_116,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_117,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_118,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_119,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_12,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_120,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_121,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_122,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_123,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_124,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_125,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_126,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_127,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_13,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_14,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_15,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_16,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_17,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_18,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_19,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_2,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_20,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_21,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_22,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_23,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_24,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_25,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_26,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_27,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_28,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_29,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_3,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_30,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_31,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_32,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_33,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_34,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_35,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_36,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_37,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_38,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_39,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_4,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_40,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_41,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_42,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_43,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_44,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_45,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_46,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_47,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_48,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_49,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_5,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_50,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_51,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_52,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_53,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_54,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_55,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_56,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_57,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_58,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_59,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_6,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_60,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_61,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_62,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_63,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_64,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_65,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_66,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_67,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_68,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_69,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_7,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_70,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_71,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_72,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_73,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_74,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_75,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_76,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_77,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_78,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_79,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_8,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_80,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_81,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_82,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_83,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_84,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_85,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_86,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_87,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_88,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_89,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_9,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_90,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_91,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_92,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_93,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_94,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_95,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_96,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_97,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_98,
  inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_99,
  inout HBM_IO_CHNL_CORE_HBM_PAR_PAD_0,
  inout HBM_IO_CHNL_CORE_HBM_PAR_PAD_1,
  inout HBM_IO_CHNL_CORE_HBM_PAR_PAD_2,
  inout HBM_IO_CHNL_CORE_HBM_PAR_PAD_3,
  inout HBM_IO_CHNL_CORE_HBM_RC_PAD,
  inout HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_0,
  inout HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_1,
  inout HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_2,
  inout HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_3,
  inout HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_0,
  inout HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_1,
  inout HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_2,
  inout HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_3,
  inout HBM_IO_CHNL_CORE_HBM_RD_PAD_0,
  inout HBM_IO_CHNL_CORE_HBM_RD_PAD_1,
  inout HBM_IO_CHNL_CORE_HBM_RD_PAD_2,
  inout HBM_IO_CHNL_CORE_HBM_RD_PAD_3,
  inout HBM_IO_CHNL_CORE_HBM_RD_PAD_4,
  inout HBM_IO_CHNL_CORE_HBM_RD_PAD_5,
  inout HBM_IO_CHNL_CORE_HBM_RD_PAD_6,
  inout HBM_IO_CHNL_CORE_HBM_RD_PAD_7,
  inout HBM_IO_CHNL_CORE_HBM_RR_PAD,
  inout HBM_IO_CHNL_CORE_HBM_R_PAD_0,
  inout HBM_IO_CHNL_CORE_HBM_R_PAD_1,
  inout HBM_IO_CHNL_CORE_HBM_R_PAD_2,
  inout HBM_IO_CHNL_CORE_HBM_R_PAD_3,
  inout HBM_IO_CHNL_CORE_HBM_R_PAD_4,
  inout HBM_IO_CHNL_CORE_HBM_R_PAD_5,
  inout HBM_IO_CHNL_CORE_HBM_R_PAD_6,
  inout HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_0,
  inout HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_1,
  inout HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_2,
  inout HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_3,
  inout HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_0,
  inout HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_1,
  inout HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_2,
  inout HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_3,

  input [4:0] HBM_IO_CHNL_CORE_HBM_HS_TX_CLKB,
  input [4:0] HBM_IO_CHNL_CORE_HBM_HS_TX_CLKDIV2_B,
  input [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PD_EN,
  input [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PU_EN,
  input [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_SLICE_EN,
  input [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_0,
  input [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_1,
  input [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_2,
  input [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_3,
  input [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_0,
  input [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_1,
  input [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_2,
  input [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_3,
  input [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_0,
  input [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_1,
  input [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_2,
  input [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_3,
  input HBM_IO_CHNL_CORE_MIDSTCK2IOB_PBIAS,
  input HBM_IO_CHNL_CORE_MIDSTCK2IOB_VREF,
  input [39:0] HBM_IO_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN,
  input [3:0] HBM_IO_CHNL_CORE_PHY2DLL_DQSC_LD,
  input [39:0] HBM_IO_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN,
  input [3:0] HBM_IO_CHNL_CORE_PHY2DLL_DQST_LD,
  input [47:0] HBM_IO_CHNL_CORE_PHY2DLL_MC_FDLY,
  input [1:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_AER_TSTATE,
  input [1:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_CK_TSTATE,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_DCC_SEL,
  input HBM_IO_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN,
  input [2:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N,
  input HBM_IO_CHNL_CORE_PHY2IOB_AW_LPBK_EN,
  input [5:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_MC_FDLY,
  input HBM_IO_CHNL_CORE_PHY2IOB_AW_RST_N,
  input [17:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN,
  input [21:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LATENIN,
  input HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN,
  input [15:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL,
  input [1:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB,
  input [1:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_TSTATE,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN,
  input [1:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN,
  input [21:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_LATENIN,
  input [9:0] HBM_IO_CHNL_CORE_PHY2IOB_C_BUFFER_DIS,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_C,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_T,
  input [19:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_LPBK_EN,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RST_N,
  input [175:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS,
  input [15:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS,
  input [183:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LATENIN,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS,
  input [127:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_C,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_T,
  input [175:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS,
  input [15:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS,
  input [183:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_LATENIN,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS,
  input HBM_IO_CHNL_CORE_PHY2IOB_RX_AER_DIS,
  input [2:0] HBM_IO_CHNL_CORE_PHY2IOB_RX_CK_DIS,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_RX_WDQS_DIS,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_R_BUFFER_DIS,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_SPARE,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_C,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_T,
  input [1:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_AER,
  input HBM_IO_CHNL_CORE_PHY2IOB_TX_AER_DIS,
  input [17:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_C,
  input [1:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_CKC,
  input [1:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_CKE,
  input [1:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_CKT,
  input [2:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_CK_DIS,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_C,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_T,
  input [31:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DERR,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DER_TSTATE,
  input [31:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DM,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DM_TSTATE,
  input [255:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DQS,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DQSC,
  input [31:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE,
  input [13:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_R,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_RCX,
  input [15:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_RD,
  input [15:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_RD_TSTATE,
  input [3:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_DIS,
  input [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE,
  input [3:0] HBM_IO_CHNL_CORE_PHY2RDQSC_DW_LATENIN,
  input [3:0] HBM_IO_CHNL_CORE_PHY2RDQSC_LPBK_EN,
  input [3:0] HBM_IO_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS,
  input [3:0] HBM_IO_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS,
  input [3:0] HBM_IO_CHNL_CORE_PHY2RDQST_DW_LATENIN,
  input [3:0] HBM_IO_CHNL_CORE_PHY2RDQST_LPBK_EN,
  input [3:0] HBM_IO_CHNL_CORE_PHY2RDQST_RX_BUF_DIS,
  input [3:0] HBM_IO_CHNL_CORE_PHY2RDQST_TX_BUF_DIS,
  input [3:0] HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN,
  input [3:0] HBM_IO_CHNL_CORE_PHY2RDQS_TX_BYP_EN,
  input HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW,
  input [3:0] HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW,
  input HBM_IO_CHNL_CORE_POR_B_VCCO_AW,
  input [3:0] HBM_IO_CHNL_CORE_POR_B_VCCO_DW
);

// define constants
  localparam MODULE_NAME = "HBM_IO_CHNL";
  
  reg trig_attr;
// include dynamic registers - XILINX test only
`ifdef XIL_DR
  `include "HBM_IO_CHNL_dr.v"
`else
  reg [24:1] SIM_MODEL_TYPE_REG = SIM_MODEL_TYPE;
`endif

`ifdef XIL_XECLIB
reg glblGSR = 1'b0;
`else
tri0 glblGSR = glbl.GSR;
`endif

  wire [15:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_RD_out;
  wire [1:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_AERR_out;
  wire [255:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DQ_out;
  wire [31:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DBI_out;
  wire [31:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DM_out;
  wire [35:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_RC_out;
  wire [3:0] HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT1_out;
  wire [3:0] HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT_out;
  wire [3:0] HBM_IO_CHNL_CORE_IOB2C4_DW_RDQST_MONOUT_out;
  wire [3:0] HBM_IO_CHNL_CORE_IOB2C4_DW_RDQS_MONOUT_out;
  wire [3:0] HBM_IO_CHNL_CORE_IOB2C4_DW_WDQST_MONOUT_out;
  wire [3:0] HBM_IO_CHNL_CORE_IOB2C4_DW_WDQS_MONOUT_out;
  wire [3:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC_out;
  wire [3:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_STB_out;
  wire [5:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_CK_out;
  wire [7:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DERR_out;
  wire [7:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_PAR_out;
  wire [7:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQSC_out;
  wire [7:0] HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQST_out;

  wire HBM_IO_CHNL_CORE_MIDSTCK2IOB_PBIAS_in;
  wire HBM_IO_CHNL_CORE_MIDSTCK2IOB_VREF_in;
  wire HBM_IO_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN_in;
  wire HBM_IO_CHNL_CORE_PHY2IOB_AW_LPBK_EN_in;
  wire HBM_IO_CHNL_CORE_PHY2IOB_AW_RST_N_in;
  wire HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN_in;
  wire HBM_IO_CHNL_CORE_PHY2IOB_RX_AER_DIS_in;
  wire HBM_IO_CHNL_CORE_PHY2IOB_TX_AER_DIS_in;
  wire HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW_in;
  wire HBM_IO_CHNL_CORE_POR_B_VCCO_AW_in;
  wire [127:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL_in;
  wire [13:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_R_in;
  wire [15:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL_in;
  wire [15:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN_in;
  wire [15:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN_in;
  wire [15:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_RD_TSTATE_in;
  wire [15:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_RD_in;
  wire [175:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS_in;
  wire [175:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS_in;
  wire [17:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS_in;
  wire [17:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_C_in;
  wire [183:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LATENIN_in;
  wire [183:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_LATENIN_in;
  wire [19:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N_in;
  wire [1:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_AER_TSTATE_in;
  wire [1:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_CK_TSTATE_in;
  wire [1:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB_in;
  wire [1:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_TSTATE_in;
  wire [1:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN_in;
  wire [1:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_AER_in;
  wire [1:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_CKC_in;
  wire [1:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_CKE_in;
  wire [1:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_CKT_in;
  wire [21:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LATENIN_in;
  wire [21:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_LATENIN_in;
  wire [255:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ_in;
  wire [2:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N_in;
  wire [2:0] HBM_IO_CHNL_CORE_PHY2IOB_RX_CK_DIS_in;
  wire [2:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_CK_DIS_in;
  wire [31:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI_in;
  wire [31:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DM_in;
  wire [31:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE_in;
  wire [39:0] HBM_IO_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN_in;
  wire [39:0] HBM_IO_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2DLL_DQSC_LD_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2DLL_DQST_LD_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_C_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_T_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_LPBK_EN_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RST_N_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_C_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_T_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_RX_WDQS_DIS_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_RCX_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_DIS_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2RDQSC_DW_LATENIN_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2RDQSC_LPBK_EN_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2RDQST_DW_LATENIN_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2RDQST_LPBK_EN_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2RDQST_RX_BUF_DIS_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2RDQST_TX_BUF_DIS_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN_in;
  wire [3:0] HBM_IO_CHNL_CORE_PHY2RDQS_TX_BYP_EN_in;
  wire [3:0] HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_in;
  wire [3:0] HBM_IO_CHNL_CORE_POR_B_VCCO_DW_in;
  wire [47:0] HBM_IO_CHNL_CORE_PHY2DLL_MC_FDLY_in;
  wire [4:0] HBM_IO_CHNL_CORE_HBM_HS_TX_CLKB_in;
  wire [4:0] HBM_IO_CHNL_CORE_HBM_HS_TX_CLKDIV2_B_in;
  wire [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PD_EN_in;
  wire [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PU_EN_in;
  wire [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_SLICE_EN_in;
  wire [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_0_in;
  wire [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_1_in;
  wire [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_2_in;
  wire [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_3_in;
  wire [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_0_in;
  wire [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_1_in;
  wire [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_2_in;
  wire [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_3_in;
  wire [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_0_in;
  wire [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_1_in;
  wire [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_2_in;
  wire [5:0] HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_3_in;
  wire [5:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_MC_FDLY_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_AW_DCC_SEL_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_R_BUFFER_DIS_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_SPARE_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_C_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_T_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_C_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_T_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DERR_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DER_TSTATE_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DM_TSTATE_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DQSC_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_DQS_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR_in;
  wire [7:0] HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE_in;
  wire [9:0] HBM_IO_CHNL_CORE_PHY2IOB_C_BUFFER_DIS_in;

  assign HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT = HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT_out;
  assign HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT1 = HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT1_out;
  assign HBM_IO_CHNL_CORE_IOB2C4_DW_RDQST_MONOUT = HBM_IO_CHNL_CORE_IOB2C4_DW_RDQST_MONOUT_out;
  assign HBM_IO_CHNL_CORE_IOB2C4_DW_RDQS_MONOUT = HBM_IO_CHNL_CORE_IOB2C4_DW_RDQS_MONOUT_out;
  assign HBM_IO_CHNL_CORE_IOB2C4_DW_WDQST_MONOUT = HBM_IO_CHNL_CORE_IOB2C4_DW_WDQST_MONOUT_out;
  assign HBM_IO_CHNL_CORE_IOB2C4_DW_WDQS_MONOUT = HBM_IO_CHNL_CORE_IOB2C4_DW_WDQS_MONOUT_out;
  assign HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_AERR = HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_AERR_out;
  assign HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_CK = HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_CK_out;
  assign HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_RC = HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_RC_out;
  assign HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DBI = HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DBI_out;
  assign HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DERR = HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DERR_out;
  assign HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DM = HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DM_out;
  assign HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DQ = HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DQ_out;
  assign HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_PAR = HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_PAR_out;
  assign HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_RD = HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_RD_out;
  assign HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQSC = HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQSC_out;
  assign HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQST = HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQST_out;
  assign HBM_IO_CHNL_CORE_IOB2PHY_RX_STB = HBM_IO_CHNL_CORE_IOB2PHY_RX_STB_out;
  assign HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC = HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC_out;

  assign HBM_IO_CHNL_CORE_HBM_HS_TX_CLKB_in = HBM_IO_CHNL_CORE_HBM_HS_TX_CLKB;
  assign HBM_IO_CHNL_CORE_HBM_HS_TX_CLKDIV2_B_in = HBM_IO_CHNL_CORE_HBM_HS_TX_CLKDIV2_B;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PD_EN_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PD_EN;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PU_EN_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PU_EN;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_SLICE_EN_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_SLICE_EN;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_0_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_0;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_1_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_1;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_2_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_2;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_3_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_3;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_0_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_0;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_1_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_1;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_2_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_2;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_3_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_3;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_0_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_0;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_1_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_1;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_2_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_2;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_3_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_3;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_PBIAS_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_PBIAS;
  assign HBM_IO_CHNL_CORE_MIDSTCK2IOB_VREF_in = HBM_IO_CHNL_CORE_MIDSTCK2IOB_VREF;
  assign HBM_IO_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN_in = HBM_IO_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN;
  assign HBM_IO_CHNL_CORE_PHY2DLL_DQSC_LD_in = HBM_IO_CHNL_CORE_PHY2DLL_DQSC_LD;
  assign HBM_IO_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN_in = HBM_IO_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN;
  assign HBM_IO_CHNL_CORE_PHY2DLL_DQST_LD_in = HBM_IO_CHNL_CORE_PHY2DLL_DQST_LD;
  assign HBM_IO_CHNL_CORE_PHY2DLL_MC_FDLY_in = HBM_IO_CHNL_CORE_PHY2DLL_MC_FDLY;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_AER_TSTATE_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_AER_TSTATE;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_CK_TSTATE_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_CK_TSTATE;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_DCC_SEL_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_DCC_SEL;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_LPBK_EN_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_LPBK_EN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_MC_FDLY_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_MC_FDLY;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_RST_N_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_RST_N;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LATENIN_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LATENIN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_TSTATE_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_TSTATE;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_LATENIN_in = HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_LATENIN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_C_BUFFER_DIS_in = HBM_IO_CHNL_CORE_PHY2IOB_C_BUFFER_DIS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_C_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_C;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_T_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_T;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_LPBK_EN_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_LPBK_EN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_RST_N_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_RST_N;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LATENIN_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LATENIN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_C_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_C;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_T_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_T;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_LATENIN_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_LATENIN;
  assign HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS_in = HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_RX_AER_DIS_in = HBM_IO_CHNL_CORE_PHY2IOB_RX_AER_DIS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_RX_CK_DIS_in = HBM_IO_CHNL_CORE_PHY2IOB_RX_CK_DIS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_RX_WDQS_DIS_in = HBM_IO_CHNL_CORE_PHY2IOB_RX_WDQS_DIS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_R_BUFFER_DIS_in = HBM_IO_CHNL_CORE_PHY2IOB_R_BUFFER_DIS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_SPARE_in = HBM_IO_CHNL_CORE_PHY2IOB_SPARE;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_C_in = HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_C;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_T_in = HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_T;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_AER_DIS_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_AER_DIS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_AER_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_AER;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_CKC_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_CKC;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_CKE_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_CKE;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_CKT_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_CKT;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_CK_DIS_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_CK_DIS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_C_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_C;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_C_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_C;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_T_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_T;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_DERR_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_DERR;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_DER_TSTATE_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_DER_TSTATE;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_DM_TSTATE_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_DM_TSTATE;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_DM_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_DM;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_DQSC_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_DQSC;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_DQS_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_DQS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_RCX_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_RCX;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_RD_TSTATE_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_RD_TSTATE;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_RD_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_RD;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_R_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_R;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_DIS_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_DIS;
  assign HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE_in = HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE;
  assign HBM_IO_CHNL_CORE_PHY2RDQSC_DW_LATENIN_in = HBM_IO_CHNL_CORE_PHY2RDQSC_DW_LATENIN;
  assign HBM_IO_CHNL_CORE_PHY2RDQSC_LPBK_EN_in = HBM_IO_CHNL_CORE_PHY2RDQSC_LPBK_EN;
  assign HBM_IO_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS_in = HBM_IO_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS;
  assign HBM_IO_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS_in = HBM_IO_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS;
  assign HBM_IO_CHNL_CORE_PHY2RDQST_DW_LATENIN_in = HBM_IO_CHNL_CORE_PHY2RDQST_DW_LATENIN;
  assign HBM_IO_CHNL_CORE_PHY2RDQST_LPBK_EN_in = HBM_IO_CHNL_CORE_PHY2RDQST_LPBK_EN;
  assign HBM_IO_CHNL_CORE_PHY2RDQST_RX_BUF_DIS_in = HBM_IO_CHNL_CORE_PHY2RDQST_RX_BUF_DIS;
  assign HBM_IO_CHNL_CORE_PHY2RDQST_TX_BUF_DIS_in = HBM_IO_CHNL_CORE_PHY2RDQST_TX_BUF_DIS;
  assign HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN_in = HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN;
  assign HBM_IO_CHNL_CORE_PHY2RDQS_TX_BYP_EN_in = HBM_IO_CHNL_CORE_PHY2RDQS_TX_BYP_EN;
  assign HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW_in = HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW;
  assign HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_in = HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW;
  assign HBM_IO_CHNL_CORE_POR_B_VCCO_AW_in = HBM_IO_CHNL_CORE_POR_B_VCCO_AW;
  assign HBM_IO_CHNL_CORE_POR_B_VCCO_DW_in = HBM_IO_CHNL_CORE_POR_B_VCCO_DW;

`ifndef XIL_XECLIB
  reg attr_test;
  reg attr_err;
  
  initial begin
  trig_attr = 1'b0;
  `ifdef XIL_ATTR_TEST
    attr_test = 1'b1;
  `else
    attr_test = 1'b0;
  `endif
    attr_err = 1'b0;
    #1;
    trig_attr = ~trig_attr;
  end
`endif

`ifndef XIL_XECLIB
  always @ (trig_attr) begin
    #1;
    if ((attr_test == 1'b1) ||
        ((SIM_MODEL_TYPE_REG != "RTL") &&
         (SIM_MODEL_TYPE_REG != "BFM"))) begin
      $display("Error: [Unisim %s-101] SIM_MODEL_TYPE attribute is set to %s.  Legal values for this attribute are RTL or BFM. Instance: %m", MODULE_NAME, SIM_MODEL_TYPE_REG);
      attr_err = 1'b1;
    end
    
    if (attr_err == 1'b1) #1 $finish;
  end
`endif



generate
if (SIM_MODEL_TYPE == "RTL") begin : generate_block1
  SIP_HBM_IO_CHNL SIP_HBM_IO_CHNL_INST (
    .HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT (HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT_out),
    .HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT1 (HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT1_out),
    .HBM_IO_CHNL_CORE_IOB2C4_DW_RDQST_MONOUT (HBM_IO_CHNL_CORE_IOB2C4_DW_RDQST_MONOUT_out),
    .HBM_IO_CHNL_CORE_IOB2C4_DW_RDQS_MONOUT (HBM_IO_CHNL_CORE_IOB2C4_DW_RDQS_MONOUT_out),
    .HBM_IO_CHNL_CORE_IOB2C4_DW_WDQST_MONOUT (HBM_IO_CHNL_CORE_IOB2C4_DW_WDQST_MONOUT_out),
    .HBM_IO_CHNL_CORE_IOB2C4_DW_WDQS_MONOUT (HBM_IO_CHNL_CORE_IOB2C4_DW_WDQS_MONOUT_out),
    .HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_AERR (HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_AERR_out),
    .HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_CK (HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_CK_out),
    .HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_RC (HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_RC_out),
    .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DBI (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DBI_out),
    .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DERR (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DERR_out),
    .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DM (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DM_out),
    .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DQ (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DQ_out),
    .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_PAR (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_PAR_out),
    .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_RD (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_RD_out),
    .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQSC (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQSC_out),
    .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQST (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQST_out),
    .HBM_IO_CHNL_CORE_IOB2PHY_RX_STB (HBM_IO_CHNL_CORE_IOB2PHY_RX_STB_out),
    .HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC (HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC_out),
    .HBM_IO_CHNL_CORE_HBM_AERR_PAD (HBM_IO_CHNL_CORE_HBM_AERR_PAD_inout),
    .HBM_IO_CHNL_CORE_HBM_CKE_PAD (HBM_IO_CHNL_CORE_HBM_CKE_PAD_inout),
    .HBM_IO_CHNL_CORE_HBM_CK_C_PAD (HBM_IO_CHNL_CORE_HBM_CK_C_PAD_inout),
    .HBM_IO_CHNL_CORE_HBM_CK_T_PAD (HBM_IO_CHNL_CORE_HBM_CK_T_PAD_inout),
    .HBM_IO_CHNL_CORE_HBM_C_PAD_0 (HBM_IO_CHNL_CORE_HBM_C_PAD_0_inout),
    .HBM_IO_CHNL_CORE_HBM_C_PAD_1 (HBM_IO_CHNL_CORE_HBM_C_PAD_1_inout),
    .HBM_IO_CHNL_CORE_HBM_C_PAD_2 (HBM_IO_CHNL_CORE_HBM_C_PAD_2_inout),
    .HBM_IO_CHNL_CORE_HBM_C_PAD_3 (HBM_IO_CHNL_CORE_HBM_C_PAD_3_inout),
    .HBM_IO_CHNL_CORE_HBM_C_PAD_4 (HBM_IO_CHNL_CORE_HBM_C_PAD_4_inout),
    .HBM_IO_CHNL_CORE_HBM_C_PAD_5 (HBM_IO_CHNL_CORE_HBM_C_PAD_5_inout),
    .HBM_IO_CHNL_CORE_HBM_C_PAD_6 (HBM_IO_CHNL_CORE_HBM_C_PAD_6_inout),
    .HBM_IO_CHNL_CORE_HBM_C_PAD_7 (HBM_IO_CHNL_CORE_HBM_C_PAD_7_inout),
    .HBM_IO_CHNL_CORE_HBM_C_PAD_8 (HBM_IO_CHNL_CORE_HBM_C_PAD_8_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_0 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_0_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_1 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_1_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_10 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_10_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_11 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_11_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_12 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_12_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_13 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_13_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_14 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_14_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_15 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_15_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_2 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_2_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_3 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_3_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_4 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_4_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_5 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_5_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_6 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_6_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_7 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_7_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_8 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_8_inout),
    .HBM_IO_CHNL_CORE_HBM_DBI_PAD_9 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_9_inout),
    .HBM_IO_CHNL_CORE_HBM_DERR_PAD_0 (HBM_IO_CHNL_CORE_HBM_DERR_PAD_0_inout),
    .HBM_IO_CHNL_CORE_HBM_DERR_PAD_1 (HBM_IO_CHNL_CORE_HBM_DERR_PAD_1_inout),
    .HBM_IO_CHNL_CORE_HBM_DERR_PAD_2 (HBM_IO_CHNL_CORE_HBM_DERR_PAD_2_inout),
    .HBM_IO_CHNL_CORE_HBM_DERR_PAD_3 (HBM_IO_CHNL_CORE_HBM_DERR_PAD_3_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_0 (HBM_IO_CHNL_CORE_HBM_DM_PAD_0_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_1 (HBM_IO_CHNL_CORE_HBM_DM_PAD_1_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_10 (HBM_IO_CHNL_CORE_HBM_DM_PAD_10_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_11 (HBM_IO_CHNL_CORE_HBM_DM_PAD_11_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_12 (HBM_IO_CHNL_CORE_HBM_DM_PAD_12_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_13 (HBM_IO_CHNL_CORE_HBM_DM_PAD_13_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_14 (HBM_IO_CHNL_CORE_HBM_DM_PAD_14_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_15 (HBM_IO_CHNL_CORE_HBM_DM_PAD_15_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_2 (HBM_IO_CHNL_CORE_HBM_DM_PAD_2_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_3 (HBM_IO_CHNL_CORE_HBM_DM_PAD_3_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_4 (HBM_IO_CHNL_CORE_HBM_DM_PAD_4_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_5 (HBM_IO_CHNL_CORE_HBM_DM_PAD_5_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_6 (HBM_IO_CHNL_CORE_HBM_DM_PAD_6_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_7 (HBM_IO_CHNL_CORE_HBM_DM_PAD_7_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_8 (HBM_IO_CHNL_CORE_HBM_DM_PAD_8_inout),
    .HBM_IO_CHNL_CORE_HBM_DM_PAD_9 (HBM_IO_CHNL_CORE_HBM_DM_PAD_9_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_0 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_0_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_1 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_1_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_10 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_10_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_100 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_100_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_101 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_101_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_102 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_102_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_103 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_103_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_104 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_104_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_105 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_105_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_106 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_106_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_107 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_107_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_108 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_108_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_109 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_109_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_11 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_11_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_110 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_110_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_111 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_111_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_112 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_112_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_113 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_113_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_114 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_114_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_115 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_115_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_116 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_116_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_117 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_117_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_118 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_118_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_119 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_119_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_12 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_12_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_120 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_120_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_121 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_121_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_122 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_122_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_123 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_123_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_124 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_124_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_125 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_125_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_126 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_126_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_127 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_127_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_13 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_13_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_14 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_14_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_15 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_15_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_16 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_16_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_17 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_17_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_18 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_18_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_19 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_19_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_2 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_2_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_20 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_20_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_21 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_21_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_22 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_22_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_23 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_23_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_24 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_24_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_25 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_25_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_26 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_26_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_27 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_27_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_28 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_28_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_29 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_29_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_3 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_3_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_30 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_30_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_31 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_31_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_32 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_32_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_33 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_33_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_34 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_34_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_35 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_35_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_36 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_36_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_37 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_37_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_38 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_38_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_39 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_39_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_4 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_4_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_40 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_40_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_41 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_41_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_42 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_42_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_43 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_43_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_44 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_44_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_45 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_45_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_46 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_46_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_47 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_47_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_48 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_48_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_49 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_49_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_5 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_5_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_50 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_50_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_51 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_51_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_52 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_52_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_53 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_53_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_54 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_54_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_55 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_55_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_56 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_56_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_57 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_57_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_58 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_58_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_59 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_59_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_6 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_6_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_60 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_60_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_61 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_61_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_62 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_62_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_63 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_63_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_64 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_64_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_65 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_65_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_66 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_66_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_67 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_67_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_68 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_68_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_69 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_69_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_7 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_7_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_70 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_70_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_71 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_71_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_72 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_72_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_73 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_73_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_74 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_74_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_75 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_75_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_76 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_76_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_77 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_77_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_78 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_78_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_79 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_79_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_8 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_8_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_80 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_80_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_81 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_81_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_82 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_82_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_83 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_83_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_84 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_84_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_85 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_85_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_86 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_86_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_87 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_87_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_88 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_88_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_89 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_89_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_9 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_9_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_90 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_90_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_91 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_91_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_92 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_92_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_93 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_93_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_94 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_94_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_95 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_95_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_96 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_96_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_97 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_97_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_98 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_98_inout),
    .HBM_IO_CHNL_CORE_HBM_DQ_PAD_99 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_99_inout),
    .HBM_IO_CHNL_CORE_HBM_PAR_PAD_0 (HBM_IO_CHNL_CORE_HBM_PAR_PAD_0_inout),
    .HBM_IO_CHNL_CORE_HBM_PAR_PAD_1 (HBM_IO_CHNL_CORE_HBM_PAR_PAD_1_inout),
    .HBM_IO_CHNL_CORE_HBM_PAR_PAD_2 (HBM_IO_CHNL_CORE_HBM_PAR_PAD_2_inout),
    .HBM_IO_CHNL_CORE_HBM_PAR_PAD_3 (HBM_IO_CHNL_CORE_HBM_PAR_PAD_3_inout),
    .HBM_IO_CHNL_CORE_HBM_RC_PAD (HBM_IO_CHNL_CORE_HBM_RC_PAD_inout),
    .HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_0 (HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_0_inout),
    .HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_1 (HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_1_inout),
    .HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_2 (HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_2_inout),
    .HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_3 (HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_3_inout),
    .HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_0 (HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_0_inout),
    .HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_1 (HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_1_inout),
    .HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_2 (HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_2_inout),
    .HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_3 (HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_3_inout),
    .HBM_IO_CHNL_CORE_HBM_RD_PAD_0 (HBM_IO_CHNL_CORE_HBM_RD_PAD_0_inout),
    .HBM_IO_CHNL_CORE_HBM_RD_PAD_1 (HBM_IO_CHNL_CORE_HBM_RD_PAD_1_inout),
    .HBM_IO_CHNL_CORE_HBM_RD_PAD_2 (HBM_IO_CHNL_CORE_HBM_RD_PAD_2_inout),
    .HBM_IO_CHNL_CORE_HBM_RD_PAD_3 (HBM_IO_CHNL_CORE_HBM_RD_PAD_3_inout),
    .HBM_IO_CHNL_CORE_HBM_RD_PAD_4 (HBM_IO_CHNL_CORE_HBM_RD_PAD_4_inout),
    .HBM_IO_CHNL_CORE_HBM_RD_PAD_5 (HBM_IO_CHNL_CORE_HBM_RD_PAD_5_inout),
    .HBM_IO_CHNL_CORE_HBM_RD_PAD_6 (HBM_IO_CHNL_CORE_HBM_RD_PAD_6_inout),
    .HBM_IO_CHNL_CORE_HBM_RD_PAD_7 (HBM_IO_CHNL_CORE_HBM_RD_PAD_7_inout),
    .HBM_IO_CHNL_CORE_HBM_RR_PAD (HBM_IO_CHNL_CORE_HBM_RR_PAD_inout),
    .HBM_IO_CHNL_CORE_HBM_R_PAD_0 (HBM_IO_CHNL_CORE_HBM_R_PAD_0_inout),
    .HBM_IO_CHNL_CORE_HBM_R_PAD_1 (HBM_IO_CHNL_CORE_HBM_R_PAD_1_inout),
    .HBM_IO_CHNL_CORE_HBM_R_PAD_2 (HBM_IO_CHNL_CORE_HBM_R_PAD_2_inout),
    .HBM_IO_CHNL_CORE_HBM_R_PAD_3 (HBM_IO_CHNL_CORE_HBM_R_PAD_3_inout),
    .HBM_IO_CHNL_CORE_HBM_R_PAD_4 (HBM_IO_CHNL_CORE_HBM_R_PAD_4_inout),
    .HBM_IO_CHNL_CORE_HBM_R_PAD_5 (HBM_IO_CHNL_CORE_HBM_R_PAD_5_inout),
    .HBM_IO_CHNL_CORE_HBM_R_PAD_6 (HBM_IO_CHNL_CORE_HBM_R_PAD_6_inout),
    .HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_0 (HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_0_inout),
    .HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_1 (HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_1_inout),
    .HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_2 (HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_2_inout),
    .HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_3 (HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_3_inout),
    .HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_0 (HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_0_inout),
    .HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_1 (HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_1_inout),
    .HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_2 (HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_2_inout),
    .HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_3 (HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_3_inout),
    .HBM_IO_CHNL_CORE_HBM_HS_TX_CLKB (HBM_IO_CHNL_CORE_HBM_HS_TX_CLKB_in),
    .HBM_IO_CHNL_CORE_HBM_HS_TX_CLKDIV2_B (HBM_IO_CHNL_CORE_HBM_HS_TX_CLKDIV2_B_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PD_EN (HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PD_EN_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PU_EN (HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PU_EN_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_SLICE_EN (HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_SLICE_EN_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_0 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_0_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_1 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_1_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_2 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_2_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_3 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_3_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_0 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_0_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_1 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_1_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_2 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_2_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_3 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_3_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_0 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_0_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_1 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_1_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_2 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_2_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_3 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_3_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_PBIAS (HBM_IO_CHNL_CORE_MIDSTCK2IOB_PBIAS_in),
    .HBM_IO_CHNL_CORE_MIDSTCK2IOB_VREF (HBM_IO_CHNL_CORE_MIDSTCK2IOB_VREF_in),
    .HBM_IO_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN (HBM_IO_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN_in),
    .HBM_IO_CHNL_CORE_PHY2DLL_DQSC_LD (HBM_IO_CHNL_CORE_PHY2DLL_DQSC_LD_in),
    .HBM_IO_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN (HBM_IO_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN_in),
    .HBM_IO_CHNL_CORE_PHY2DLL_DQST_LD (HBM_IO_CHNL_CORE_PHY2DLL_DQST_LD_in),
    .HBM_IO_CHNL_CORE_PHY2DLL_MC_FDLY (HBM_IO_CHNL_CORE_PHY2DLL_MC_FDLY_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_AER_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_AW_AER_TSTATE_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_CK_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_AW_CK_TSTATE_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_DCC_SEL (HBM_IO_CHNL_CORE_PHY2IOB_AW_DCC_SEL_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN (HBM_IO_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N (HBM_IO_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_LPBK_EN (HBM_IO_CHNL_CORE_PHY2IOB_AW_LPBK_EN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_MC_FDLY (HBM_IO_CHNL_CORE_PHY2IOB_AW_MC_FDLY_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_RST_N (HBM_IO_CHNL_CORE_PHY2IOB_AW_RST_N_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS (HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN (HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LATENIN (HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LATENIN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN (HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL (HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB (HBM_IO_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_AW_TSTATE_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN (HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN (HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_LATENIN (HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_LATENIN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_C_BUFFER_DIS (HBM_IO_CHNL_CORE_PHY2IOB_C_BUFFER_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN (HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_C (HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_C_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_T (HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_T_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N (HBM_IO_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_LPBK_EN (HBM_IO_CHNL_CORE_PHY2IOB_DW_LPBK_EN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_RST_N (HBM_IO_CHNL_CORE_PHY2IOB_DW_RST_N_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS (HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN (HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS (HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LATENIN (HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LATENIN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN (HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS (HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL (HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB (HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_C (HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_C_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_T (HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_T_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS (HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN (HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN (HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS (HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_LATENIN (HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_LATENIN_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS (HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_RX_AER_DIS (HBM_IO_CHNL_CORE_PHY2IOB_RX_AER_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_RX_CK_DIS (HBM_IO_CHNL_CORE_PHY2IOB_RX_CK_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_RX_WDQS_DIS (HBM_IO_CHNL_CORE_PHY2IOB_RX_WDQS_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_R_BUFFER_DIS (HBM_IO_CHNL_CORE_PHY2IOB_R_BUFFER_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_SPARE (HBM_IO_CHNL_CORE_PHY2IOB_SPARE_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_C (HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_C_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_T (HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_T_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_AER (HBM_IO_CHNL_CORE_PHY2IOB_TX_AER_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_AER_DIS (HBM_IO_CHNL_CORE_PHY2IOB_TX_AER_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_C (HBM_IO_CHNL_CORE_PHY2IOB_TX_C_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_CKC (HBM_IO_CHNL_CORE_PHY2IOB_TX_CKC_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_CKE (HBM_IO_CHNL_CORE_PHY2IOB_TX_CKE_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_CKT (HBM_IO_CHNL_CORE_PHY2IOB_TX_CKT_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_CK_DIS (HBM_IO_CHNL_CORE_PHY2IOB_TX_CK_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_C (HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_C_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_T (HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_T_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI (HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_DERR (HBM_IO_CHNL_CORE_PHY2IOB_TX_DERR_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_DER_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_TX_DER_TSTATE_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_DM (HBM_IO_CHNL_CORE_PHY2IOB_TX_DM_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_DM_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_TX_DM_TSTATE_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ (HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_DQS (HBM_IO_CHNL_CORE_PHY2IOB_TX_DQS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_DQSC (HBM_IO_CHNL_CORE_PHY2IOB_TX_DQSC_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR (HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_R (HBM_IO_CHNL_CORE_PHY2IOB_TX_R_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_RCX (HBM_IO_CHNL_CORE_PHY2IOB_TX_RCX_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_RD (HBM_IO_CHNL_CORE_PHY2IOB_TX_RD_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_RD_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_TX_RD_TSTATE_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_DIS (HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE_in),
    .HBM_IO_CHNL_CORE_PHY2RDQSC_DW_LATENIN (HBM_IO_CHNL_CORE_PHY2RDQSC_DW_LATENIN_in),
    .HBM_IO_CHNL_CORE_PHY2RDQSC_LPBK_EN (HBM_IO_CHNL_CORE_PHY2RDQSC_LPBK_EN_in),
    .HBM_IO_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS (HBM_IO_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS (HBM_IO_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2RDQST_DW_LATENIN (HBM_IO_CHNL_CORE_PHY2RDQST_DW_LATENIN_in),
    .HBM_IO_CHNL_CORE_PHY2RDQST_LPBK_EN (HBM_IO_CHNL_CORE_PHY2RDQST_LPBK_EN_in),
    .HBM_IO_CHNL_CORE_PHY2RDQST_RX_BUF_DIS (HBM_IO_CHNL_CORE_PHY2RDQST_RX_BUF_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2RDQST_TX_BUF_DIS (HBM_IO_CHNL_CORE_PHY2RDQST_TX_BUF_DIS_in),
    .HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN (HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN_in),
    .HBM_IO_CHNL_CORE_PHY2RDQS_TX_BYP_EN (HBM_IO_CHNL_CORE_PHY2RDQS_TX_BYP_EN_in),
    .HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW (HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW_in),
    .HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW (HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_in),
    .HBM_IO_CHNL_CORE_POR_B_VCCO_AW (HBM_IO_CHNL_CORE_POR_B_VCCO_AW_in),
    .HBM_IO_CHNL_CORE_POR_B_VCCO_DW (HBM_IO_CHNL_CORE_POR_B_VCCO_DW_in),
    .GSR (glblGSR)
  );
end else if(SIM_MODEL_TYPE == "BFM") begin: generate_block1
BM_HBM_IO_CHNL BM_HBM_IO_CHNL_INST (
      .HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT (HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT),
      .HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT1 (HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT1),
      .HBM_IO_CHNL_CORE_IOB2C4_DW_RDQST_MONOUT (HBM_IO_CHNL_CORE_IOB2C4_DW_RDQST_MONOUT),
      .HBM_IO_CHNL_CORE_IOB2C4_DW_RDQS_MONOUT (HBM_IO_CHNL_CORE_IOB2C4_DW_RDQS_MONOUT),
      .HBM_IO_CHNL_CORE_IOB2C4_DW_WDQST_MONOUT (HBM_IO_CHNL_CORE_IOB2C4_DW_WDQST_MONOUT),
      .HBM_IO_CHNL_CORE_IOB2C4_DW_WDQS_MONOUT (HBM_IO_CHNL_CORE_IOB2C4_DW_WDQS_MONOUT),
      .HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_AERR (HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_AERR),
      .HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_CK (HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_CK),
      .HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_RC (HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_RC),
      .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DBI (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DBI),
      .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DERR (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DERR),
      .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DM (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DM),
      .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DQ (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DQ),
      .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_PAR (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_PAR),
      .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_RD (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_RD),
      .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQSC (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQSC),
      .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQST (HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQST),
      .HBM_IO_CHNL_CORE_IOB2PHY_RX_STB (HBM_IO_CHNL_CORE_IOB2PHY_RX_STB),
      .HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC (HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC),
      .HBM_IO_CHNL_CORE_HBM_AERR_PAD (HBM_IO_CHNL_CORE_HBM_AERR_PAD),
      .HBM_IO_CHNL_CORE_HBM_CKE_PAD (HBM_IO_CHNL_CORE_HBM_CKE_PAD),
      .HBM_IO_CHNL_CORE_HBM_CK_C_PAD (HBM_IO_CHNL_CORE_HBM_CK_C_PAD),
      .HBM_IO_CHNL_CORE_HBM_CK_T_PAD (HBM_IO_CHNL_CORE_HBM_CK_T_PAD),
      .HBM_IO_CHNL_CORE_HBM_C_PAD_0 (HBM_IO_CHNL_CORE_HBM_C_PAD_0),
      .HBM_IO_CHNL_CORE_HBM_C_PAD_1 (HBM_IO_CHNL_CORE_HBM_C_PAD_1),
      .HBM_IO_CHNL_CORE_HBM_C_PAD_2 (HBM_IO_CHNL_CORE_HBM_C_PAD_2),
      .HBM_IO_CHNL_CORE_HBM_C_PAD_3 (HBM_IO_CHNL_CORE_HBM_C_PAD_3),
      .HBM_IO_CHNL_CORE_HBM_C_PAD_4 (HBM_IO_CHNL_CORE_HBM_C_PAD_4),
      .HBM_IO_CHNL_CORE_HBM_C_PAD_5 (HBM_IO_CHNL_CORE_HBM_C_PAD_5),
      .HBM_IO_CHNL_CORE_HBM_C_PAD_6 (HBM_IO_CHNL_CORE_HBM_C_PAD_6),
      .HBM_IO_CHNL_CORE_HBM_C_PAD_7 (HBM_IO_CHNL_CORE_HBM_C_PAD_7),
      .HBM_IO_CHNL_CORE_HBM_C_PAD_8 (HBM_IO_CHNL_CORE_HBM_C_PAD_8),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_0 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_0),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_1 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_1),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_10 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_10),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_11 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_11),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_12 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_12),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_13 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_13),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_14 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_14),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_15 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_15),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_2 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_2),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_3 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_3),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_4 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_4),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_5 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_5),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_6 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_6),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_7 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_7),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_8 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_8),
      .HBM_IO_CHNL_CORE_HBM_DBI_PAD_9 (HBM_IO_CHNL_CORE_HBM_DBI_PAD_9),
      .HBM_IO_CHNL_CORE_HBM_DERR_PAD_0 (HBM_IO_CHNL_CORE_HBM_DERR_PAD_0),
      .HBM_IO_CHNL_CORE_HBM_DERR_PAD_1 (HBM_IO_CHNL_CORE_HBM_DERR_PAD_1),
      .HBM_IO_CHNL_CORE_HBM_DERR_PAD_2 (HBM_IO_CHNL_CORE_HBM_DERR_PAD_2),
      .HBM_IO_CHNL_CORE_HBM_DERR_PAD_3 (HBM_IO_CHNL_CORE_HBM_DERR_PAD_3),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_0 (HBM_IO_CHNL_CORE_HBM_DM_PAD_0),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_1 (HBM_IO_CHNL_CORE_HBM_DM_PAD_1),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_10 (HBM_IO_CHNL_CORE_HBM_DM_PAD_10),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_11 (HBM_IO_CHNL_CORE_HBM_DM_PAD_11),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_12 (HBM_IO_CHNL_CORE_HBM_DM_PAD_12),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_13 (HBM_IO_CHNL_CORE_HBM_DM_PAD_13),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_14 (HBM_IO_CHNL_CORE_HBM_DM_PAD_14),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_15 (HBM_IO_CHNL_CORE_HBM_DM_PAD_15),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_2 (HBM_IO_CHNL_CORE_HBM_DM_PAD_2),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_3 (HBM_IO_CHNL_CORE_HBM_DM_PAD_3),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_4 (HBM_IO_CHNL_CORE_HBM_DM_PAD_4),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_5 (HBM_IO_CHNL_CORE_HBM_DM_PAD_5),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_6 (HBM_IO_CHNL_CORE_HBM_DM_PAD_6),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_7 (HBM_IO_CHNL_CORE_HBM_DM_PAD_7),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_8 (HBM_IO_CHNL_CORE_HBM_DM_PAD_8),
      .HBM_IO_CHNL_CORE_HBM_DM_PAD_9 (HBM_IO_CHNL_CORE_HBM_DM_PAD_9),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_0 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_0),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_1 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_1),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_10 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_10),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_100 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_100),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_101 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_101),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_102 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_102),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_103 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_103),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_104 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_104),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_105 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_105),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_106 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_106),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_107 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_107),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_108 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_108),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_109 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_109),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_11 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_11),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_110 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_110),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_111 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_111),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_112 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_112),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_113 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_113),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_114 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_114),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_115 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_115),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_116 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_116),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_117 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_117),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_118 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_118),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_119 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_119),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_12 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_12),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_120 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_120),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_121 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_121),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_122 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_122),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_123 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_123),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_124 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_124),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_125 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_125),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_126 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_126),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_127 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_127),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_13 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_13),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_14 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_14),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_15 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_15),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_16 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_16),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_17 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_17),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_18 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_18),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_19 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_19),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_2 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_2),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_20 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_20),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_21 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_21),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_22 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_22),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_23 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_23),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_24 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_24),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_25 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_25),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_26 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_26),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_27 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_27),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_28 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_28),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_29 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_29),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_3 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_3),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_30 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_30),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_31 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_31),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_32 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_32),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_33 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_33),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_34 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_34),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_35 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_35),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_36 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_36),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_37 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_37),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_38 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_38),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_39 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_39),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_4 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_4),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_40 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_40),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_41 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_41),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_42 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_42),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_43 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_43),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_44 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_44),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_45 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_45),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_46 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_46),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_47 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_47),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_48 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_48),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_49 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_49),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_5 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_5),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_50 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_50),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_51 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_51),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_52 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_52),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_53 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_53),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_54 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_54),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_55 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_55),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_56 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_56),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_57 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_57),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_58 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_58),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_59 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_59),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_6 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_6),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_60 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_60),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_61 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_61),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_62 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_62),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_63 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_63),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_64 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_64),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_65 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_65),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_66 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_66),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_67 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_67),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_68 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_68),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_69 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_69),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_7 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_7),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_70 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_70),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_71 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_71),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_72 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_72),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_73 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_73),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_74 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_74),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_75 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_75),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_76 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_76),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_77 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_77),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_78 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_78),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_79 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_79),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_8 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_8),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_80 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_80),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_81 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_81),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_82 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_82),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_83 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_83),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_84 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_84),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_85 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_85),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_86 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_86),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_87 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_87),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_88 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_88),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_89 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_89),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_9 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_9),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_90 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_90),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_91 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_91),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_92 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_92),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_93 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_93),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_94 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_94),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_95 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_95),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_96 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_96),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_97 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_97),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_98 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_98),
      .HBM_IO_CHNL_CORE_HBM_DQ_PAD_99 (HBM_IO_CHNL_CORE_HBM_DQ_PAD_99),
      .HBM_IO_CHNL_CORE_HBM_PAR_PAD_0 (HBM_IO_CHNL_CORE_HBM_PAR_PAD_0),
      .HBM_IO_CHNL_CORE_HBM_PAR_PAD_1 (HBM_IO_CHNL_CORE_HBM_PAR_PAD_1),
      .HBM_IO_CHNL_CORE_HBM_PAR_PAD_2 (HBM_IO_CHNL_CORE_HBM_PAR_PAD_2),
      .HBM_IO_CHNL_CORE_HBM_PAR_PAD_3 (HBM_IO_CHNL_CORE_HBM_PAR_PAD_3),
      .HBM_IO_CHNL_CORE_HBM_RC_PAD (HBM_IO_CHNL_CORE_HBM_RC_PAD),
      .HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_0 (HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_0),
      .HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_1 (HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_1),
      .HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_2 (HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_2),
      .HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_3 (HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_3),
      .HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_0 (HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_0),
      .HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_1 (HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_1),
      .HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_2 (HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_2),
      .HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_3 (HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_3),
      .HBM_IO_CHNL_CORE_HBM_RD_PAD_0 (HBM_IO_CHNL_CORE_HBM_RD_PAD_0),
      .HBM_IO_CHNL_CORE_HBM_RD_PAD_1 (HBM_IO_CHNL_CORE_HBM_RD_PAD_1),
      .HBM_IO_CHNL_CORE_HBM_RD_PAD_2 (HBM_IO_CHNL_CORE_HBM_RD_PAD_2),
      .HBM_IO_CHNL_CORE_HBM_RD_PAD_3 (HBM_IO_CHNL_CORE_HBM_RD_PAD_3),
      .HBM_IO_CHNL_CORE_HBM_RD_PAD_4 (HBM_IO_CHNL_CORE_HBM_RD_PAD_4),
      .HBM_IO_CHNL_CORE_HBM_RD_PAD_5 (HBM_IO_CHNL_CORE_HBM_RD_PAD_5),
      .HBM_IO_CHNL_CORE_HBM_RD_PAD_6 (HBM_IO_CHNL_CORE_HBM_RD_PAD_6),
      .HBM_IO_CHNL_CORE_HBM_RD_PAD_7 (HBM_IO_CHNL_CORE_HBM_RD_PAD_7),
      .HBM_IO_CHNL_CORE_HBM_RR_PAD (HBM_IO_CHNL_CORE_HBM_RR_PAD),
      .HBM_IO_CHNL_CORE_HBM_R_PAD_0 (HBM_IO_CHNL_CORE_HBM_R_PAD_0),
      .HBM_IO_CHNL_CORE_HBM_R_PAD_1 (HBM_IO_CHNL_CORE_HBM_R_PAD_1),
      .HBM_IO_CHNL_CORE_HBM_R_PAD_2 (HBM_IO_CHNL_CORE_HBM_R_PAD_2),
      .HBM_IO_CHNL_CORE_HBM_R_PAD_3 (HBM_IO_CHNL_CORE_HBM_R_PAD_3),
      .HBM_IO_CHNL_CORE_HBM_R_PAD_4 (HBM_IO_CHNL_CORE_HBM_R_PAD_4),
      .HBM_IO_CHNL_CORE_HBM_R_PAD_5 (HBM_IO_CHNL_CORE_HBM_R_PAD_5),
      .HBM_IO_CHNL_CORE_HBM_R_PAD_6 (HBM_IO_CHNL_CORE_HBM_R_PAD_6),
      .HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_0 (HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_0),
      .HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_1 (HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_1),
      .HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_2 (HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_2),
      .HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_3 (HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_3),
      .HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_0 (HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_0),
      .HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_1 (HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_1),
      .HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_2 (HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_2),
      .HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_3 (HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_3),
      .HBM_IO_CHNL_CORE_HBM_HS_TX_CLKB (HBM_IO_CHNL_CORE_HBM_HS_TX_CLKB),
      .HBM_IO_CHNL_CORE_HBM_HS_TX_CLKDIV2_B (HBM_IO_CHNL_CORE_HBM_HS_TX_CLKDIV2_B),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PD_EN (HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PD_EN),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PU_EN (HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PU_EN),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_SLICE_EN (HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_SLICE_EN),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_0 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_0),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_1 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_1),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_2 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_2),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_3 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_3),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_0 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_0),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_1 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_1),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_2 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_2),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_3 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_3),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_0 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_0),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_1 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_1),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_2 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_2),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_3 (HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_3),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_PBIAS (HBM_IO_CHNL_CORE_MIDSTCK2IOB_PBIAS),
      .HBM_IO_CHNL_CORE_MIDSTCK2IOB_VREF (HBM_IO_CHNL_CORE_MIDSTCK2IOB_VREF),
      .HBM_IO_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN (HBM_IO_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN),
      .HBM_IO_CHNL_CORE_PHY2DLL_DQSC_LD (HBM_IO_CHNL_CORE_PHY2DLL_DQSC_LD),
      .HBM_IO_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN (HBM_IO_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN),
      .HBM_IO_CHNL_CORE_PHY2DLL_DQST_LD (HBM_IO_CHNL_CORE_PHY2DLL_DQST_LD),
      .HBM_IO_CHNL_CORE_PHY2DLL_MC_FDLY (HBM_IO_CHNL_CORE_PHY2DLL_MC_FDLY),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_AER_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_AW_AER_TSTATE),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_CK_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_AW_CK_TSTATE),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_DCC_SEL (HBM_IO_CHNL_CORE_PHY2IOB_AW_DCC_SEL),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN (HBM_IO_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N (HBM_IO_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_LPBK_EN (HBM_IO_CHNL_CORE_PHY2IOB_AW_LPBK_EN),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_MC_FDLY (HBM_IO_CHNL_CORE_PHY2IOB_AW_MC_FDLY),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_RST_N (HBM_IO_CHNL_CORE_PHY2IOB_AW_RST_N),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS (HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN (HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LATENIN (HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LATENIN),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN (HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL (HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB (HBM_IO_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_AW_TSTATE),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN (HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN (HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN),
      .HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_LATENIN (HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_LATENIN),
      .HBM_IO_CHNL_CORE_PHY2IOB_C_BUFFER_DIS (HBM_IO_CHNL_CORE_PHY2IOB_C_BUFFER_DIS),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN (HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_C (HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_C),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_T (HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_T),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N (HBM_IO_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_LPBK_EN (HBM_IO_CHNL_CORE_PHY2IOB_DW_LPBK_EN),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_RST_N (HBM_IO_CHNL_CORE_PHY2IOB_DW_RST_N),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS (HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN (HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS (HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LATENIN (HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LATENIN),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN (HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS (HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL (HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB (HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_C (HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_C),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_T (HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_T),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS (HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN (HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN (HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS (HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_LATENIN (HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_LATENIN),
      .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS (HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS),
      .HBM_IO_CHNL_CORE_PHY2IOB_RX_AER_DIS (HBM_IO_CHNL_CORE_PHY2IOB_RX_AER_DIS),
      .HBM_IO_CHNL_CORE_PHY2IOB_RX_CK_DIS (HBM_IO_CHNL_CORE_PHY2IOB_RX_CK_DIS),
      .HBM_IO_CHNL_CORE_PHY2IOB_RX_WDQS_DIS (HBM_IO_CHNL_CORE_PHY2IOB_RX_WDQS_DIS),
      .HBM_IO_CHNL_CORE_PHY2IOB_R_BUFFER_DIS (HBM_IO_CHNL_CORE_PHY2IOB_R_BUFFER_DIS),
      .HBM_IO_CHNL_CORE_PHY2IOB_SPARE (HBM_IO_CHNL_CORE_PHY2IOB_SPARE),
      .HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_C (HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_C),
      .HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_T (HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_T),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_AER (HBM_IO_CHNL_CORE_PHY2IOB_TX_AER),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_AER_DIS (HBM_IO_CHNL_CORE_PHY2IOB_TX_AER_DIS),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_C (HBM_IO_CHNL_CORE_PHY2IOB_TX_C),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_CKC (HBM_IO_CHNL_CORE_PHY2IOB_TX_CKC),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_CKE (HBM_IO_CHNL_CORE_PHY2IOB_TX_CKE),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_CKT (HBM_IO_CHNL_CORE_PHY2IOB_TX_CKT),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_CK_DIS (HBM_IO_CHNL_CORE_PHY2IOB_TX_CK_DIS),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_C (HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_C),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_T (HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_T),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI (HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_DERR (HBM_IO_CHNL_CORE_PHY2IOB_TX_DERR),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_DER_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_TX_DER_TSTATE),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_DM (HBM_IO_CHNL_CORE_PHY2IOB_TX_DM),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_DM_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_TX_DM_TSTATE),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ (HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_DQS (HBM_IO_CHNL_CORE_PHY2IOB_TX_DQS),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_DQSC (HBM_IO_CHNL_CORE_PHY2IOB_TX_DQSC),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR (HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_R (HBM_IO_CHNL_CORE_PHY2IOB_TX_R),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_RCX (HBM_IO_CHNL_CORE_PHY2IOB_TX_RCX),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_RD (HBM_IO_CHNL_CORE_PHY2IOB_TX_RD),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_RD_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_TX_RD_TSTATE),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_DIS (HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_DIS),
      .HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE (HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE),
      .HBM_IO_CHNL_CORE_PHY2RDQSC_DW_LATENIN (HBM_IO_CHNL_CORE_PHY2RDQSC_DW_LATENIN),
      .HBM_IO_CHNL_CORE_PHY2RDQSC_LPBK_EN (HBM_IO_CHNL_CORE_PHY2RDQSC_LPBK_EN),
      .HBM_IO_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS (HBM_IO_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS),
      .HBM_IO_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS (HBM_IO_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS),
      .HBM_IO_CHNL_CORE_PHY2RDQST_DW_LATENIN (HBM_IO_CHNL_CORE_PHY2RDQST_DW_LATENIN),
      .HBM_IO_CHNL_CORE_PHY2RDQST_LPBK_EN (HBM_IO_CHNL_CORE_PHY2RDQST_LPBK_EN),
      .HBM_IO_CHNL_CORE_PHY2RDQST_RX_BUF_DIS (HBM_IO_CHNL_CORE_PHY2RDQST_RX_BUF_DIS),
      .HBM_IO_CHNL_CORE_PHY2RDQST_TX_BUF_DIS (HBM_IO_CHNL_CORE_PHY2RDQST_TX_BUF_DIS),
      .HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN (HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN),
      .HBM_IO_CHNL_CORE_PHY2RDQS_TX_BYP_EN (HBM_IO_CHNL_CORE_PHY2RDQS_TX_BYP_EN),
      .HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW (HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW),
      .HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW (HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW),
      .HBM_IO_CHNL_CORE_POR_B_VCCO_AW (HBM_IO_CHNL_CORE_POR_B_VCCO_AW),
      .HBM_IO_CHNL_CORE_POR_B_VCCO_DW (HBM_IO_CHNL_CORE_POR_B_VCCO_DW)
    );
// begin behavioral model

// end behavioral model
end
endgenerate

endmodule

`endcelldefine
