#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue May 27 08:33:27 2025
# Process ID: 8024
# Current directory: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18176 C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.xpr
# Log file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/vivado.log
# Journal file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/elias/dev/ba/firmware/fpga/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Successfully read diagram <system> from BD file <C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd>
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue May 27 08:34:14 2025] Launched system_processing_system7_0_0_synth_1, system_axis_red_pitaya_dac_0_0_synth_1, system_clk_wiz_0_0_synth_1, system_rst_ps7_0_125M_0_synth_1, system_util_ds_buf_2_0_synth_1, system_axis_red_pitaya_adc_0_0_synth_1, system_dds_compiler_0_0_synth_1, system_axi_gpio_0_0_synth_1, system_util_ds_buf_1_0_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.runs/system_processing_system7_0_0_synth_1/runme.log
system_axis_red_pitaya_dac_0_0_synth_1: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.runs/system_axis_red_pitaya_dac_0_0_synth_1/runme.log
system_clk_wiz_0_0_synth_1: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.runs/system_clk_wiz_0_0_synth_1/runme.log
system_rst_ps7_0_125M_0_synth_1: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.runs/system_rst_ps7_0_125M_0_synth_1/runme.log
system_util_ds_buf_2_0_synth_1: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.runs/system_util_ds_buf_2_0_synth_1/runme.log
system_axis_red_pitaya_adc_0_0_synth_1: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.runs/system_axis_red_pitaya_adc_0_0_synth_1/runme.log
system_dds_compiler_0_0_synth_1: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.runs/system_dds_compiler_0_0_synth_1/runme.log
system_axi_gpio_0_0_synth_1: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.runs/system_axi_gpio_0_0_synth_1/runme.log
system_util_ds_buf_1_0_synth_1: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.runs/system_util_ds_buf_1_0_synth_1/runme.log
system_auto_pc_0_synth_1: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.runs/system_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.runs/synth_1/runme.log
[Tue May 27 08:34:14 2025] Launched impl_1...
Run output will be captured here: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.runs/impl_1/runme.log
