Warning (10268): Verilog HDL information at Real_reg_file.sv(13): always construct contains both blocking and non-blocking assignments
