{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645389575855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645389575855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 15:39:35 2022 " "Processing started: Sun Feb 20 15:39:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645389575855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389575855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flicker -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off flicker -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389575855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645389576033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645389576033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM " "Found entity 1: SDRAM" {  } { { "SDRAM/synthesis/SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/SDRAM/synthesis/SDRAM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SDRAM/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/SDRAM/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SDRAM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/SDRAM/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_SDRAM_input_efifo_module " "Found entity 1: SDRAM_SDRAM_input_efifo_module" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580634 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDRAM_SDRAM " "Found entity 2: SDRAM_SDRAM" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videofifo.v 1 1 " "Found 1 design units, including 1 entities, in source file videofifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VideoFifo " "Found entity 1: VideoFifo" {  } { { "VideoFifo.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/VideoFifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "pll/synthesis/Pll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/Pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_altpll_0_dffpipe_l2c " "Found entity 1: Pll_altpll_0_dffpipe_l2c" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580638 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pll_altpll_0_stdsync_sv6 " "Found entity 2: Pll_altpll_0_stdsync_sv6" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580638 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pll_altpll_0_altpll_rrh2 " "Found entity 3: Pll_altpll_0_altpll_rrh2" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580638 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pll_altpll_0 " "Found entity 4: Pll_altpll_0" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data TLC5955.sv(5) " "Verilog HDL Declaration information at TLC5955.sv(5): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "TLC5955.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/TLC5955.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645389580639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc5955.sv 1 1 " "Found 1 design units, including 1 entities, in source file tlc5955.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLC5955 " "Found entity 1: TLC5955" {  } { { "TLC5955.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/TLC5955.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580639 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LED.sv(109) " "Verilog HDL Module Instantiation warning at LED.sv(109): ignored dangling comma in List of Port Connections" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/LED.sv" 109 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1645389580640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.sv 1 1 " "Found 1 design units, including 1 entities, in source file led.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/LED.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initled.sv 1 1 " "Found 1 design units, including 1 entities, in source file initled.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InitLed " "Found entity 1: InitLed" {  } { { "InitLed.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/InitLed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ledctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LedCtrl " "Found entity 1: LedCtrl" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/LedCtrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turntimer.sv 1 1 " "Found 1 design units, including 1 entities, in source file turntimer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TurnTimer " "Found entity 1: TurnTimer" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/TurnTimer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reset " "Found entity 1: Reset" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/Reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledshift.v 1 1 " "Found 1 design units, including 1 entities, in source file ledshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 LedShift " "Found entity 1: LedShift" {  } { { "LedShift.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/LedShift.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowbuf.v 1 1 " "Found 1 design units, including 1 entities, in source file rowbuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RowBuf " "Found entity 1: RowBuf" {  } { { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/RowBuf.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dvi.sv 1 1 " "Found 1 design units, including 1 entities, in source file dvi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DVI " "Found entity 1: DVI" {  } { { "DVI.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/DVI.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645389580646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389580646 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(318) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1645389580647 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(328) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1645389580647 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(338) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1645389580647 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(682) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1645389580648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645389580684 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mag_dummy top.sv(17) " "Verilog HDL or VHDL warning at top.sv(17): object \"mag_dummy\" assigned a value but never read" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645389580685 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ledColBuf 0 top.sv(41) " "Net \"ledColBuf\" at top.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1645389580686 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDO top.sv(9) " "Output port \"SDO\" at top.sv(9) has no driver" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645389580686 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LAT top.sv(7) " "Output port \"LAT\" at top.sv(7) has no driver" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645389580686 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK top.sv(8) " "Output port \"SCLK\" at top.sv(8) has no driver" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645389580686 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InitLed InitLed:initLed " "Elaborating entity \"InitLed\" for hierarchy \"InitLed:initLed\"" {  } { { "top.sv" "initLed" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645389580691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 InitLed.sv(121) " "Verilog HDL assignment warning at InitLed.sv(121): truncated value with size 32 to match size of target (2)" {  } { { "InitLed.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/InitLed.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645389580699 "|top|LED:led|InitLed:initLed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC5955 InitLed:initLed\|TLC5955:tlc5955 " "Elaborating entity \"TLC5955\" for hierarchy \"InitLed:initLed\|TLC5955:tlc5955\"" {  } { { "InitLed.sv" "tlc5955" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/InitLed.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645389580700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedCtrl LedCtrl:ledCtrl " "Elaborating entity \"LedCtrl\" for hierarchy \"LedCtrl:ledCtrl\"" {  } { { "top.sv" "ledCtrl" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645389580708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LedCtrl.sv(125) " "Verilog HDL assignment warning at LedCtrl.sv(125): truncated value with size 32 to match size of target (2)" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/LedCtrl.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645389580710 "|top|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LedCtrl.sv(148) " "Verilog HDL assignment warning at LedCtrl.sv(148): truncated value with size 32 to match size of target (6)" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/LedCtrl.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645389580710 "|top|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LedCtrl.sv(157) " "Verilog HDL assignment warning at LedCtrl.sv(157): truncated value with size 32 to match size of target (5)" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/LedCtrl.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645389580710 "|top|LedCtrl:ledCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedShift LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\] " "Elaborating entity \"LedShift\" for hierarchy \"LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\"" {  } { { "LedCtrl.sv" "ledShiftAll\[0\]" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/LedCtrl.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645389580724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "LedShift.v" "LPM_SHIFTREG_component" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/LedShift.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645389580738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "LedShift.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/LedShift.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645389580745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389580745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389580745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389580745 ""}  } { { "LedShift.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/LedShift.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645389580745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:pll " "Elaborating entity \"Pll\" for hierarchy \"Pll:pll\"" {  } { { "top.sv" "pll" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645389580760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0 Pll:pll\|Pll_altpll_0:altpll_0 " "Elaborating entity \"Pll_altpll_0\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\"" {  } { { "pll/synthesis/Pll.v" "altpll_0" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/Pll.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645389580767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0_stdsync_sv6 Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"Pll_altpll_0_stdsync_sv6\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "stdsync2" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645389580773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0_dffpipe_l2c Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2\|Pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Pll_altpll_0_dffpipe_l2c\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2\|Pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "dffpipe3" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645389580788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0_altpll_rrh2 Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1 " "Elaborating entity \"Pll_altpll_0_altpll_rrh2\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "sd1" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645389580794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset Reset:reset " "Elaborating entity \"Reset\" for hierarchy \"Reset:reset\"" {  } { { "top.sv" "reset" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645389580799 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1645389581032 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LAT GND " "Pin \"LAT\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645389581041 "|top|LAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCLK GND " "Pin \"SCLK\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645389581041 "|top|SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDO\[0\] GND " "Pin \"SDO\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645389581041 "|top|SDO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDO\[1\] GND " "Pin \"SDO\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645389581041 "|top|SDO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDO\[2\] GND " "Pin \"SDO\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645389581041 "|top|SDO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDO\[3\] GND " "Pin \"SDO\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645389581041 "|top|SDO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDO\[4\] GND " "Pin \"SDO\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645389581041 "|top|SDO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDO\[5\] GND " "Pin \"SDO\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645389581041 "|top|SDO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDO\[6\] GND " "Pin \"SDO\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645389581041 "|top|SDO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDO\[7\] GND " "Pin \"SDO\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645389581041 "|top|SDO[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645389581041 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645389581082 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "66 " "66 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645389581249 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SDRAM 19 " "Ignored 19 assignments for entity \"SDRAM\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1645389581254 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SDRAM_SDRAM 34 " "Ignored 34 assignments for entity \"SDRAM_SDRAM\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1645389581254 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1645389581255 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389581294 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645389581421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645389581421 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|pll7 compensate_clock clock0 CLK\[0\] " "PLL \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|pll7\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 295 0 0 } } { "pll/synthesis/Pll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/Pll.v" 37 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 92 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1645389581435 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|pll7 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|pll7\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 295 0 0 } } { "pll/synthesis/Pll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/Pll.v" 37 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 92 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1645389581435 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645389581444 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645389581444 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645389581444 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1645389581444 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645389581444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645389581459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 15:39:41 2022 " "Processing ended: Sun Feb 20 15:39:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645389581459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645389581459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645389581459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645389581459 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "SLD_INFO QSYS_NAME SDRAM HAS_SOPCINFO 1 GENERATION_ID 1569699353 " "New assignment SLD_INFO with value QSYS_NAME SDRAM HAS_SOPCINFO 1 GENERATION_ID 1569699353 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1645389594514 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Analysis & Synthesis" 0 -1 1645389594514 ""}
