|ECE241Project
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => resetn.IN3
CLOCK_50 => CLOCK_50.IN2
LEDR[0] << car:CAR1.game_over
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
VGA_CLK << vga_adapter:VGA.VGA_CLK
VGA_HS << vga_adapter:VGA.VGA_HS
VGA_VS << vga_adapter:VGA.VGA_VS
VGA_BLANK_N << vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N << vga_adapter:VGA.VGA_SYNC
VGA_R[0] << vga_adapter:VGA.VGA_R
VGA_R[1] << vga_adapter:VGA.VGA_R
VGA_R[2] << vga_adapter:VGA.VGA_R
VGA_R[3] << vga_adapter:VGA.VGA_R
VGA_R[4] << vga_adapter:VGA.VGA_R
VGA_R[5] << vga_adapter:VGA.VGA_R
VGA_R[6] << vga_adapter:VGA.VGA_R
VGA_R[7] << vga_adapter:VGA.VGA_R
VGA_R[8] << vga_adapter:VGA.VGA_R
VGA_R[9] << vga_adapter:VGA.VGA_R
VGA_G[0] << vga_adapter:VGA.VGA_G
VGA_G[1] << vga_adapter:VGA.VGA_G
VGA_G[2] << vga_adapter:VGA.VGA_G
VGA_G[3] << vga_adapter:VGA.VGA_G
VGA_G[4] << vga_adapter:VGA.VGA_G
VGA_G[5] << vga_adapter:VGA.VGA_G
VGA_G[6] << vga_adapter:VGA.VGA_G
VGA_G[7] << vga_adapter:VGA.VGA_G
VGA_G[8] << vga_adapter:VGA.VGA_G
VGA_G[9] << vga_adapter:VGA.VGA_G
VGA_B[0] << vga_adapter:VGA.VGA_B
VGA_B[1] << vga_adapter:VGA.VGA_B
VGA_B[2] << vga_adapter:VGA.VGA_B
VGA_B[3] << vga_adapter:VGA.VGA_B
VGA_B[4] << vga_adapter:VGA.VGA_B
VGA_B[5] << vga_adapter:VGA.VGA_B
VGA_B[6] << vga_adapter:VGA.VGA_B
VGA_B[7] << vga_adapter:VGA.VGA_B
VGA_B[8] << vga_adapter:VGA.VGA_B
VGA_B[9] << vga_adapter:VGA.VGA_B


|ECE241Project|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
colour[3] => colour[3].IN1
colour[4] => colour[4].IN1
colour[5] => colour[5].IN1
colour[6] => colour[6].IN1
colour[7] => colour[7].IN1
colour[8] => colour[8].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|ECE241Project|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_vsn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vsn1:auto_generated.data_a[0]
data_a[1] => altsyncram_vsn1:auto_generated.data_a[1]
data_a[2] => altsyncram_vsn1:auto_generated.data_a[2]
data_a[3] => altsyncram_vsn1:auto_generated.data_a[3]
data_a[4] => altsyncram_vsn1:auto_generated.data_a[4]
data_a[5] => altsyncram_vsn1:auto_generated.data_a[5]
data_a[6] => altsyncram_vsn1:auto_generated.data_a[6]
data_a[7] => altsyncram_vsn1:auto_generated.data_a[7]
data_a[8] => altsyncram_vsn1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_vsn1:auto_generated.address_a[0]
address_a[1] => altsyncram_vsn1:auto_generated.address_a[1]
address_a[2] => altsyncram_vsn1:auto_generated.address_a[2]
address_a[3] => altsyncram_vsn1:auto_generated.address_a[3]
address_a[4] => altsyncram_vsn1:auto_generated.address_a[4]
address_a[5] => altsyncram_vsn1:auto_generated.address_a[5]
address_a[6] => altsyncram_vsn1:auto_generated.address_a[6]
address_a[7] => altsyncram_vsn1:auto_generated.address_a[7]
address_a[8] => altsyncram_vsn1:auto_generated.address_a[8]
address_a[9] => altsyncram_vsn1:auto_generated.address_a[9]
address_a[10] => altsyncram_vsn1:auto_generated.address_a[10]
address_a[11] => altsyncram_vsn1:auto_generated.address_a[11]
address_a[12] => altsyncram_vsn1:auto_generated.address_a[12]
address_a[13] => altsyncram_vsn1:auto_generated.address_a[13]
address_a[14] => altsyncram_vsn1:auto_generated.address_a[14]
address_b[0] => altsyncram_vsn1:auto_generated.address_b[0]
address_b[1] => altsyncram_vsn1:auto_generated.address_b[1]
address_b[2] => altsyncram_vsn1:auto_generated.address_b[2]
address_b[3] => altsyncram_vsn1:auto_generated.address_b[3]
address_b[4] => altsyncram_vsn1:auto_generated.address_b[4]
address_b[5] => altsyncram_vsn1:auto_generated.address_b[5]
address_b[6] => altsyncram_vsn1:auto_generated.address_b[6]
address_b[7] => altsyncram_vsn1:auto_generated.address_b[7]
address_b[8] => altsyncram_vsn1:auto_generated.address_b[8]
address_b[9] => altsyncram_vsn1:auto_generated.address_b[9]
address_b[10] => altsyncram_vsn1:auto_generated.address_b[10]
address_b[11] => altsyncram_vsn1:auto_generated.address_b[11]
address_b[12] => altsyncram_vsn1:auto_generated.address_b[12]
address_b[13] => altsyncram_vsn1:auto_generated.address_b[13]
address_b[14] => altsyncram_vsn1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vsn1:auto_generated.clock0
clock1 => altsyncram_vsn1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_vsn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_vsn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_vsn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_vsn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_vsn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_vsn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_vsn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_vsn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_vsn1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[3] => ram_block1a21.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[4] => ram_block1a22.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[5] => ram_block1a23.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[6] => ram_block1a24.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[7] => ram_block1a25.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
data_a[8] => ram_block1a26.PORTADATAIN
q_b[0] <= mux_ofb:mux3.result[0]
q_b[1] <= mux_ofb:mux3.result[1]
q_b[2] <= mux_ofb:mux3.result[2]
q_b[3] <= mux_ofb:mux3.result[3]
q_b[4] <= mux_ofb:mux3.result[4]
q_b[5] <= mux_ofb:mux3.result[5]
q_b[6] <= mux_ofb:mux3.result[6]
q_b[7] <= mux_ofb:mux3.result[7]
q_b[8] <= mux_ofb:mux3.result[8]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|decode_7la:decode2
data[0] => w_anode255w[1].IN0
data[0] => w_anode268w[1].IN1
data[0] => w_anode276w[1].IN0
data[0] => w_anode284w[1].IN1
data[1] => w_anode255w[2].IN0
data[1] => w_anode268w[2].IN0
data[1] => w_anode276w[2].IN1
data[1] => w_anode284w[2].IN1
enable => w_anode255w[1].IN0
enable => w_anode268w[1].IN0
enable => w_anode276w[1].IN0
enable => w_anode284w[1].IN0
eq[0] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode268w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE


|ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode293w[1].IN0
data[0] => w_anode307w[1].IN1
data[0] => w_anode316w[1].IN0
data[0] => w_anode325w[1].IN1
data[1] => w_anode293w[2].IN0
data[1] => w_anode307w[2].IN0
data[1] => w_anode316w[2].IN1
data[1] => w_anode325w[2].IN1
eq[0] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode307w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode316w[2].DB_MAX_OUTPUT_PORT_TYPE


|ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode255w[1].IN0
data[0] => w_anode268w[1].IN1
data[0] => w_anode276w[1].IN0
data[0] => w_anode284w[1].IN1
data[1] => w_anode255w[2].IN0
data[1] => w_anode268w[2].IN0
data[1] => w_anode276w[2].IN1
data[1] => w_anode284w[2].IN1
enable => w_anode255w[1].IN0
enable => w_anode268w[1].IN0
enable => w_anode276w[1].IN0
enable => w_anode284w[1].IN0
eq[0] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode268w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE


|ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|mux_ofb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data1_wire[0].IN0
data[10] => data1_wire[1].IN0
data[11] => data1_wire[2].IN0
data[12] => data1_wire[3].IN0
data[13] => data1_wire[4].IN0
data[14] => data1_wire[5].IN0
data[15] => data1_wire[6].IN0
data[16] => data1_wire[7].IN0
data[17] => data1_wire[8].IN0
data[18] => data2_wire[0].IN0
data[19] => data2_wire[1].IN0
data[20] => data2_wire[2].IN0
data[21] => data2_wire[3].IN0
data[22] => data2_wire[4].IN0
data[23] => data2_wire[5].IN0
data[24] => data2_wire[6].IN0
data[25] => data2_wire[7].IN0
data[26] => data2_wire[8].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[8].IN0
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|ECE241Project|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|ECE241Project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ECE241Project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|ECE241Project|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[1] => VGA_B[2].DATAIN
pixel_colour[1] => VGA_B[8].DATAIN
pixel_colour[1] => VGA_B[5].DATAIN
pixel_colour[2] => VGA_B[3].DATAIN
pixel_colour[2] => VGA_B[9].DATAIN
pixel_colour[2] => VGA_B[6].DATAIN
pixel_colour[3] => VGA_G[1].DATAIN
pixel_colour[3] => VGA_G[7].DATAIN
pixel_colour[3] => VGA_G[4].DATAIN
pixel_colour[4] => VGA_G[2].DATAIN
pixel_colour[4] => VGA_G[8].DATAIN
pixel_colour[4] => VGA_G[5].DATAIN
pixel_colour[5] => VGA_G[3].DATAIN
pixel_colour[5] => VGA_G[9].DATAIN
pixel_colour[5] => VGA_G[6].DATAIN
pixel_colour[6] => VGA_R[1].DATAIN
pixel_colour[6] => VGA_R[7].DATAIN
pixel_colour[6] => VGA_R[4].DATAIN
pixel_colour[7] => VGA_R[2].DATAIN
pixel_colour[7] => VGA_R[8].DATAIN
pixel_colour[7] => VGA_R[5].DATAIN
pixel_colour[8] => VGA_R[3].DATAIN
pixel_colour[8] => VGA_R[9].DATAIN
pixel_colour[8] => VGA_R[6].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= <GND>
VGA_R[1] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= <GND>
VGA_G[1] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= <GND>
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|ECE241Project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|ECE241Project|FrameCounter_30:FC1
Clock => Enable30~reg0.CLK
Clock => Q[0].CLK
Clock => Q[1].CLK
Clock => Q[2].CLK
Clock => Q[3].CLK
Clock => Q[4].CLK
Clock => Q[5].CLK
Clock => Q[6].CLK
Clock => Q[7].CLK
Clock => Q[8].CLK
Clock => Q[9].CLK
Clock => Q[10].CLK
Clock => Q[11].CLK
Clock => Q[12].CLK
Clock => Q[13].CLK
Clock => Q[14].CLK
Clock => Q[15].CLK
Clock => Q[16].CLK
Clock => Q[17].CLK
Clock => Q[18].CLK
Clock => Q[19].CLK
Clock => Q[20].CLK
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Enable30.OUTPUTSELECT
Enable30 <= Enable30~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE241Project|car:CAR1
clk => clk.IN2
resetn => resetn.IN2
initiate => initiate.IN1
car_destroyed => car_destroyed.IN1
enable_draw => enable_draw.IN1
delay_frames[0] => delay_frames[0].IN1
delay_frames[1] => delay_frames[1].IN1
delay_frames[2] => delay_frames[2].IN1
delay_frames[3] => delay_frames[3].IN1
delay_frames[4] => delay_frames[4].IN1
delay_frames[5] => delay_frames[5].IN1
delay_frames[6] => delay_frames[6].IN1
delay_frames[7] => delay_frames[7].IN1
game_over <= datapath_car:d0.game_over
car_done <= draw_done.DB_MAX_OUTPUT_PORT_TYPE
vga_WriteEn <= vga_WriteEn.DB_MAX_OUTPUT_PORT_TYPE
vga_coords[0] <= datapath_car:d0.coordinates
vga_coords[1] <= datapath_car:d0.coordinates
vga_coords[2] <= datapath_car:d0.coordinates
vga_coords[3] <= datapath_car:d0.coordinates
vga_coords[4] <= datapath_car:d0.coordinates
vga_coords[5] <= datapath_car:d0.coordinates
vga_coords[6] <= datapath_car:d0.coordinates
vga_coords[7] <= datapath_car:d0.coordinates
vga_coords[8] <= datapath_car:d0.coordinates
vga_coords[9] <= datapath_car:d0.coordinates
vga_coords[10] <= datapath_car:d0.coordinates
vga_coords[11] <= datapath_car:d0.coordinates
vga_coords[12] <= datapath_car:d0.coordinates
vga_coords[13] <= datapath_car:d0.coordinates
vga_coords[14] <= datapath_car:d0.coordinates
vga_colour[0] <= datapath_car:d0.colour
vga_colour[1] <= datapath_car:d0.colour
vga_colour[2] <= datapath_car:d0.colour
vga_colour[3] <= datapath_car:d0.colour
vga_colour[4] <= datapath_car:d0.colour
vga_colour[5] <= datapath_car:d0.colour
vga_colour[6] <= datapath_car:d0.colour
vga_colour[7] <= datapath_car:d0.colour
vga_colour[8] <= datapath_car:d0.colour
car_location[0] <= datapath_car:d0.Counter_Y
car_location[1] <= datapath_car:d0.Counter_Y
car_location[2] <= datapath_car:d0.Counter_Y
car_location[3] <= datapath_car:d0.Counter_Y
car_location[4] <= datapath_car:d0.Counter_Y
car_location[5] <= datapath_car:d0.Counter_Y
car_location[6] <= datapath_car:d0.Counter_Y
car_location[7] <= datapath_car:d0.Counter_X
car_location[8] <= datapath_car:d0.Counter_X
car_location[9] <= datapath_car:d0.Counter_X
car_location[10] <= datapath_car:d0.Counter_X
car_location[11] <= datapath_car:d0.Counter_X
car_location[12] <= datapath_car:d0.Counter_X
car_location[13] <= datapath_car:d0.Counter_X
car_location[14] <= datapath_car:d0.Counter_X


|ECE241Project|car:CAR1|datapath_car:d0
clk => clk.IN2
resetn => resetn.IN2
wait_start => Counter_X.OUTPUTSELECT
wait_start => Counter_X.OUTPUTSELECT
wait_start => Counter_X.OUTPUTSELECT
wait_start => Counter_X.OUTPUTSELECT
wait_start => Counter_X.OUTPUTSELECT
wait_start => Counter_X.OUTPUTSELECT
wait_start => Counter_X.OUTPUTSELECT
wait_start => Counter_X.OUTPUTSELECT
wait_start => Counter_Y.OUTPUTSELECT
wait_start => Counter_Y.OUTPUTSELECT
wait_start => Counter_Y.OUTPUTSELECT
wait_start => Counter_Y.OUTPUTSELECT
wait_start => Counter_Y.OUTPUTSELECT
wait_start => Counter_Y.OUTPUTSELECT
wait_start => Counter_Y.OUTPUTSELECT
wait_start => memory_address_map.OUTPUTSELECT
wait_start => memory_address_map.OUTPUTSELECT
wait_start => memory_address_map.OUTPUTSELECT
wait_start => memory_address_map.OUTPUTSELECT
wait_start => memory_address_map.OUTPUTSELECT
wait_start => memory_address_map.OUTPUTSELECT
wait_start => memory_address_map.OUTPUTSELECT
wait_start => memory_address_map.OUTPUTSELECT
wait_start => memory_address_map.OUTPUTSELECT
wait_start => memory_address_map.OUTPUTSELECT
wait_start => memory_address_map.OUTPUTSELECT
wait_start => memory_address_map.OUTPUTSELECT
wait_start => memory_address_map.OUTPUTSELECT
wait_start => memory_address_map.OUTPUTSELECT
wait_start => memory_address_map.OUTPUTSELECT
wait_start => counter_memory_x_car.OUTPUTSELECT
wait_start => counter_memory_x_car.OUTPUTSELECT
wait_start => counter_memory_x_car.OUTPUTSELECT
wait_start => counter_memory_x_car.OUTPUTSELECT
wait_start => counter_memory_x_car.OUTPUTSELECT
wait_start => counter_memory_x_car.OUTPUTSELECT
wait_start => counter_memory_x_car.OUTPUTSELECT
wait_start => counter_memory_x_car.OUTPUTSELECT
wait_start => counter_memory_y_car.OUTPUTSELECT
wait_start => counter_memory_y_car.OUTPUTSELECT
wait_start => counter_memory_y_car.OUTPUTSELECT
wait_start => counter_memory_y_car.OUTPUTSELECT
wait_start => counter_memory_y_car.OUTPUTSELECT
wait_start => counter_memory_y_car.OUTPUTSELECT
wait_start => counter_memory_y_car.OUTPUTSELECT
wait_start => initial_delay_done.OUTPUTSELECT
wait_start => draw_done.OUTPUTSELECT
wait_start => erase_done.OUTPUTSELECT
wait_start => coordinates.OUTPUTSELECT
wait_start => coordinates.OUTPUTSELECT
wait_start => coordinates.OUTPUTSELECT
wait_start => coordinates.OUTPUTSELECT
wait_start => coordinates.OUTPUTSELECT
wait_start => coordinates.OUTPUTSELECT
wait_start => coordinates.OUTPUTSELECT
wait_start => coordinates.OUTPUTSELECT
wait_start => coordinates.OUTPUTSELECT
wait_start => coordinates.OUTPUTSELECT
wait_start => coordinates.OUTPUTSELECT
wait_start => coordinates.OUTPUTSELECT
wait_start => coordinates.OUTPUTSELECT
wait_start => coordinates.OUTPUTSELECT
wait_start => coordinates.OUTPUTSELECT
wait_start => two_cycle_delay.OUTPUTSELECT
wait_start => two_cycle_delay.OUTPUTSELECT
wait_start => game_over.OUTPUTSELECT
wait_start => colour.OUTPUTSELECT
wait_start => colour.OUTPUTSELECT
wait_start => colour.OUTPUTSELECT
wait_start => colour.OUTPUTSELECT
wait_start => colour.OUTPUTSELECT
wait_start => colour.OUTPUTSELECT
wait_start => colour.OUTPUTSELECT
wait_start => colour.OUTPUTSELECT
wait_start => colour.OUTPUTSELECT
delay => delay.IN1
draw_car => comb.IN0
draw_car => coordinates.OUTPUTSELECT
draw_car => coordinates.OUTPUTSELECT
draw_car => coordinates.OUTPUTSELECT
draw_car => coordinates.OUTPUTSELECT
draw_car => coordinates.OUTPUTSELECT
draw_car => coordinates.OUTPUTSELECT
draw_car => coordinates.OUTPUTSELECT
draw_car => coordinates.OUTPUTSELECT
draw_car => coordinates.OUTPUTSELECT
draw_car => coordinates.OUTPUTSELECT
draw_car => coordinates.OUTPUTSELECT
draw_car => coordinates.OUTPUTSELECT
draw_car => coordinates.OUTPUTSELECT
draw_car => coordinates.OUTPUTSELECT
draw_car => coordinates.OUTPUTSELECT
draw_car => colour.OUTPUTSELECT
draw_car => colour.OUTPUTSELECT
draw_car => colour.OUTPUTSELECT
draw_car => colour.OUTPUTSELECT
draw_car => colour.OUTPUTSELECT
draw_car => colour.OUTPUTSELECT
draw_car => colour.OUTPUTSELECT
draw_car => colour.OUTPUTSELECT
draw_car => colour.OUTPUTSELECT
draw_car => draw_done.OUTPUTSELECT
draw_car => memory_address_map.OUTPUTSELECT
draw_car => memory_address_map.OUTPUTSELECT
draw_car => memory_address_map.OUTPUTSELECT
draw_car => memory_address_map.OUTPUTSELECT
draw_car => memory_address_map.OUTPUTSELECT
draw_car => memory_address_map.OUTPUTSELECT
draw_car => memory_address_map.OUTPUTSELECT
draw_car => memory_address_map.OUTPUTSELECT
draw_car => memory_address_map.OUTPUTSELECT
draw_car => memory_address_map.OUTPUTSELECT
draw_car => memory_address_map.OUTPUTSELECT
draw_car => memory_address_map.OUTPUTSELECT
draw_car => memory_address_map.OUTPUTSELECT
draw_car => memory_address_map.OUTPUTSELECT
draw_car => memory_address_map.OUTPUTSELECT
draw_car => counter_memory_x_car.OUTPUTSELECT
draw_car => counter_memory_x_car.OUTPUTSELECT
draw_car => counter_memory_x_car.OUTPUTSELECT
draw_car => counter_memory_x_car.OUTPUTSELECT
draw_car => counter_memory_x_car.OUTPUTSELECT
draw_car => counter_memory_x_car.OUTPUTSELECT
draw_car => counter_memory_x_car.OUTPUTSELECT
draw_car => counter_memory_x_car.OUTPUTSELECT
draw_car => counter_memory_y_car.OUTPUTSELECT
draw_car => counter_memory_y_car.OUTPUTSELECT
draw_car => counter_memory_y_car.OUTPUTSELECT
draw_car => counter_memory_y_car.OUTPUTSELECT
draw_car => counter_memory_y_car.OUTPUTSELECT
draw_car => counter_memory_y_car.OUTPUTSELECT
draw_car => counter_memory_y_car.OUTPUTSELECT
draw_car => erase_done.OUTPUTSELECT
draw_car => two_cycle_delay.OUTPUTSELECT
draw_car => two_cycle_delay.OUTPUTSELECT
draw_wait => draw_done.OUTPUTSELECT
draw_wait => erase_done.OUTPUTSELECT
draw_wait => game_over.OUTPUTSELECT
draw_wait => Counter_X.OUTPUTSELECT
draw_wait => Counter_X.OUTPUTSELECT
draw_wait => Counter_X.OUTPUTSELECT
draw_wait => Counter_X.OUTPUTSELECT
draw_wait => Counter_X.OUTPUTSELECT
draw_wait => Counter_X.OUTPUTSELECT
draw_wait => Counter_X.OUTPUTSELECT
draw_wait => Counter_X.OUTPUTSELECT
draw_wait => coordinates.OUTPUTSELECT
draw_wait => coordinates.OUTPUTSELECT
draw_wait => coordinates.OUTPUTSELECT
draw_wait => coordinates.OUTPUTSELECT
draw_wait => coordinates.OUTPUTSELECT
draw_wait => coordinates.OUTPUTSELECT
draw_wait => coordinates.OUTPUTSELECT
draw_wait => coordinates.OUTPUTSELECT
draw_wait => coordinates.OUTPUTSELECT
draw_wait => coordinates.OUTPUTSELECT
draw_wait => coordinates.OUTPUTSELECT
draw_wait => coordinates.OUTPUTSELECT
draw_wait => coordinates.OUTPUTSELECT
draw_wait => coordinates.OUTPUTSELECT
draw_wait => coordinates.OUTPUTSELECT
draw_wait => Counter_Y.OUTPUTSELECT
draw_wait => Counter_Y.OUTPUTSELECT
draw_wait => Counter_Y.OUTPUTSELECT
draw_wait => Counter_Y.OUTPUTSELECT
draw_wait => Counter_Y.OUTPUTSELECT
draw_wait => Counter_Y.OUTPUTSELECT
draw_wait => Counter_Y.OUTPUTSELECT
draw_wait => colour.OUTPUTSELECT
draw_wait => colour.OUTPUTSELECT
draw_wait => colour.OUTPUTSELECT
draw_wait => colour.OUTPUTSELECT
draw_wait => colour.OUTPUTSELECT
draw_wait => colour.OUTPUTSELECT
draw_wait => colour.OUTPUTSELECT
draw_wait => colour.OUTPUTSELECT
draw_wait => colour.OUTPUTSELECT
draw_wait => memory_address_map.OUTPUTSELECT
draw_wait => memory_address_map.OUTPUTSELECT
draw_wait => memory_address_map.OUTPUTSELECT
draw_wait => memory_address_map.OUTPUTSELECT
draw_wait => memory_address_map.OUTPUTSELECT
draw_wait => memory_address_map.OUTPUTSELECT
draw_wait => memory_address_map.OUTPUTSELECT
draw_wait => memory_address_map.OUTPUTSELECT
draw_wait => memory_address_map.OUTPUTSELECT
draw_wait => memory_address_map.OUTPUTSELECT
draw_wait => memory_address_map.OUTPUTSELECT
draw_wait => memory_address_map.OUTPUTSELECT
draw_wait => memory_address_map.OUTPUTSELECT
draw_wait => memory_address_map.OUTPUTSELECT
draw_wait => memory_address_map.OUTPUTSELECT
draw_wait => counter_memory_x_car.OUTPUTSELECT
draw_wait => counter_memory_x_car.OUTPUTSELECT
draw_wait => counter_memory_x_car.OUTPUTSELECT
draw_wait => counter_memory_x_car.OUTPUTSELECT
draw_wait => counter_memory_x_car.OUTPUTSELECT
draw_wait => counter_memory_x_car.OUTPUTSELECT
draw_wait => counter_memory_x_car.OUTPUTSELECT
draw_wait => counter_memory_x_car.OUTPUTSELECT
draw_wait => counter_memory_y_car.OUTPUTSELECT
draw_wait => counter_memory_y_car.OUTPUTSELECT
draw_wait => counter_memory_y_car.OUTPUTSELECT
draw_wait => counter_memory_y_car.OUTPUTSELECT
draw_wait => counter_memory_y_car.OUTPUTSELECT
draw_wait => counter_memory_y_car.OUTPUTSELECT
draw_wait => counter_memory_y_car.OUTPUTSELECT
draw_wait => two_cycle_delay.OUTPUTSELECT
draw_wait => two_cycle_delay.OUTPUTSELECT
erase_car => draw_done.OUTPUTSELECT
erase_car => colour.OUTPUTSELECT
erase_car => colour.OUTPUTSELECT
erase_car => colour.OUTPUTSELECT
erase_car => colour.OUTPUTSELECT
erase_car => colour.OUTPUTSELECT
erase_car => colour.OUTPUTSELECT
erase_car => colour.OUTPUTSELECT
erase_car => colour.OUTPUTSELECT
erase_car => colour.OUTPUTSELECT
erase_car => coordinates.OUTPUTSELECT
erase_car => coordinates.OUTPUTSELECT
erase_car => coordinates.OUTPUTSELECT
erase_car => coordinates.OUTPUTSELECT
erase_car => coordinates.OUTPUTSELECT
erase_car => coordinates.OUTPUTSELECT
erase_car => coordinates.OUTPUTSELECT
erase_car => coordinates.OUTPUTSELECT
erase_car => coordinates.OUTPUTSELECT
erase_car => coordinates.OUTPUTSELECT
erase_car => coordinates.OUTPUTSELECT
erase_car => coordinates.OUTPUTSELECT
erase_car => coordinates.OUTPUTSELECT
erase_car => coordinates.OUTPUTSELECT
erase_car => coordinates.OUTPUTSELECT
erase_car => memory_address_map.OUTPUTSELECT
erase_car => memory_address_map.OUTPUTSELECT
erase_car => memory_address_map.OUTPUTSELECT
erase_car => memory_address_map.OUTPUTSELECT
erase_car => memory_address_map.OUTPUTSELECT
erase_car => memory_address_map.OUTPUTSELECT
erase_car => memory_address_map.OUTPUTSELECT
erase_car => memory_address_map.OUTPUTSELECT
erase_car => memory_address_map.OUTPUTSELECT
erase_car => memory_address_map.OUTPUTSELECT
erase_car => memory_address_map.OUTPUTSELECT
erase_car => memory_address_map.OUTPUTSELECT
erase_car => memory_address_map.OUTPUTSELECT
erase_car => memory_address_map.OUTPUTSELECT
erase_car => memory_address_map.OUTPUTSELECT
erase_car => counter_memory_x_car.OUTPUTSELECT
erase_car => counter_memory_x_car.OUTPUTSELECT
erase_car => counter_memory_x_car.OUTPUTSELECT
erase_car => counter_memory_x_car.OUTPUTSELECT
erase_car => counter_memory_x_car.OUTPUTSELECT
erase_car => counter_memory_x_car.OUTPUTSELECT
erase_car => counter_memory_x_car.OUTPUTSELECT
erase_car => counter_memory_x_car.OUTPUTSELECT
erase_car => counter_memory_y_car.OUTPUTSELECT
erase_car => counter_memory_y_car.OUTPUTSELECT
erase_car => counter_memory_y_car.OUTPUTSELECT
erase_car => counter_memory_y_car.OUTPUTSELECT
erase_car => counter_memory_y_car.OUTPUTSELECT
erase_car => counter_memory_y_car.OUTPUTSELECT
erase_car => counter_memory_y_car.OUTPUTSELECT
erase_car => erase_done.OUTPUTSELECT
erase_car => two_cycle_delay.OUTPUTSELECT
erase_car => two_cycle_delay.OUTPUTSELECT
increment => erase_done.OUTPUTSELECT
increment => Counter_X.OUTPUTSELECT
increment => Counter_X.OUTPUTSELECT
increment => Counter_X.OUTPUTSELECT
increment => Counter_X.OUTPUTSELECT
increment => Counter_X.OUTPUTSELECT
increment => Counter_X.OUTPUTSELECT
increment => Counter_X.OUTPUTSELECT
increment => Counter_X.OUTPUTSELECT
increment => coordinates.OUTPUTSELECT
increment => coordinates.OUTPUTSELECT
increment => coordinates.OUTPUTSELECT
increment => coordinates.OUTPUTSELECT
increment => coordinates.OUTPUTSELECT
increment => coordinates.OUTPUTSELECT
increment => coordinates.OUTPUTSELECT
increment => coordinates.OUTPUTSELECT
increment => coordinates.OUTPUTSELECT
increment => coordinates.OUTPUTSELECT
increment => coordinates.OUTPUTSELECT
increment => coordinates.OUTPUTSELECT
increment => coordinates.OUTPUTSELECT
increment => coordinates.OUTPUTSELECT
increment => coordinates.OUTPUTSELECT
increment => Counter_Y.OUTPUTSELECT
increment => Counter_Y.OUTPUTSELECT
increment => Counter_Y.OUTPUTSELECT
increment => Counter_Y.OUTPUTSELECT
increment => Counter_Y.OUTPUTSELECT
increment => Counter_Y.OUTPUTSELECT
increment => Counter_Y.OUTPUTSELECT
increment => colour.OUTPUTSELECT
increment => colour.OUTPUTSELECT
increment => colour.OUTPUTSELECT
increment => colour.OUTPUTSELECT
increment => colour.OUTPUTSELECT
increment => colour.OUTPUTSELECT
increment => colour.OUTPUTSELECT
increment => colour.OUTPUTSELECT
increment => colour.OUTPUTSELECT
increment => draw_done.OUTPUTSELECT
increment => memory_address_map.OUTPUTSELECT
increment => memory_address_map.OUTPUTSELECT
increment => memory_address_map.OUTPUTSELECT
increment => memory_address_map.OUTPUTSELECT
increment => memory_address_map.OUTPUTSELECT
increment => memory_address_map.OUTPUTSELECT
increment => memory_address_map.OUTPUTSELECT
increment => memory_address_map.OUTPUTSELECT
increment => memory_address_map.OUTPUTSELECT
increment => memory_address_map.OUTPUTSELECT
increment => memory_address_map.OUTPUTSELECT
increment => memory_address_map.OUTPUTSELECT
increment => memory_address_map.OUTPUTSELECT
increment => memory_address_map.OUTPUTSELECT
increment => memory_address_map.OUTPUTSELECT
increment => counter_memory_x_car.OUTPUTSELECT
increment => counter_memory_x_car.OUTPUTSELECT
increment => counter_memory_x_car.OUTPUTSELECT
increment => counter_memory_x_car.OUTPUTSELECT
increment => counter_memory_x_car.OUTPUTSELECT
increment => counter_memory_x_car.OUTPUTSELECT
increment => counter_memory_x_car.OUTPUTSELECT
increment => counter_memory_x_car.OUTPUTSELECT
increment => counter_memory_y_car.OUTPUTSELECT
increment => counter_memory_y_car.OUTPUTSELECT
increment => counter_memory_y_car.OUTPUTSELECT
increment => counter_memory_y_car.OUTPUTSELECT
increment => counter_memory_y_car.OUTPUTSELECT
increment => counter_memory_y_car.OUTPUTSELECT
increment => counter_memory_y_car.OUTPUTSELECT
increment => two_cycle_delay.OUTPUTSELECT
increment => two_cycle_delay.OUTPUTSELECT
destroyed_state => ~NO_FANOUT~
delay_frames[0] => delay_frames[0].IN1
delay_frames[1] => delay_frames[1].IN1
delay_frames[2] => delay_frames[2].IN1
delay_frames[3] => delay_frames[3].IN1
delay_frames[4] => delay_frames[4].IN1
delay_frames[5] => delay_frames[5].IN1
delay_frames[6] => delay_frames[6].IN1
delay_frames[7] => delay_frames[7].IN1
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[3] <= colour[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[4] <= colour[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[5] <= colour[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[6] <= colour[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[7] <= colour[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[8] <= colour[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coordinates[0] <= coordinates[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coordinates[1] <= coordinates[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coordinates[2] <= coordinates[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coordinates[3] <= coordinates[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coordinates[4] <= coordinates[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coordinates[5] <= coordinates[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coordinates[6] <= coordinates[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coordinates[7] <= coordinates[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coordinates[8] <= coordinates[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coordinates[9] <= coordinates[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coordinates[10] <= coordinates[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coordinates[11] <= coordinates[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coordinates[12] <= coordinates[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coordinates[13] <= coordinates[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coordinates[14] <= coordinates[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[0] <= Counter_X[0].DB_MAX_OUTPUT_PORT_TYPE
Counter_X[1] <= Counter_X[1].DB_MAX_OUTPUT_PORT_TYPE
Counter_X[2] <= Counter_X[2].DB_MAX_OUTPUT_PORT_TYPE
Counter_X[3] <= Counter_X[3].DB_MAX_OUTPUT_PORT_TYPE
Counter_X[4] <= Counter_X[4].DB_MAX_OUTPUT_PORT_TYPE
Counter_X[5] <= Counter_X[5].DB_MAX_OUTPUT_PORT_TYPE
Counter_X[6] <= Counter_X[6].DB_MAX_OUTPUT_PORT_TYPE
Counter_X[7] <= Counter_X[7].DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[0] <= Counter_Y[0].DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[1] <= Counter_Y[1].DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[2] <= Counter_Y[2].DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[3] <= Counter_Y[3].DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[4] <= Counter_Y[4].DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[5] <= Counter_Y[5].DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[6] <= Counter_Y[6].DB_MAX_OUTPUT_PORT_TYPE
initial_delay_done <= initial_delay_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
draw_done <= draw_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
erase_done <= erase_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE241Project|car:CAR1|datapath_car:d0|DelayCounter:d1
Clock => delay_done~reg0.CLK
Clock => clock_counter[0].CLK
Clock => clock_counter[1].CLK
Clock => clock_counter[2].CLK
Clock => clock_counter[3].CLK
Clock => clock_counter[4].CLK
Clock => clock_counter[5].CLK
Clock => clock_counter[6].CLK
Clock => clock_counter[7].CLK
Clock => clock_counter[8].CLK
Clock => clock_counter[9].CLK
Clock => clock_counter[10].CLK
Clock => clock_counter[11].CLK
Clock => clock_counter[12].CLK
Clock => clock_counter[13].CLK
Clock => clock_counter[14].CLK
Clock => clock_counter[15].CLK
Clock => clock_counter[16].CLK
Clock => clock_counter[17].CLK
Clock => clock_counter[18].CLK
Clock => clock_counter[19].CLK
Clock => clock_counter[20].CLK
Clock => frame_counter[0].CLK
Clock => frame_counter[1].CLK
Clock => frame_counter[2].CLK
Clock => frame_counter[3].CLK
Clock => frame_counter[4].CLK
Clock => frame_counter[5].CLK
Clock => frame_counter[6].CLK
Clock => frame_counter[7].CLK
resetn => frame_counter.OUTPUTSELECT
resetn => frame_counter.OUTPUTSELECT
resetn => frame_counter.OUTPUTSELECT
resetn => frame_counter.OUTPUTSELECT
resetn => frame_counter.OUTPUTSELECT
resetn => frame_counter.OUTPUTSELECT
resetn => frame_counter.OUTPUTSELECT
resetn => frame_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => clock_counter.OUTPUTSELECT
resetn => delay_done.OUTPUTSELECT
delay_length[0] => LessThan1.IN8
delay_length[1] => LessThan1.IN7
delay_length[2] => LessThan1.IN6
delay_length[3] => LessThan1.IN5
delay_length[4] => LessThan1.IN4
delay_length[5] => LessThan1.IN3
delay_length[6] => LessThan1.IN2
delay_length[7] => LessThan1.IN1
Enable => always0.IN1
delay_done <= delay_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE241Project|car:CAR1|datapath_car:d0|ram19200x9_map_background:map_background
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a


|ECE241Project|car:CAR1|datapath_car:d0|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
wren_a => altsyncram_t3q1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t3q1:auto_generated.data_a[0]
data_a[1] => altsyncram_t3q1:auto_generated.data_a[1]
data_a[2] => altsyncram_t3q1:auto_generated.data_a[2]
data_a[3] => altsyncram_t3q1:auto_generated.data_a[3]
data_a[4] => altsyncram_t3q1:auto_generated.data_a[4]
data_a[5] => altsyncram_t3q1:auto_generated.data_a[5]
data_a[6] => altsyncram_t3q1:auto_generated.data_a[6]
data_a[7] => altsyncram_t3q1:auto_generated.data_a[7]
data_a[8] => altsyncram_t3q1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t3q1:auto_generated.address_a[0]
address_a[1] => altsyncram_t3q1:auto_generated.address_a[1]
address_a[2] => altsyncram_t3q1:auto_generated.address_a[2]
address_a[3] => altsyncram_t3q1:auto_generated.address_a[3]
address_a[4] => altsyncram_t3q1:auto_generated.address_a[4]
address_a[5] => altsyncram_t3q1:auto_generated.address_a[5]
address_a[6] => altsyncram_t3q1:auto_generated.address_a[6]
address_a[7] => altsyncram_t3q1:auto_generated.address_a[7]
address_a[8] => altsyncram_t3q1:auto_generated.address_a[8]
address_a[9] => altsyncram_t3q1:auto_generated.address_a[9]
address_a[10] => altsyncram_t3q1:auto_generated.address_a[10]
address_a[11] => altsyncram_t3q1:auto_generated.address_a[11]
address_a[12] => altsyncram_t3q1:auto_generated.address_a[12]
address_a[13] => altsyncram_t3q1:auto_generated.address_a[13]
address_a[14] => altsyncram_t3q1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t3q1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t3q1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t3q1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t3q1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t3q1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t3q1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t3q1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t3q1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t3q1:auto_generated.q_a[7]
q_a[8] <= altsyncram_t3q1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECE241Project|car:CAR1|datapath_car:d0|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[3] => ram_block1a21.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[4] => ram_block1a22.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[5] => ram_block1a23.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[6] => ram_block1a24.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[7] => ram_block1a25.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
data_a[8] => ram_block1a26.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
q_a[8] <= mux_ofb:mux2.result[8]
wren_a => decode_7la:decode3.enable


|ECE241Project|car:CAR1|datapath_car:d0|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_7la:decode3
data[0] => w_anode255w[1].IN0
data[0] => w_anode268w[1].IN1
data[0] => w_anode276w[1].IN0
data[0] => w_anode284w[1].IN1
data[1] => w_anode255w[2].IN0
data[1] => w_anode268w[2].IN0
data[1] => w_anode276w[2].IN1
data[1] => w_anode284w[2].IN1
enable => w_anode255w[1].IN0
enable => w_anode268w[1].IN0
enable => w_anode276w[1].IN0
enable => w_anode284w[1].IN0
eq[0] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode268w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE


|ECE241Project|car:CAR1|datapath_car:d0|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_01a:rden_decode
data[0] => w_anode293w[1].IN0
data[0] => w_anode307w[1].IN1
data[0] => w_anode316w[1].IN0
data[0] => w_anode325w[1].IN1
data[1] => w_anode293w[2].IN0
data[1] => w_anode307w[2].IN0
data[1] => w_anode316w[2].IN1
data[1] => w_anode325w[2].IN1
eq[0] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode307w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode316w[2].DB_MAX_OUTPUT_PORT_TYPE


|ECE241Project|car:CAR1|datapath_car:d0|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|mux_ofb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data1_wire[0].IN0
data[10] => data1_wire[1].IN0
data[11] => data1_wire[2].IN0
data[12] => data1_wire[3].IN0
data[13] => data1_wire[4].IN0
data[14] => data1_wire[5].IN0
data[15] => data1_wire[6].IN0
data[16] => data1_wire[7].IN0
data[17] => data1_wire[8].IN0
data[18] => data2_wire[0].IN0
data[19] => data2_wire[1].IN0
data[20] => data2_wire[2].IN0
data[21] => data2_wire[3].IN0
data[22] => data2_wire[4].IN0
data[23] => data2_wire[5].IN0
data[24] => data2_wire[6].IN0
data[25] => data2_wire[7].IN0
data[26] => data2_wire[8].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[8].IN0
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|ECE241Project|car:CAR1|datapath_car:d0|draw_car:c1
clk => clk.IN1
resetn => counter_x.OUTPUTSELECT
resetn => counter_x.OUTPUTSELECT
resetn => counter_x.OUTPUTSELECT
resetn => counter_x.OUTPUTSELECT
resetn => counter_x.OUTPUTSELECT
resetn => counter_y.OUTPUTSELECT
resetn => counter_y.OUTPUTSELECT
resetn => counter_y.OUTPUTSELECT
resetn => counter_y.OUTPUTSELECT
resetn => counter_y.OUTPUTSELECT
resetn => one_clk_delay.OUTPUTSELECT
resetn => one_clk_delay.OUTPUTSELECT
resetn => draw_done~reg0.ENA
COUNTER_X[0] => Add3.IN8
COUNTER_X[0] => Add4.IN9
COUNTER_X[1] => Add3.IN7
COUNTER_X[1] => Add4.IN8
COUNTER_X[2] => Add3.IN5
COUNTER_X[2] => Add3.IN6
COUNTER_X[3] => Add3.IN3
COUNTER_X[3] => Add3.IN4
COUNTER_Y[0] => Add5.IN8
COUNTER_Y[0] => Add6.IN7
COUNTER_Y[1] => Add5.IN7
COUNTER_Y[1] => Add6.IN6
COUNTER_Y[2] => Add5.IN5
COUNTER_Y[2] => Add5.IN6
COUNTER_Y[3] => Add5.IN3
COUNTER_Y[3] => Add5.IN4
colour[0] <= ram400x9_car:car_unit.q
colour[1] <= ram400x9_car:car_unit.q
colour[2] <= ram400x9_car:car_unit.q
colour[3] <= ram400x9_car:car_unit.q
colour[4] <= ram400x9_car:car_unit.q
colour[5] <= ram400x9_car:car_unit.q
colour[6] <= ram400x9_car:car_unit.q
colour[7] <= ram400x9_car:car_unit.q
colour[8] <= ram400x9_car:car_unit.q
draw_done <= draw_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= counter_x[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= counter_x[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= counter_y[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= counter_y[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE


|ECE241Project|car:CAR1|datapath_car:d0|draw_car:c1|memory_address_translator_20x20:m1
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => Add1.IN12
x[3] => Add1.IN11
x[4] => Add1.IN10
y[0] => Add0.IN10
y[0] => Add1.IN14
y[1] => Add0.IN9
y[1] => Add1.IN13
y[2] => Add0.IN7
y[2] => Add0.IN8
y[3] => Add0.IN5
y[3] => Add0.IN6
y[4] => Add0.IN3
y[4] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|ECE241Project|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a


|ECE241Project|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component
wren_a => altsyncram_43o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_43o1:auto_generated.data_a[0]
data_a[1] => altsyncram_43o1:auto_generated.data_a[1]
data_a[2] => altsyncram_43o1:auto_generated.data_a[2]
data_a[3] => altsyncram_43o1:auto_generated.data_a[3]
data_a[4] => altsyncram_43o1:auto_generated.data_a[4]
data_a[5] => altsyncram_43o1:auto_generated.data_a[5]
data_a[6] => altsyncram_43o1:auto_generated.data_a[6]
data_a[7] => altsyncram_43o1:auto_generated.data_a[7]
data_a[8] => altsyncram_43o1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_43o1:auto_generated.address_a[0]
address_a[1] => altsyncram_43o1:auto_generated.address_a[1]
address_a[2] => altsyncram_43o1:auto_generated.address_a[2]
address_a[3] => altsyncram_43o1:auto_generated.address_a[3]
address_a[4] => altsyncram_43o1:auto_generated.address_a[4]
address_a[5] => altsyncram_43o1:auto_generated.address_a[5]
address_a[6] => altsyncram_43o1:auto_generated.address_a[6]
address_a[7] => altsyncram_43o1:auto_generated.address_a[7]
address_a[8] => altsyncram_43o1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_43o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_43o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_43o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_43o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_43o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_43o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_43o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_43o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_43o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_43o1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECE241Project|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|ECE241Project|car:CAR1|control_car:c0
clk => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
initiate => Selector1.IN3
initiate => Selector0.IN2
car_destroyed => next_state.OUTPUTSELECT
car_destroyed => next_state.OUTPUTSELECT
car_destroyed => Selector5.IN3
enable_draw => Selector4.IN3
enable_draw => Selector3.IN1
initial_delay_done => Selector3.IN3
initial_delay_done => Selector1.IN1
draw_done => Selector3.IN4
draw_done => Selector2.IN2
erase_done => next_state.DATAA
erase_done => next_state.DATAA
wait_start <= wait_start.DB_MAX_OUTPUT_PORT_TYPE
delay <= delay.DB_MAX_OUTPUT_PORT_TYPE
draw_car <= draw_car.DB_MAX_OUTPUT_PORT_TYPE
draw_wait <= draw_wait.DB_MAX_OUTPUT_PORT_TYPE
erase_car <= erase_car.DB_MAX_OUTPUT_PORT_TYPE
increment <= increment.DB_MAX_OUTPUT_PORT_TYPE
destroyed_state <= destroyed_state.DB_MAX_OUTPUT_PORT_TYPE


