$date
	Wed Jan 31 21:54:17 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # clrn $end
$var reg 1 $ t $end
$scope module t_ff $end
$var wire 1 " clk $end
$var wire 1 # clrn $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
1"
0!
$end
#1
0"
1#
#2
1!
1"
#3
0"
0$
#4
1"
#5
0"
1$
#6
0!
1"
#7
0"
#8
1!
1"
#9
0"
#10
0!
1"
#11
0"
#12
1!
1"
#13
0"
#14
0!
1"
#15
0"
0$
#16
1"
#17
0"
1$
#18
1!
1"
#19
0"
#20
0!
1"
#21
0"
#22
1!
1"
#23
0"
