
praca_przejsciowa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055dc  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008cc  0800587c  0800587c  0001587c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    000000d8  08006148  08006148  00016148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000168  08006220  08006220  00016220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  08006388  08006388  00016388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  0800638c  0800638c  0001638c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000104  20000000  08006390  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00003ea8  20000104  08006494  00020104  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20003fac  08006494  00023fac  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002dc42  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004612  00000000  00000000  0004dd76  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000e3f5  00000000  00000000  00052388  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000015c0  00000000  00000000  00060780  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001538  00000000  00000000  00061d40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000ae5a  00000000  00000000  00063278  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00008cb4  00000000  00000000  0006e0d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00076d86  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000041b0  00000000  00000000  00076e04  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      00000076  00000000  00000000  0007afb4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	20000104 	.word	0x20000104
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08005864 	.word	0x08005864

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	20000108 	.word	0x20000108
 80002dc:	08005864 	.word	0x08005864

080002e0 <selfrel_offset31>:
 80002e0:	6803      	ldr	r3, [r0, #0]
 80002e2:	005a      	lsls	r2, r3, #1
 80002e4:	bf4c      	ite	mi
 80002e6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80002ea:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 80002ee:	4418      	add	r0, r3
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop

080002f4 <search_EIT_table>:
 80002f4:	b361      	cbz	r1, 8000350 <search_EIT_table+0x5c>
 80002f6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002fa:	f101 3aff 	add.w	sl, r1, #4294967295
 80002fe:	4690      	mov	r8, r2
 8000300:	4606      	mov	r6, r0
 8000302:	46d1      	mov	r9, sl
 8000304:	2700      	movs	r7, #0
 8000306:	eb07 0409 	add.w	r4, r7, r9
 800030a:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 800030e:	1064      	asrs	r4, r4, #1
 8000310:	00e5      	lsls	r5, r4, #3
 8000312:	1971      	adds	r1, r6, r5
 8000314:	4608      	mov	r0, r1
 8000316:	f7ff ffe3 	bl	80002e0 <selfrel_offset31>
 800031a:	45a2      	cmp	sl, r4
 800031c:	4683      	mov	fp, r0
 800031e:	f105 0008 	add.w	r0, r5, #8
 8000322:	4430      	add	r0, r6
 8000324:	d009      	beq.n	800033a <search_EIT_table+0x46>
 8000326:	f7ff ffdb 	bl	80002e0 <selfrel_offset31>
 800032a:	45c3      	cmp	fp, r8
 800032c:	f100 30ff 	add.w	r0, r0, #4294967295
 8000330:	d805      	bhi.n	800033e <search_EIT_table+0x4a>
 8000332:	4540      	cmp	r0, r8
 8000334:	d209      	bcs.n	800034a <search_EIT_table+0x56>
 8000336:	1c67      	adds	r7, r4, #1
 8000338:	e7e5      	b.n	8000306 <search_EIT_table+0x12>
 800033a:	45c3      	cmp	fp, r8
 800033c:	d905      	bls.n	800034a <search_EIT_table+0x56>
 800033e:	42a7      	cmp	r7, r4
 8000340:	d002      	beq.n	8000348 <search_EIT_table+0x54>
 8000342:	f104 39ff 	add.w	r9, r4, #4294967295
 8000346:	e7de      	b.n	8000306 <search_EIT_table+0x12>
 8000348:	2100      	movs	r1, #0
 800034a:	4608      	mov	r0, r1
 800034c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000350:	4608      	mov	r0, r1
 8000352:	4770      	bx	lr

08000354 <__gnu_unwind_get_pr_addr>:
 8000354:	2801      	cmp	r0, #1
 8000356:	d007      	beq.n	8000368 <__gnu_unwind_get_pr_addr+0x14>
 8000358:	2802      	cmp	r0, #2
 800035a:	d007      	beq.n	800036c <__gnu_unwind_get_pr_addr+0x18>
 800035c:	4b04      	ldr	r3, [pc, #16]	; (8000370 <__gnu_unwind_get_pr_addr+0x1c>)
 800035e:	2800      	cmp	r0, #0
 8000360:	bf0c      	ite	eq
 8000362:	4618      	moveq	r0, r3
 8000364:	2000      	movne	r0, #0
 8000366:	4770      	bx	lr
 8000368:	4802      	ldr	r0, [pc, #8]	; (8000374 <__gnu_unwind_get_pr_addr+0x20>)
 800036a:	4770      	bx	lr
 800036c:	4802      	ldr	r0, [pc, #8]	; (8000378 <__gnu_unwind_get_pr_addr+0x24>)
 800036e:	4770      	bx	lr
 8000370:	08000a59 	.word	0x08000a59
 8000374:	08000a5d 	.word	0x08000a5d
 8000378:	08000a61 	.word	0x08000a61

0800037c <get_eit_entry>:
 800037c:	b530      	push	{r4, r5, lr}
 800037e:	4b24      	ldr	r3, [pc, #144]	; (8000410 <get_eit_entry+0x94>)
 8000380:	b083      	sub	sp, #12
 8000382:	4604      	mov	r4, r0
 8000384:	1e8d      	subs	r5, r1, #2
 8000386:	b37b      	cbz	r3, 80003e8 <get_eit_entry+0x6c>
 8000388:	a901      	add	r1, sp, #4
 800038a:	4628      	mov	r0, r5
 800038c:	f3af 8000 	nop.w
 8000390:	b320      	cbz	r0, 80003dc <get_eit_entry+0x60>
 8000392:	9901      	ldr	r1, [sp, #4]
 8000394:	462a      	mov	r2, r5
 8000396:	f7ff ffad 	bl	80002f4 <search_EIT_table>
 800039a:	4601      	mov	r1, r0
 800039c:	b1f0      	cbz	r0, 80003dc <get_eit_entry+0x60>
 800039e:	f7ff ff9f 	bl	80002e0 <selfrel_offset31>
 80003a2:	684b      	ldr	r3, [r1, #4]
 80003a4:	64a0      	str	r0, [r4, #72]	; 0x48
 80003a6:	2b01      	cmp	r3, #1
 80003a8:	d012      	beq.n	80003d0 <get_eit_entry+0x54>
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f101 0004 	add.w	r0, r1, #4
 80003b0:	db20      	blt.n	80003f4 <get_eit_entry+0x78>
 80003b2:	f7ff ff95 	bl	80002e0 <selfrel_offset31>
 80003b6:	2300      	movs	r3, #0
 80003b8:	64e0      	str	r0, [r4, #76]	; 0x4c
 80003ba:	6523      	str	r3, [r4, #80]	; 0x50
 80003bc:	6803      	ldr	r3, [r0, #0]
 80003be:	2b00      	cmp	r3, #0
 80003c0:	db1c      	blt.n	80003fc <get_eit_entry+0x80>
 80003c2:	f7ff ff8d 	bl	80002e0 <selfrel_offset31>
 80003c6:	2300      	movs	r3, #0
 80003c8:	6120      	str	r0, [r4, #16]
 80003ca:	4618      	mov	r0, r3
 80003cc:	b003      	add	sp, #12
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	2300      	movs	r3, #0
 80003d2:	6123      	str	r3, [r4, #16]
 80003d4:	2305      	movs	r3, #5
 80003d6:	4618      	mov	r0, r3
 80003d8:	b003      	add	sp, #12
 80003da:	bd30      	pop	{r4, r5, pc}
 80003dc:	2300      	movs	r3, #0
 80003de:	6123      	str	r3, [r4, #16]
 80003e0:	2309      	movs	r3, #9
 80003e2:	4618      	mov	r0, r3
 80003e4:	b003      	add	sp, #12
 80003e6:	bd30      	pop	{r4, r5, pc}
 80003e8:	490a      	ldr	r1, [pc, #40]	; (8000414 <get_eit_entry+0x98>)
 80003ea:	480b      	ldr	r0, [pc, #44]	; (8000418 <get_eit_entry+0x9c>)
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	10c9      	asrs	r1, r1, #3
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e7cf      	b.n	8000394 <get_eit_entry+0x18>
 80003f4:	2301      	movs	r3, #1
 80003f6:	64e0      	str	r0, [r4, #76]	; 0x4c
 80003f8:	6523      	str	r3, [r4, #80]	; 0x50
 80003fa:	e7df      	b.n	80003bc <get_eit_entry+0x40>
 80003fc:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000400:	f7ff ffa8 	bl	8000354 <__gnu_unwind_get_pr_addr>
 8000404:	2800      	cmp	r0, #0
 8000406:	6120      	str	r0, [r4, #16]
 8000408:	bf14      	ite	ne
 800040a:	2300      	movne	r3, #0
 800040c:	2309      	moveq	r3, #9
 800040e:	e7dc      	b.n	80003ca <get_eit_entry+0x4e>
 8000410:	00000000 	.word	0x00000000
 8000414:	08006388 	.word	0x08006388
 8000418:	08006220 	.word	0x08006220

0800041c <restore_non_core_regs>:
 800041c:	6803      	ldr	r3, [r0, #0]
 800041e:	07da      	lsls	r2, r3, #31
 8000420:	b510      	push	{r4, lr}
 8000422:	4604      	mov	r4, r0
 8000424:	d406      	bmi.n	8000434 <restore_non_core_regs+0x18>
 8000426:	079b      	lsls	r3, r3, #30
 8000428:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800042c:	d509      	bpl.n	8000442 <restore_non_core_regs+0x26>
 800042e:	f000 fc51 	bl	8000cd4 <__gnu_Unwind_Restore_VFP_D>
 8000432:	6823      	ldr	r3, [r4, #0]
 8000434:	0759      	lsls	r1, r3, #29
 8000436:	d509      	bpl.n	800044c <restore_non_core_regs+0x30>
 8000438:	071a      	lsls	r2, r3, #28
 800043a:	d50e      	bpl.n	800045a <restore_non_core_regs+0x3e>
 800043c:	06db      	lsls	r3, r3, #27
 800043e:	d513      	bpl.n	8000468 <restore_non_core_regs+0x4c>
 8000440:	bd10      	pop	{r4, pc}
 8000442:	f000 fc3f 	bl	8000cc4 <__gnu_Unwind_Restore_VFP>
 8000446:	6823      	ldr	r3, [r4, #0]
 8000448:	0759      	lsls	r1, r3, #29
 800044a:	d4f5      	bmi.n	8000438 <restore_non_core_regs+0x1c>
 800044c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8000450:	f000 fc48 	bl	8000ce4 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000454:	6823      	ldr	r3, [r4, #0]
 8000456:	071a      	lsls	r2, r3, #28
 8000458:	d4f0      	bmi.n	800043c <restore_non_core_regs+0x20>
 800045a:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800045e:	f000 fc49 	bl	8000cf4 <__gnu_Unwind_Restore_WMMXD>
 8000462:	6823      	ldr	r3, [r4, #0]
 8000464:	06db      	lsls	r3, r3, #27
 8000466:	d4eb      	bmi.n	8000440 <restore_non_core_regs+0x24>
 8000468:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 800046c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000470:	f000 bc84 	b.w	8000d7c <__gnu_Unwind_Restore_WMMXC>

08000474 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8000474:	6803      	ldr	r3, [r0, #0]
 8000476:	b103      	cbz	r3, 800047a <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8000478:	4403      	add	r3, r0
 800047a:	4618      	mov	r0, r3
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop

08000480 <__gnu_unwind_24bit.isra.1>:
 8000480:	2009      	movs	r0, #9
 8000482:	4770      	bx	lr

08000484 <_Unwind_DebugHook>:
 8000484:	4770      	bx	lr
 8000486:	bf00      	nop

08000488 <unwind_phase2>:
 8000488:	b570      	push	{r4, r5, r6, lr}
 800048a:	4604      	mov	r4, r0
 800048c:	460d      	mov	r5, r1
 800048e:	e008      	b.n	80004a2 <unwind_phase2+0x1a>
 8000490:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8000492:	6163      	str	r3, [r4, #20]
 8000494:	462a      	mov	r2, r5
 8000496:	6923      	ldr	r3, [r4, #16]
 8000498:	4621      	mov	r1, r4
 800049a:	2001      	movs	r0, #1
 800049c:	4798      	blx	r3
 800049e:	2808      	cmp	r0, #8
 80004a0:	d108      	bne.n	80004b4 <unwind_phase2+0x2c>
 80004a2:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80004a4:	4620      	mov	r0, r4
 80004a6:	f7ff ff69 	bl	800037c <get_eit_entry>
 80004aa:	4606      	mov	r6, r0
 80004ac:	2800      	cmp	r0, #0
 80004ae:	d0ef      	beq.n	8000490 <unwind_phase2+0x8>
 80004b0:	f005 f97b 	bl	80057aa <abort>
 80004b4:	2807      	cmp	r0, #7
 80004b6:	d1fb      	bne.n	80004b0 <unwind_phase2+0x28>
 80004b8:	4630      	mov	r0, r6
 80004ba:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80004bc:	f7ff ffe2 	bl	8000484 <_Unwind_DebugHook>
 80004c0:	1d28      	adds	r0, r5, #4
 80004c2:	f000 fbf3 	bl	8000cac <__restore_core_regs>
 80004c6:	bf00      	nop

080004c8 <unwind_phase2_forced>:
 80004c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80004cc:	1d0c      	adds	r4, r1, #4
 80004ce:	4605      	mov	r5, r0
 80004d0:	4692      	mov	sl, r2
 80004d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80004d4:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80004d8:	ae03      	add	r6, sp, #12
 80004da:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80004dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80004de:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80004e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80004e2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80004e4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80004e8:	ac02      	add	r4, sp, #8
 80004ea:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80004ee:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80004f2:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80004f6:	2300      	movs	r3, #0
 80004f8:	4628      	mov	r0, r5
 80004fa:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80004fc:	6023      	str	r3, [r4, #0]
 80004fe:	f7ff ff3d 	bl	800037c <get_eit_entry>
 8000502:	f1ba 0f00 	cmp.w	sl, #0
 8000506:	4607      	mov	r7, r0
 8000508:	bf14      	ite	ne
 800050a:	260a      	movne	r6, #10
 800050c:	2609      	moveq	r6, #9
 800050e:	b17f      	cbz	r7, 8000530 <unwind_phase2_forced+0x68>
 8000510:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000512:	f046 0110 	orr.w	r1, r6, #16
 8000516:	e88d 0210 	stmia.w	sp, {r4, r9}
 800051a:	462a      	mov	r2, r5
 800051c:	6463      	str	r3, [r4, #68]	; 0x44
 800051e:	2001      	movs	r0, #1
 8000520:	462b      	mov	r3, r5
 8000522:	47c0      	blx	r8
 8000524:	bb78      	cbnz	r0, 8000586 <unwind_phase2_forced+0xbe>
 8000526:	4638      	mov	r0, r7
 8000528:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000532:	616b      	str	r3, [r5, #20]
 8000534:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000538:	4621      	mov	r1, r4
 800053a:	a87a      	add	r0, sp, #488	; 0x1e8
 800053c:	f005 f92a 	bl	8005794 <memcpy>
 8000540:	692b      	ldr	r3, [r5, #16]
 8000542:	aa7a      	add	r2, sp, #488	; 0x1e8
 8000544:	4629      	mov	r1, r5
 8000546:	4630      	mov	r0, r6
 8000548:	4798      	blx	r3
 800054a:	9b88      	ldr	r3, [sp, #544]	; 0x220
 800054c:	4682      	mov	sl, r0
 800054e:	e88d 0210 	stmia.w	sp, {r4, r9}
 8000552:	4631      	mov	r1, r6
 8000554:	6463      	str	r3, [r4, #68]	; 0x44
 8000556:	462a      	mov	r2, r5
 8000558:	462b      	mov	r3, r5
 800055a:	2001      	movs	r0, #1
 800055c:	47c0      	blx	r8
 800055e:	b990      	cbnz	r0, 8000586 <unwind_phase2_forced+0xbe>
 8000560:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000564:	a97a      	add	r1, sp, #488	; 0x1e8
 8000566:	4620      	mov	r0, r4
 8000568:	f005 f914 	bl	8005794 <memcpy>
 800056c:	f1ba 0f08 	cmp.w	sl, #8
 8000570:	d106      	bne.n	8000580 <unwind_phase2_forced+0xb8>
 8000572:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000574:	4628      	mov	r0, r5
 8000576:	f7ff ff01 	bl	800037c <get_eit_entry>
 800057a:	2609      	movs	r6, #9
 800057c:	4607      	mov	r7, r0
 800057e:	e7c6      	b.n	800050e <unwind_phase2_forced+0x46>
 8000580:	f1ba 0f07 	cmp.w	sl, #7
 8000584:	d005      	beq.n	8000592 <unwind_phase2_forced+0xca>
 8000586:	2709      	movs	r7, #9
 8000588:	4638      	mov	r0, r7
 800058a:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000592:	4638      	mov	r0, r7
 8000594:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000596:	f7ff ff75 	bl	8000484 <_Unwind_DebugHook>
 800059a:	a803      	add	r0, sp, #12
 800059c:	f000 fb86 	bl	8000cac <__restore_core_regs>

080005a0 <_Unwind_GetCFA>:
 80005a0:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80005a2:	4770      	bx	lr

080005a4 <__gnu_Unwind_RaiseException>:
 80005a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005a6:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80005a8:	640b      	str	r3, [r1, #64]	; 0x40
 80005aa:	1d0e      	adds	r6, r1, #4
 80005ac:	460f      	mov	r7, r1
 80005ae:	4604      	mov	r4, r0
 80005b0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80005b2:	b0f9      	sub	sp, #484	; 0x1e4
 80005b4:	ad01      	add	r5, sp, #4
 80005b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80005b8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80005ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80005bc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80005be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80005c0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80005c4:	f04f 36ff 	mov.w	r6, #4294967295
 80005c8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80005cc:	9600      	str	r6, [sp, #0]
 80005ce:	e006      	b.n	80005de <__gnu_Unwind_RaiseException+0x3a>
 80005d0:	6923      	ldr	r3, [r4, #16]
 80005d2:	466a      	mov	r2, sp
 80005d4:	4621      	mov	r1, r4
 80005d6:	4798      	blx	r3
 80005d8:	2808      	cmp	r0, #8
 80005da:	4605      	mov	r5, r0
 80005dc:	d108      	bne.n	80005f0 <__gnu_Unwind_RaiseException+0x4c>
 80005de:	9910      	ldr	r1, [sp, #64]	; 0x40
 80005e0:	4620      	mov	r0, r4
 80005e2:	f7ff fecb 	bl	800037c <get_eit_entry>
 80005e6:	2800      	cmp	r0, #0
 80005e8:	d0f2      	beq.n	80005d0 <__gnu_Unwind_RaiseException+0x2c>
 80005ea:	2009      	movs	r0, #9
 80005ec:	b079      	add	sp, #484	; 0x1e4
 80005ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f0:	4668      	mov	r0, sp
 80005f2:	f7ff ff13 	bl	800041c <restore_non_core_regs>
 80005f6:	2d06      	cmp	r5, #6
 80005f8:	d1f7      	bne.n	80005ea <__gnu_Unwind_RaiseException+0x46>
 80005fa:	4639      	mov	r1, r7
 80005fc:	4620      	mov	r0, r4
 80005fe:	f7ff ff43 	bl	8000488 <unwind_phase2>
 8000602:	bf00      	nop

08000604 <__gnu_Unwind_ForcedUnwind>:
 8000604:	b430      	push	{r4, r5}
 8000606:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8000608:	60c1      	str	r1, [r0, #12]
 800060a:	6182      	str	r2, [r0, #24]
 800060c:	4619      	mov	r1, r3
 800060e:	641d      	str	r5, [r3, #64]	; 0x40
 8000610:	2200      	movs	r2, #0
 8000612:	bc30      	pop	{r4, r5}
 8000614:	e758      	b.n	80004c8 <unwind_phase2_forced>
 8000616:	bf00      	nop

08000618 <__gnu_Unwind_Resume>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	68c6      	ldr	r6, [r0, #12]
 800061c:	6943      	ldr	r3, [r0, #20]
 800061e:	640b      	str	r3, [r1, #64]	; 0x40
 8000620:	b126      	cbz	r6, 800062c <__gnu_Unwind_Resume+0x14>
 8000622:	2201      	movs	r2, #1
 8000624:	f7ff ff50 	bl	80004c8 <unwind_phase2_forced>
 8000628:	f005 f8bf 	bl	80057aa <abort>
 800062c:	6903      	ldr	r3, [r0, #16]
 800062e:	460a      	mov	r2, r1
 8000630:	4604      	mov	r4, r0
 8000632:	460d      	mov	r5, r1
 8000634:	4601      	mov	r1, r0
 8000636:	2002      	movs	r0, #2
 8000638:	4798      	blx	r3
 800063a:	2807      	cmp	r0, #7
 800063c:	d007      	beq.n	800064e <__gnu_Unwind_Resume+0x36>
 800063e:	2808      	cmp	r0, #8
 8000640:	d103      	bne.n	800064a <__gnu_Unwind_Resume+0x32>
 8000642:	4629      	mov	r1, r5
 8000644:	4620      	mov	r0, r4
 8000646:	f7ff ff1f 	bl	8000488 <unwind_phase2>
 800064a:	f005 f8ae 	bl	80057aa <abort>
 800064e:	4630      	mov	r0, r6
 8000650:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000652:	f7ff ff17 	bl	8000484 <_Unwind_DebugHook>
 8000656:	1d28      	adds	r0, r5, #4
 8000658:	f000 fb28 	bl	8000cac <__restore_core_regs>

0800065c <__gnu_Unwind_Resume_or_Rethrow>:
 800065c:	68c2      	ldr	r2, [r0, #12]
 800065e:	b11a      	cbz	r2, 8000668 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 8000660:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8000662:	640a      	str	r2, [r1, #64]	; 0x40
 8000664:	2200      	movs	r2, #0
 8000666:	e72f      	b.n	80004c8 <unwind_phase2_forced>
 8000668:	e79c      	b.n	80005a4 <__gnu_Unwind_RaiseException>
 800066a:	bf00      	nop

0800066c <_Unwind_Complete>:
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop

08000670 <_Unwind_DeleteException>:
 8000670:	6883      	ldr	r3, [r0, #8]
 8000672:	b113      	cbz	r3, 800067a <_Unwind_DeleteException+0xa>
 8000674:	4601      	mov	r1, r0
 8000676:	2001      	movs	r0, #1
 8000678:	4718      	bx	r3
 800067a:	4770      	bx	lr

0800067c <_Unwind_VRS_Get>:
 800067c:	b500      	push	{lr}
 800067e:	2904      	cmp	r1, #4
 8000680:	d807      	bhi.n	8000692 <_Unwind_VRS_Get+0x16>
 8000682:	e8df f001 	tbb	[pc, r1]
 8000686:	0903      	.short	0x0903
 8000688:	0906      	.short	0x0906
 800068a:	09          	.byte	0x09
 800068b:	00          	.byte	0x00
 800068c:	b90b      	cbnz	r3, 8000692 <_Unwind_VRS_Get+0x16>
 800068e:	2a0f      	cmp	r2, #15
 8000690:	d905      	bls.n	800069e <_Unwind_VRS_Get+0x22>
 8000692:	2002      	movs	r0, #2
 8000694:	f85d fb04 	ldr.w	pc, [sp], #4
 8000698:	2001      	movs	r0, #1
 800069a:	f85d fb04 	ldr.w	pc, [sp], #4
 800069e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80006a2:	4618      	mov	r0, r3
 80006a4:	6853      	ldr	r3, [r2, #4]
 80006a6:	9a01      	ldr	r2, [sp, #4]
 80006a8:	6013      	str	r3, [r2, #0]
 80006aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80006ae:	bf00      	nop

080006b0 <_Unwind_GetGR>:
 80006b0:	b510      	push	{r4, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	2300      	movs	r3, #0
 80006b6:	ac03      	add	r4, sp, #12
 80006b8:	460a      	mov	r2, r1
 80006ba:	9400      	str	r4, [sp, #0]
 80006bc:	4619      	mov	r1, r3
 80006be:	f7ff ffdd 	bl	800067c <_Unwind_VRS_Get>
 80006c2:	9803      	ldr	r0, [sp, #12]
 80006c4:	b004      	add	sp, #16
 80006c6:	bd10      	pop	{r4, pc}

080006c8 <_Unwind_VRS_Set>:
 80006c8:	b500      	push	{lr}
 80006ca:	2904      	cmp	r1, #4
 80006cc:	d807      	bhi.n	80006de <_Unwind_VRS_Set+0x16>
 80006ce:	e8df f001 	tbb	[pc, r1]
 80006d2:	0903      	.short	0x0903
 80006d4:	0906      	.short	0x0906
 80006d6:	09          	.byte	0x09
 80006d7:	00          	.byte	0x00
 80006d8:	b90b      	cbnz	r3, 80006de <_Unwind_VRS_Set+0x16>
 80006da:	2a0f      	cmp	r2, #15
 80006dc:	d905      	bls.n	80006ea <_Unwind_VRS_Set+0x22>
 80006de:	2002      	movs	r0, #2
 80006e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80006e4:	2001      	movs	r0, #1
 80006e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80006ea:	9901      	ldr	r1, [sp, #4]
 80006ec:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80006f0:	6809      	ldr	r1, [r1, #0]
 80006f2:	6051      	str	r1, [r2, #4]
 80006f4:	4618      	mov	r0, r3
 80006f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80006fa:	bf00      	nop

080006fc <_Unwind_SetGR>:
 80006fc:	b510      	push	{r4, lr}
 80006fe:	b084      	sub	sp, #16
 8000700:	ac04      	add	r4, sp, #16
 8000702:	2300      	movs	r3, #0
 8000704:	f844 2d04 	str.w	r2, [r4, #-4]!
 8000708:	460a      	mov	r2, r1
 800070a:	9400      	str	r4, [sp, #0]
 800070c:	4619      	mov	r1, r3
 800070e:	f7ff ffdb 	bl	80006c8 <_Unwind_VRS_Set>
 8000712:	b004      	add	sp, #16
 8000714:	bd10      	pop	{r4, pc}
 8000716:	bf00      	nop

08000718 <__gnu_Unwind_Backtrace>:
 8000718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800071a:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 800071c:	6413      	str	r3, [r2, #64]	; 0x40
 800071e:	1d15      	adds	r5, r2, #4
 8000720:	4607      	mov	r7, r0
 8000722:	460e      	mov	r6, r1
 8000724:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000726:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 800072a:	ac17      	add	r4, sp, #92	; 0x5c
 800072c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800072e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000730:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000732:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000734:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000736:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800073a:	f04f 35ff 	mov.w	r5, #4294967295
 800073e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000742:	9516      	str	r5, [sp, #88]	; 0x58
 8000744:	e010      	b.n	8000768 <__gnu_Unwind_Backtrace+0x50>
 8000746:	a816      	add	r0, sp, #88	; 0x58
 8000748:	f7ff ffd8 	bl	80006fc <_Unwind_SetGR>
 800074c:	4631      	mov	r1, r6
 800074e:	a816      	add	r0, sp, #88	; 0x58
 8000750:	47b8      	blx	r7
 8000752:	aa16      	add	r2, sp, #88	; 0x58
 8000754:	4669      	mov	r1, sp
 8000756:	b978      	cbnz	r0, 8000778 <__gnu_Unwind_Backtrace+0x60>
 8000758:	9b04      	ldr	r3, [sp, #16]
 800075a:	2008      	movs	r0, #8
 800075c:	4798      	blx	r3
 800075e:	2805      	cmp	r0, #5
 8000760:	4604      	mov	r4, r0
 8000762:	d00a      	beq.n	800077a <__gnu_Unwind_Backtrace+0x62>
 8000764:	2809      	cmp	r0, #9
 8000766:	d007      	beq.n	8000778 <__gnu_Unwind_Backtrace+0x60>
 8000768:	9926      	ldr	r1, [sp, #152]	; 0x98
 800076a:	4668      	mov	r0, sp
 800076c:	f7ff fe06 	bl	800037c <get_eit_entry>
 8000770:	466a      	mov	r2, sp
 8000772:	210c      	movs	r1, #12
 8000774:	2800      	cmp	r0, #0
 8000776:	d0e6      	beq.n	8000746 <__gnu_Unwind_Backtrace+0x2e>
 8000778:	2409      	movs	r4, #9
 800077a:	a816      	add	r0, sp, #88	; 0x58
 800077c:	f7ff fe4e 	bl	800041c <restore_non_core_regs>
 8000780:	4620      	mov	r0, r4
 8000782:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8000786:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000788 <__gnu_unwind_pr_common>:
 8000788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800078c:	460d      	mov	r5, r1
 800078e:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8000790:	b08b      	sub	sp, #44	; 0x2c
 8000792:	1d0c      	adds	r4, r1, #4
 8000794:	6809      	ldr	r1, [r1, #0]
 8000796:	9107      	str	r1, [sp, #28]
 8000798:	4691      	mov	r9, r2
 800079a:	9408      	str	r4, [sp, #32]
 800079c:	f000 0b03 	and.w	fp, r0, #3
 80007a0:	461e      	mov	r6, r3
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d160      	bne.n	8000868 <__gnu_unwind_pr_common+0xe0>
 80007a6:	0209      	lsls	r1, r1, #8
 80007a8:	2303      	movs	r3, #3
 80007aa:	9107      	str	r1, [sp, #28]
 80007ac:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 80007b0:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 80007b4:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80007b6:	f1bb 0f02 	cmp.w	fp, #2
 80007ba:	bf08      	it	eq
 80007bc:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80007be:	f013 0301 	ands.w	r3, r3, #1
 80007c2:	d140      	bne.n	8000846 <__gnu_unwind_pr_common+0xbe>
 80007c4:	9301      	str	r3, [sp, #4]
 80007c6:	f000 0308 	and.w	r3, r0, #8
 80007ca:	9303      	str	r3, [sp, #12]
 80007cc:	f8d4 8000 	ldr.w	r8, [r4]
 80007d0:	f1b8 0f00 	cmp.w	r8, #0
 80007d4:	d039      	beq.n	800084a <__gnu_unwind_pr_common+0xc2>
 80007d6:	2e02      	cmp	r6, #2
 80007d8:	d043      	beq.n	8000862 <__gnu_unwind_pr_common+0xda>
 80007da:	f8b4 8000 	ldrh.w	r8, [r4]
 80007de:	8867      	ldrh	r7, [r4, #2]
 80007e0:	3404      	adds	r4, #4
 80007e2:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80007e4:	f027 0a01 	bic.w	sl, r7, #1
 80007e8:	210f      	movs	r1, #15
 80007ea:	4648      	mov	r0, r9
 80007ec:	449a      	add	sl, r3
 80007ee:	f7ff ff5f 	bl	80006b0 <_Unwind_GetGR>
 80007f2:	4582      	cmp	sl, r0
 80007f4:	d833      	bhi.n	800085e <__gnu_unwind_pr_common+0xd6>
 80007f6:	f028 0301 	bic.w	r3, r8, #1
 80007fa:	449a      	add	sl, r3
 80007fc:	4550      	cmp	r0, sl
 80007fe:	bf2c      	ite	cs
 8000800:	2000      	movcs	r0, #0
 8000802:	2001      	movcc	r0, #1
 8000804:	007f      	lsls	r7, r7, #1
 8000806:	f007 0702 	and.w	r7, r7, #2
 800080a:	f008 0801 	and.w	r8, r8, #1
 800080e:	ea47 0708 	orr.w	r7, r7, r8
 8000812:	2f01      	cmp	r7, #1
 8000814:	d03e      	beq.n	8000894 <__gnu_unwind_pr_common+0x10c>
 8000816:	d335      	bcc.n	8000884 <__gnu_unwind_pr_common+0xfc>
 8000818:	2f02      	cmp	r7, #2
 800081a:	d11c      	bne.n	8000856 <__gnu_unwind_pr_common+0xce>
 800081c:	6823      	ldr	r3, [r4, #0]
 800081e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000822:	9202      	str	r2, [sp, #8]
 8000824:	f1bb 0f00 	cmp.w	fp, #0
 8000828:	d176      	bne.n	8000918 <__gnu_unwind_pr_common+0x190>
 800082a:	b128      	cbz	r0, 8000838 <__gnu_unwind_pr_common+0xb0>
 800082c:	9903      	ldr	r1, [sp, #12]
 800082e:	2900      	cmp	r1, #0
 8000830:	d07e      	beq.n	8000930 <__gnu_unwind_pr_common+0x1a8>
 8000832:	2a00      	cmp	r2, #0
 8000834:	f000 80a6 	beq.w	8000984 <__gnu_unwind_pr_common+0x1fc>
 8000838:	2b00      	cmp	r3, #0
 800083a:	db77      	blt.n	800092c <__gnu_unwind_pr_common+0x1a4>
 800083c:	9b02      	ldr	r3, [sp, #8]
 800083e:	3301      	adds	r3, #1
 8000840:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8000844:	e7c2      	b.n	80007cc <__gnu_unwind_pr_common+0x44>
 8000846:	2300      	movs	r3, #0
 8000848:	9301      	str	r3, [sp, #4]
 800084a:	2e02      	cmp	r6, #2
 800084c:	dd3e      	ble.n	80008cc <__gnu_unwind_pr_common+0x144>
 800084e:	f7ff fe17 	bl	8000480 <__gnu_unwind_24bit.isra.1>
 8000852:	2800      	cmp	r0, #0
 8000854:	d040      	beq.n	80008d8 <__gnu_unwind_pr_common+0x150>
 8000856:	2009      	movs	r0, #9
 8000858:	b00b      	add	sp, #44	; 0x2c
 800085a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800085e:	2000      	movs	r0, #0
 8000860:	e7d0      	b.n	8000804 <__gnu_unwind_pr_common+0x7c>
 8000862:	6867      	ldr	r7, [r4, #4]
 8000864:	3408      	adds	r4, #8
 8000866:	e7bc      	b.n	80007e2 <__gnu_unwind_pr_common+0x5a>
 8000868:	2b02      	cmp	r3, #2
 800086a:	dca3      	bgt.n	80007b4 <__gnu_unwind_pr_common+0x2c>
 800086c:	0c0b      	lsrs	r3, r1, #16
 800086e:	b2da      	uxtb	r2, r3
 8000870:	0409      	lsls	r1, r1, #16
 8000872:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8000876:	2302      	movs	r3, #2
 8000878:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 800087c:	9107      	str	r1, [sp, #28]
 800087e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8000882:	e797      	b.n	80007b4 <__gnu_unwind_pr_common+0x2c>
 8000884:	f1bb 0f00 	cmp.w	fp, #0
 8000888:	d002      	beq.n	8000890 <__gnu_unwind_pr_common+0x108>
 800088a:	2800      	cmp	r0, #0
 800088c:	f040 80bd 	bne.w	8000a0a <__gnu_unwind_pr_common+0x282>
 8000890:	3404      	adds	r4, #4
 8000892:	e79b      	b.n	80007cc <__gnu_unwind_pr_common+0x44>
 8000894:	f1bb 0f00 	cmp.w	fp, #0
 8000898:	d125      	bne.n	80008e6 <__gnu_unwind_pr_common+0x15e>
 800089a:	b1a8      	cbz	r0, 80008c8 <__gnu_unwind_pr_common+0x140>
 800089c:	e894 000c 	ldmia.w	r4, {r2, r3}
 80008a0:	1c99      	adds	r1, r3, #2
 80008a2:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 80008a6:	d0d6      	beq.n	8000856 <__gnu_unwind_pr_common+0xce>
 80008a8:	f105 0158 	add.w	r1, r5, #88	; 0x58
 80008ac:	3301      	adds	r3, #1
 80008ae:	9106      	str	r1, [sp, #24]
 80008b0:	f000 80a3 	beq.w	80009fa <__gnu_unwind_pr_common+0x272>
 80008b4:	1d20      	adds	r0, r4, #4
 80008b6:	f7ff fddd 	bl	8000474 <_Unwind_decode_typeinfo_ptr.isra.0>
 80008ba:	ab06      	add	r3, sp, #24
 80008bc:	4601      	mov	r1, r0
 80008be:	4628      	mov	r0, r5
 80008c0:	f3af 8000 	nop.w
 80008c4:	2800      	cmp	r0, #0
 80008c6:	d177      	bne.n	80009b8 <__gnu_unwind_pr_common+0x230>
 80008c8:	3408      	adds	r4, #8
 80008ca:	e77f      	b.n	80007cc <__gnu_unwind_pr_common+0x44>
 80008cc:	a907      	add	r1, sp, #28
 80008ce:	4648      	mov	r0, r9
 80008d0:	f000 faee 	bl	8000eb0 <__gnu_unwind_execute>
 80008d4:	2800      	cmp	r0, #0
 80008d6:	d1be      	bne.n	8000856 <__gnu_unwind_pr_common+0xce>
 80008d8:	9b01      	ldr	r3, [sp, #4]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d15c      	bne.n	8000998 <__gnu_unwind_pr_common+0x210>
 80008de:	2008      	movs	r0, #8
 80008e0:	b00b      	add	sp, #44	; 0x2c
 80008e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008e6:	210d      	movs	r1, #13
 80008e8:	4648      	mov	r0, r9
 80008ea:	6a2f      	ldr	r7, [r5, #32]
 80008ec:	f7ff fee0 	bl	80006b0 <_Unwind_GetGR>
 80008f0:	4287      	cmp	r7, r0
 80008f2:	d1e9      	bne.n	80008c8 <__gnu_unwind_pr_common+0x140>
 80008f4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80008f6:	429c      	cmp	r4, r3
 80008f8:	d1e6      	bne.n	80008c8 <__gnu_unwind_pr_common+0x140>
 80008fa:	4620      	mov	r0, r4
 80008fc:	f7ff fcf0 	bl	80002e0 <selfrel_offset31>
 8000900:	210f      	movs	r1, #15
 8000902:	4602      	mov	r2, r0
 8000904:	4648      	mov	r0, r9
 8000906:	f7ff fef9 	bl	80006fc <_Unwind_SetGR>
 800090a:	4648      	mov	r0, r9
 800090c:	462a      	mov	r2, r5
 800090e:	2100      	movs	r1, #0
 8000910:	f7ff fef4 	bl	80006fc <_Unwind_SetGR>
 8000914:	2007      	movs	r0, #7
 8000916:	e79f      	b.n	8000858 <__gnu_unwind_pr_common+0xd0>
 8000918:	210d      	movs	r1, #13
 800091a:	4648      	mov	r0, r9
 800091c:	6a2f      	ldr	r7, [r5, #32]
 800091e:	f7ff fec7 	bl	80006b0 <_Unwind_GetGR>
 8000922:	4287      	cmp	r7, r0
 8000924:	d058      	beq.n	80009d8 <__gnu_unwind_pr_common+0x250>
 8000926:	6823      	ldr	r3, [r4, #0]
 8000928:	2b00      	cmp	r3, #0
 800092a:	da87      	bge.n	800083c <__gnu_unwind_pr_common+0xb4>
 800092c:	3404      	adds	r4, #4
 800092e:	e785      	b.n	800083c <__gnu_unwind_pr_common+0xb4>
 8000930:	9b02      	ldr	r3, [sp, #8]
 8000932:	b33b      	cbz	r3, 8000984 <__gnu_unwind_pr_common+0x1fc>
 8000934:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8000938:	1d27      	adds	r7, r4, #4
 800093a:	f8cd b010 	str.w	fp, [sp, #16]
 800093e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8000942:	f8dd a008 	ldr.w	sl, [sp, #8]
 8000946:	9605      	str	r6, [sp, #20]
 8000948:	46a3      	mov	fp, r4
 800094a:	461c      	mov	r4, r3
 800094c:	e002      	b.n	8000954 <__gnu_unwind_pr_common+0x1cc>
 800094e:	45b2      	cmp	sl, r6
 8000950:	46b0      	mov	r8, r6
 8000952:	d016      	beq.n	8000982 <__gnu_unwind_pr_common+0x1fa>
 8000954:	4638      	mov	r0, r7
 8000956:	9406      	str	r4, [sp, #24]
 8000958:	f7ff fd8c 	bl	8000474 <_Unwind_decode_typeinfo_ptr.isra.0>
 800095c:	ab06      	add	r3, sp, #24
 800095e:	4601      	mov	r1, r0
 8000960:	2200      	movs	r2, #0
 8000962:	4628      	mov	r0, r5
 8000964:	f3af 8000 	nop.w
 8000968:	f108 0601 	add.w	r6, r8, #1
 800096c:	3704      	adds	r7, #4
 800096e:	2800      	cmp	r0, #0
 8000970:	d0ed      	beq.n	800094e <__gnu_unwind_pr_common+0x1c6>
 8000972:	9b02      	ldr	r3, [sp, #8]
 8000974:	9e05      	ldr	r6, [sp, #20]
 8000976:	4543      	cmp	r3, r8
 8000978:	465c      	mov	r4, fp
 800097a:	f8dd b010 	ldr.w	fp, [sp, #16]
 800097e:	d1d2      	bne.n	8000926 <__gnu_unwind_pr_common+0x19e>
 8000980:	e000      	b.n	8000984 <__gnu_unwind_pr_common+0x1fc>
 8000982:	465c      	mov	r4, fp
 8000984:	4648      	mov	r0, r9
 8000986:	210d      	movs	r1, #13
 8000988:	f7ff fe92 	bl	80006b0 <_Unwind_GetGR>
 800098c:	9b06      	ldr	r3, [sp, #24]
 800098e:	6228      	str	r0, [r5, #32]
 8000990:	62ac      	str	r4, [r5, #40]	; 0x28
 8000992:	626b      	str	r3, [r5, #36]	; 0x24
 8000994:	2006      	movs	r0, #6
 8000996:	e75f      	b.n	8000858 <__gnu_unwind_pr_common+0xd0>
 8000998:	210f      	movs	r1, #15
 800099a:	4648      	mov	r0, r9
 800099c:	f7ff fe88 	bl	80006b0 <_Unwind_GetGR>
 80009a0:	210e      	movs	r1, #14
 80009a2:	4602      	mov	r2, r0
 80009a4:	4648      	mov	r0, r9
 80009a6:	f7ff fea9 	bl	80006fc <_Unwind_SetGR>
 80009aa:	4648      	mov	r0, r9
 80009ac:	4a29      	ldr	r2, [pc, #164]	; (8000a54 <__gnu_unwind_pr_common+0x2cc>)
 80009ae:	210f      	movs	r1, #15
 80009b0:	f7ff fea4 	bl	80006fc <_Unwind_SetGR>
 80009b4:	2007      	movs	r0, #7
 80009b6:	e74f      	b.n	8000858 <__gnu_unwind_pr_common+0xd0>
 80009b8:	4607      	mov	r7, r0
 80009ba:	210d      	movs	r1, #13
 80009bc:	4648      	mov	r0, r9
 80009be:	f7ff fe77 	bl	80006b0 <_Unwind_GetGR>
 80009c2:	2f02      	cmp	r7, #2
 80009c4:	6228      	str	r0, [r5, #32]
 80009c6:	d11d      	bne.n	8000a04 <__gnu_unwind_pr_common+0x27c>
 80009c8:	462b      	mov	r3, r5
 80009ca:	9a06      	ldr	r2, [sp, #24]
 80009cc:	f843 2f2c 	str.w	r2, [r3, #44]!
 80009d0:	626b      	str	r3, [r5, #36]	; 0x24
 80009d2:	62ac      	str	r4, [r5, #40]	; 0x28
 80009d4:	2006      	movs	r0, #6
 80009d6:	e73f      	b.n	8000858 <__gnu_unwind_pr_common+0xd0>
 80009d8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80009da:	429c      	cmp	r4, r3
 80009dc:	d1a3      	bne.n	8000926 <__gnu_unwind_pr_common+0x19e>
 80009de:	2204      	movs	r2, #4
 80009e0:	2700      	movs	r7, #0
 80009e2:	18a3      	adds	r3, r4, r2
 80009e4:	9902      	ldr	r1, [sp, #8]
 80009e6:	62a9      	str	r1, [r5, #40]	; 0x28
 80009e8:	62ef      	str	r7, [r5, #44]	; 0x2c
 80009ea:	632a      	str	r2, [r5, #48]	; 0x30
 80009ec:	636b      	str	r3, [r5, #52]	; 0x34
 80009ee:	6823      	ldr	r3, [r4, #0]
 80009f0:	42bb      	cmp	r3, r7
 80009f2:	db1d      	blt.n	8000a30 <__gnu_unwind_pr_common+0x2a8>
 80009f4:	2301      	movs	r3, #1
 80009f6:	9301      	str	r3, [sp, #4]
 80009f8:	e720      	b.n	800083c <__gnu_unwind_pr_common+0xb4>
 80009fa:	4648      	mov	r0, r9
 80009fc:	210d      	movs	r1, #13
 80009fe:	f7ff fe57 	bl	80006b0 <_Unwind_GetGR>
 8000a02:	6228      	str	r0, [r5, #32]
 8000a04:	9b06      	ldr	r3, [sp, #24]
 8000a06:	626b      	str	r3, [r5, #36]	; 0x24
 8000a08:	e7e3      	b.n	80009d2 <__gnu_unwind_pr_common+0x24a>
 8000a0a:	4620      	mov	r0, r4
 8000a0c:	f7ff fc68 	bl	80002e0 <selfrel_offset31>
 8000a10:	3404      	adds	r4, #4
 8000a12:	4606      	mov	r6, r0
 8000a14:	63ac      	str	r4, [r5, #56]	; 0x38
 8000a16:	4628      	mov	r0, r5
 8000a18:	f3af 8000 	nop.w
 8000a1c:	2800      	cmp	r0, #0
 8000a1e:	f43f af1a 	beq.w	8000856 <__gnu_unwind_pr_common+0xce>
 8000a22:	4648      	mov	r0, r9
 8000a24:	4632      	mov	r2, r6
 8000a26:	210f      	movs	r1, #15
 8000a28:	f7ff fe68 	bl	80006fc <_Unwind_SetGR>
 8000a2c:	2007      	movs	r0, #7
 8000a2e:	e713      	b.n	8000858 <__gnu_unwind_pr_common+0xd0>
 8000a30:	4608      	mov	r0, r1
 8000a32:	3001      	adds	r0, #1
 8000a34:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8000a38:	f7ff fc52 	bl	80002e0 <selfrel_offset31>
 8000a3c:	210f      	movs	r1, #15
 8000a3e:	4602      	mov	r2, r0
 8000a40:	4648      	mov	r0, r9
 8000a42:	f7ff fe5b 	bl	80006fc <_Unwind_SetGR>
 8000a46:	4648      	mov	r0, r9
 8000a48:	462a      	mov	r2, r5
 8000a4a:	4639      	mov	r1, r7
 8000a4c:	f7ff fe56 	bl	80006fc <_Unwind_SetGR>
 8000a50:	2007      	movs	r0, #7
 8000a52:	e701      	b.n	8000858 <__gnu_unwind_pr_common+0xd0>
 8000a54:	00000000 	.word	0x00000000

08000a58 <__aeabi_unwind_cpp_pr0>:
 8000a58:	2300      	movs	r3, #0
 8000a5a:	e695      	b.n	8000788 <__gnu_unwind_pr_common>

08000a5c <__aeabi_unwind_cpp_pr1>:
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	e693      	b.n	8000788 <__gnu_unwind_pr_common>

08000a60 <__aeabi_unwind_cpp_pr2>:
 8000a60:	2302      	movs	r3, #2
 8000a62:	e691      	b.n	8000788 <__gnu_unwind_pr_common>

08000a64 <_Unwind_VRS_Pop>:
 8000a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a66:	4604      	mov	r4, r0
 8000a68:	b0c5      	sub	sp, #276	; 0x114
 8000a6a:	2904      	cmp	r1, #4
 8000a6c:	d80d      	bhi.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000a6e:	e8df f001 	tbb	[pc, r1]
 8000a72:	0353      	.short	0x0353
 8000a74:	310c      	.short	0x310c
 8000a76:	0f          	.byte	0x0f
 8000a77:	00          	.byte	0x00
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	ea4f 4612 	mov.w	r6, r2, lsr #16
 8000a7e:	b295      	uxth	r5, r2
 8000a80:	d162      	bne.n	8000b48 <_Unwind_VRS_Pop+0xe4>
 8000a82:	1972      	adds	r2, r6, r5
 8000a84:	2a10      	cmp	r2, #16
 8000a86:	f240 809b 	bls.w	8000bc0 <_Unwind_VRS_Pop+0x15c>
 8000a8a:	2002      	movs	r0, #2
 8000a8c:	b045      	add	sp, #276	; 0x114
 8000a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d1fa      	bne.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000a94:	2a10      	cmp	r2, #16
 8000a96:	d8f8      	bhi.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000a98:	6823      	ldr	r3, [r4, #0]
 8000a9a:	06d8      	lsls	r0, r3, #27
 8000a9c:	f100 80c6 	bmi.w	8000c2c <_Unwind_VRS_Pop+0x1c8>
 8000aa0:	ae22      	add	r6, sp, #136	; 0x88
 8000aa2:	4630      	mov	r0, r6
 8000aa4:	9201      	str	r2, [sp, #4]
 8000aa6:	f000 f973 	bl	8000d90 <__gnu_Unwind_Save_WMMXC>
 8000aaa:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000aac:	9a01      	ldr	r2, [sp, #4]
 8000aae:	2300      	movs	r3, #0
 8000ab0:	2501      	movs	r5, #1
 8000ab2:	fa05 f103 	lsl.w	r1, r5, r3
 8000ab6:	4211      	tst	r1, r2
 8000ab8:	d003      	beq.n	8000ac2 <_Unwind_VRS_Pop+0x5e>
 8000aba:	6801      	ldr	r1, [r0, #0]
 8000abc:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8000ac0:	3004      	adds	r0, #4
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	2b04      	cmp	r3, #4
 8000ac6:	d1f4      	bne.n	8000ab2 <_Unwind_VRS_Pop+0x4e>
 8000ac8:	63a0      	str	r0, [r4, #56]	; 0x38
 8000aca:	4630      	mov	r0, r6
 8000acc:	f000 f956 	bl	8000d7c <__gnu_Unwind_Restore_WMMXC>
 8000ad0:	2000      	movs	r0, #0
 8000ad2:	e7db      	b.n	8000a8c <_Unwind_VRS_Pop+0x28>
 8000ad4:	2b03      	cmp	r3, #3
 8000ad6:	d1d8      	bne.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000ad8:	0c15      	lsrs	r5, r2, #16
 8000ada:	b297      	uxth	r7, r2
 8000adc:	19eb      	adds	r3, r5, r7
 8000ade:	2b10      	cmp	r3, #16
 8000ae0:	d8d3      	bhi.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000ae2:	6823      	ldr	r3, [r4, #0]
 8000ae4:	071e      	lsls	r6, r3, #28
 8000ae6:	f100 80b5 	bmi.w	8000c54 <_Unwind_VRS_Pop+0x1f0>
 8000aea:	ae22      	add	r6, sp, #136	; 0x88
 8000aec:	4630      	mov	r0, r6
 8000aee:	f000 f923 	bl	8000d38 <__gnu_Unwind_Save_WMMXD>
 8000af2:	00ed      	lsls	r5, r5, #3
 8000af4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000af6:	b14f      	cbz	r7, 8000b0c <_Unwind_VRS_Pop+0xa8>
 8000af8:	3d04      	subs	r5, #4
 8000afa:	1971      	adds	r1, r6, r5
 8000afc:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 8000b00:	f853 2b04 	ldr.w	r2, [r3], #4
 8000b04:	f841 2f04 	str.w	r2, [r1, #4]!
 8000b08:	4283      	cmp	r3, r0
 8000b0a:	d1f9      	bne.n	8000b00 <_Unwind_VRS_Pop+0x9c>
 8000b0c:	4630      	mov	r0, r6
 8000b0e:	63a3      	str	r3, [r4, #56]	; 0x38
 8000b10:	f000 f8f0 	bl	8000cf4 <__gnu_Unwind_Restore_WMMXD>
 8000b14:	2000      	movs	r0, #0
 8000b16:	e7b9      	b.n	8000a8c <_Unwind_VRS_Pop+0x28>
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d1b6      	bne.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000b1c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8000b1e:	b297      	uxth	r7, r2
 8000b20:	1d20      	adds	r0, r4, #4
 8000b22:	2601      	movs	r6, #1
 8000b24:	fa06 f103 	lsl.w	r1, r6, r3
 8000b28:	4239      	tst	r1, r7
 8000b2a:	f103 0301 	add.w	r3, r3, #1
 8000b2e:	d002      	beq.n	8000b36 <_Unwind_VRS_Pop+0xd2>
 8000b30:	6829      	ldr	r1, [r5, #0]
 8000b32:	6001      	str	r1, [r0, #0]
 8000b34:	3504      	adds	r5, #4
 8000b36:	2b10      	cmp	r3, #16
 8000b38:	f100 0004 	add.w	r0, r0, #4
 8000b3c:	d1f2      	bne.n	8000b24 <_Unwind_VRS_Pop+0xc0>
 8000b3e:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 8000b42:	d13b      	bne.n	8000bbc <_Unwind_VRS_Pop+0x158>
 8000b44:	63a5      	str	r5, [r4, #56]	; 0x38
 8000b46:	e7a1      	b.n	8000a8c <_Unwind_VRS_Pop+0x28>
 8000b48:	2b05      	cmp	r3, #5
 8000b4a:	d19e      	bne.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000b4c:	1977      	adds	r7, r6, r5
 8000b4e:	2f20      	cmp	r7, #32
 8000b50:	d89b      	bhi.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000b52:	2e0f      	cmp	r6, #15
 8000b54:	d966      	bls.n	8000c24 <_Unwind_VRS_Pop+0x1c0>
 8000b56:	462f      	mov	r7, r5
 8000b58:	2d00      	cmp	r5, #0
 8000b5a:	d13a      	bne.n	8000bd2 <_Unwind_VRS_Pop+0x16e>
 8000b5c:	462a      	mov	r2, r5
 8000b5e:	2700      	movs	r7, #0
 8000b60:	2a00      	cmp	r2, #0
 8000b62:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000b64:	dd72      	ble.n	8000c4c <_Unwind_VRS_Pop+0x1e8>
 8000b66:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8000b6a:	4601      	mov	r1, r0
 8000b6c:	a844      	add	r0, sp, #272	; 0x110
 8000b6e:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 8000b72:	388c      	subs	r0, #140	; 0x8c
 8000b74:	f851 5b04 	ldr.w	r5, [r1], #4
 8000b78:	f840 5f04 	str.w	r5, [r0, #4]!
 8000b7c:	4291      	cmp	r1, r2
 8000b7e:	d1f9      	bne.n	8000b74 <_Unwind_VRS_Pop+0x110>
 8000b80:	4608      	mov	r0, r1
 8000b82:	b197      	cbz	r7, 8000baa <_Unwind_VRS_Pop+0x146>
 8000b84:	2e10      	cmp	r6, #16
 8000b86:	4632      	mov	r2, r6
 8000b88:	a944      	add	r1, sp, #272	; 0x110
 8000b8a:	bf38      	it	cc
 8000b8c:	2210      	movcc	r2, #16
 8000b8e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8000b92:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8000b96:	0079      	lsls	r1, r7, #1
 8000b98:	3a04      	subs	r2, #4
 8000b9a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8000b9e:	f850 5b04 	ldr.w	r5, [r0], #4
 8000ba2:	f842 5f04 	str.w	r5, [r2, #4]!
 8000ba6:	4288      	cmp	r0, r1
 8000ba8:	d1f9      	bne.n	8000b9e <_Unwind_VRS_Pop+0x13a>
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	d048      	beq.n	8000c40 <_Unwind_VRS_Pop+0x1dc>
 8000bae:	2e0f      	cmp	r6, #15
 8000bb0:	63a1      	str	r1, [r4, #56]	; 0x38
 8000bb2:	d933      	bls.n	8000c1c <_Unwind_VRS_Pop+0x1b8>
 8000bb4:	b117      	cbz	r7, 8000bbc <_Unwind_VRS_Pop+0x158>
 8000bb6:	a802      	add	r0, sp, #8
 8000bb8:	f000 f894 	bl	8000ce4 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	e765      	b.n	8000a8c <_Unwind_VRS_Pop+0x28>
 8000bc0:	2e0f      	cmp	r6, #15
 8000bc2:	f63f af62 	bhi.w	8000a8a <_Unwind_VRS_Pop+0x26>
 8000bc6:	2700      	movs	r7, #0
 8000bc8:	6822      	ldr	r2, [r4, #0]
 8000bca:	07d1      	lsls	r1, r2, #31
 8000bcc:	d417      	bmi.n	8000bfe <_Unwind_VRS_Pop+0x19a>
 8000bce:	2f00      	cmp	r7, #0
 8000bd0:	d060      	beq.n	8000c94 <_Unwind_VRS_Pop+0x230>
 8000bd2:	6822      	ldr	r2, [r4, #0]
 8000bd4:	0751      	lsls	r1, r2, #29
 8000bd6:	d445      	bmi.n	8000c64 <_Unwind_VRS_Pop+0x200>
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d04d      	beq.n	8000c78 <_Unwind_VRS_Pop+0x214>
 8000bdc:	2e0f      	cmp	r6, #15
 8000bde:	d806      	bhi.n	8000bee <_Unwind_VRS_Pop+0x18a>
 8000be0:	a822      	add	r0, sp, #136	; 0x88
 8000be2:	9301      	str	r3, [sp, #4]
 8000be4:	f000 f87a 	bl	8000cdc <__gnu_Unwind_Save_VFP_D>
 8000be8:	9b01      	ldr	r3, [sp, #4]
 8000bea:	2f00      	cmp	r7, #0
 8000bec:	d0b6      	beq.n	8000b5c <_Unwind_VRS_Pop+0xf8>
 8000bee:	a802      	add	r0, sp, #8
 8000bf0:	9301      	str	r3, [sp, #4]
 8000bf2:	f000 f87b 	bl	8000cec <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000bf6:	9b01      	ldr	r3, [sp, #4]
 8000bf8:	f1c6 0210 	rsb	r2, r6, #16
 8000bfc:	e7b0      	b.n	8000b60 <_Unwind_VRS_Pop+0xfc>
 8000bfe:	f022 0101 	bic.w	r1, r2, #1
 8000c02:	2b05      	cmp	r3, #5
 8000c04:	6021      	str	r1, [r4, #0]
 8000c06:	9301      	str	r3, [sp, #4]
 8000c08:	4620      	mov	r0, r4
 8000c0a:	d03b      	beq.n	8000c84 <_Unwind_VRS_Pop+0x220>
 8000c0c:	f022 0203 	bic.w	r2, r2, #3
 8000c10:	f840 2b48 	str.w	r2, [r0], #72
 8000c14:	f000 f85a 	bl	8000ccc <__gnu_Unwind_Save_VFP>
 8000c18:	9b01      	ldr	r3, [sp, #4]
 8000c1a:	e7d8      	b.n	8000bce <_Unwind_VRS_Pop+0x16a>
 8000c1c:	a822      	add	r0, sp, #136	; 0x88
 8000c1e:	f000 f859 	bl	8000cd4 <__gnu_Unwind_Restore_VFP_D>
 8000c22:	e7c7      	b.n	8000bb4 <_Unwind_VRS_Pop+0x150>
 8000c24:	2f10      	cmp	r7, #16
 8000c26:	d9ce      	bls.n	8000bc6 <_Unwind_VRS_Pop+0x162>
 8000c28:	3f10      	subs	r7, #16
 8000c2a:	e7cd      	b.n	8000bc8 <_Unwind_VRS_Pop+0x164>
 8000c2c:	f023 0310 	bic.w	r3, r3, #16
 8000c30:	6023      	str	r3, [r4, #0]
 8000c32:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8000c36:	9201      	str	r2, [sp, #4]
 8000c38:	f000 f8aa 	bl	8000d90 <__gnu_Unwind_Save_WMMXC>
 8000c3c:	9a01      	ldr	r2, [sp, #4]
 8000c3e:	e72f      	b.n	8000aa0 <_Unwind_VRS_Pop+0x3c>
 8000c40:	3104      	adds	r1, #4
 8000c42:	63a1      	str	r1, [r4, #56]	; 0x38
 8000c44:	a822      	add	r0, sp, #136	; 0x88
 8000c46:	f000 f83d 	bl	8000cc4 <__gnu_Unwind_Restore_VFP>
 8000c4a:	e7b7      	b.n	8000bbc <_Unwind_VRS_Pop+0x158>
 8000c4c:	2f00      	cmp	r7, #0
 8000c4e:	d199      	bne.n	8000b84 <_Unwind_VRS_Pop+0x120>
 8000c50:	4601      	mov	r1, r0
 8000c52:	e7aa      	b.n	8000baa <_Unwind_VRS_Pop+0x146>
 8000c54:	f023 0308 	bic.w	r3, r3, #8
 8000c58:	6023      	str	r3, [r4, #0]
 8000c5a:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8000c5e:	f000 f86b 	bl	8000d38 <__gnu_Unwind_Save_WMMXD>
 8000c62:	e742      	b.n	8000aea <_Unwind_VRS_Pop+0x86>
 8000c64:	4620      	mov	r0, r4
 8000c66:	f022 0204 	bic.w	r2, r2, #4
 8000c6a:	f840 2bd0 	str.w	r2, [r0], #208
 8000c6e:	9301      	str	r3, [sp, #4]
 8000c70:	f000 f83c 	bl	8000cec <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000c74:	9b01      	ldr	r3, [sp, #4]
 8000c76:	e7af      	b.n	8000bd8 <_Unwind_VRS_Pop+0x174>
 8000c78:	a822      	add	r0, sp, #136	; 0x88
 8000c7a:	9301      	str	r3, [sp, #4]
 8000c7c:	f000 f826 	bl	8000ccc <__gnu_Unwind_Save_VFP>
 8000c80:	9b01      	ldr	r3, [sp, #4]
 8000c82:	e7b9      	b.n	8000bf8 <_Unwind_VRS_Pop+0x194>
 8000c84:	f041 0102 	orr.w	r1, r1, #2
 8000c88:	f840 1b48 	str.w	r1, [r0], #72
 8000c8c:	f000 f826 	bl	8000cdc <__gnu_Unwind_Save_VFP_D>
 8000c90:	9b01      	ldr	r3, [sp, #4]
 8000c92:	e79c      	b.n	8000bce <_Unwind_VRS_Pop+0x16a>
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d003      	beq.n	8000ca0 <_Unwind_VRS_Pop+0x23c>
 8000c98:	2e0f      	cmp	r6, #15
 8000c9a:	f63f af5f 	bhi.w	8000b5c <_Unwind_VRS_Pop+0xf8>
 8000c9e:	e79f      	b.n	8000be0 <_Unwind_VRS_Pop+0x17c>
 8000ca0:	a822      	add	r0, sp, #136	; 0x88
 8000ca2:	9301      	str	r3, [sp, #4]
 8000ca4:	f000 f812 	bl	8000ccc <__gnu_Unwind_Save_VFP>
 8000ca8:	9b01      	ldr	r3, [sp, #4]
 8000caa:	e757      	b.n	8000b5c <_Unwind_VRS_Pop+0xf8>

08000cac <__restore_core_regs>:
 8000cac:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8000cb0:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8000cb4:	469c      	mov	ip, r3
 8000cb6:	46a6      	mov	lr, r4
 8000cb8:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8000cbc:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8000cc0:	46e5      	mov	sp, ip
 8000cc2:	bd00      	pop	{pc}

08000cc4 <__gnu_Unwind_Restore_VFP>:
 8000cc4:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop

08000ccc <__gnu_Unwind_Save_VFP>:
 8000ccc:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop

08000cd4 <__gnu_Unwind_Restore_VFP_D>:
 8000cd4:	ec90 0b20 	vldmia	r0, {d0-d15}
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop

08000cdc <__gnu_Unwind_Save_VFP_D>:
 8000cdc:	ec80 0b20 	vstmia	r0, {d0-d15}
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop

08000ce4 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8000ce4:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop

08000cec <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8000cec:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop

08000cf4 <__gnu_Unwind_Restore_WMMXD>:
 8000cf4:	ecf0 0102 	ldfe	f0, [r0], #8
 8000cf8:	ecf0 1102 	ldfe	f1, [r0], #8
 8000cfc:	ecf0 2102 	ldfe	f2, [r0], #8
 8000d00:	ecf0 3102 	ldfe	f3, [r0], #8
 8000d04:	ecf0 4102 	ldfe	f4, [r0], #8
 8000d08:	ecf0 5102 	ldfe	f5, [r0], #8
 8000d0c:	ecf0 6102 	ldfe	f6, [r0], #8
 8000d10:	ecf0 7102 	ldfe	f7, [r0], #8
 8000d14:	ecf0 8102 	ldfp	f0, [r0], #8
 8000d18:	ecf0 9102 	ldfp	f1, [r0], #8
 8000d1c:	ecf0 a102 	ldfp	f2, [r0], #8
 8000d20:	ecf0 b102 	ldfp	f3, [r0], #8
 8000d24:	ecf0 c102 	ldfp	f4, [r0], #8
 8000d28:	ecf0 d102 	ldfp	f5, [r0], #8
 8000d2c:	ecf0 e102 	ldfp	f6, [r0], #8
 8000d30:	ecf0 f102 	ldfp	f7, [r0], #8
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop

08000d38 <__gnu_Unwind_Save_WMMXD>:
 8000d38:	ece0 0102 	stfe	f0, [r0], #8
 8000d3c:	ece0 1102 	stfe	f1, [r0], #8
 8000d40:	ece0 2102 	stfe	f2, [r0], #8
 8000d44:	ece0 3102 	stfe	f3, [r0], #8
 8000d48:	ece0 4102 	stfe	f4, [r0], #8
 8000d4c:	ece0 5102 	stfe	f5, [r0], #8
 8000d50:	ece0 6102 	stfe	f6, [r0], #8
 8000d54:	ece0 7102 	stfe	f7, [r0], #8
 8000d58:	ece0 8102 	stfp	f0, [r0], #8
 8000d5c:	ece0 9102 	stfp	f1, [r0], #8
 8000d60:	ece0 a102 	stfp	f2, [r0], #8
 8000d64:	ece0 b102 	stfp	f3, [r0], #8
 8000d68:	ece0 c102 	stfp	f4, [r0], #8
 8000d6c:	ece0 d102 	stfp	f5, [r0], #8
 8000d70:	ece0 e102 	stfp	f6, [r0], #8
 8000d74:	ece0 f102 	stfp	f7, [r0], #8
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop

08000d7c <__gnu_Unwind_Restore_WMMXC>:
 8000d7c:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8000d80:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8000d84:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8000d88:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop

08000d90 <__gnu_Unwind_Save_WMMXC>:
 8000d90:	fca0 8101 	stc2	1, cr8, [r0], #4
 8000d94:	fca0 9101 	stc2	1, cr9, [r0], #4
 8000d98:	fca0 a101 	stc2	1, cr10, [r0], #4
 8000d9c:	fca0 b101 	stc2	1, cr11, [r0], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop

08000da4 <_Unwind_RaiseException>:
 8000da4:	46ec      	mov	ip, sp
 8000da6:	b500      	push	{lr}
 8000da8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000dac:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000db0:	f04f 0300 	mov.w	r3, #0
 8000db4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000db8:	a901      	add	r1, sp, #4
 8000dba:	f7ff fbf3 	bl	80005a4 <__gnu_Unwind_RaiseException>
 8000dbe:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000dc2:	b012      	add	sp, #72	; 0x48
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop

08000dc8 <_Unwind_Resume>:
 8000dc8:	46ec      	mov	ip, sp
 8000dca:	b500      	push	{lr}
 8000dcc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000dd0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000dd4:	f04f 0300 	mov.w	r3, #0
 8000dd8:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000ddc:	a901      	add	r1, sp, #4
 8000dde:	f7ff fc1b 	bl	8000618 <__gnu_Unwind_Resume>
 8000de2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000de6:	b012      	add	sp, #72	; 0x48
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop

08000dec <_Unwind_Resume_or_Rethrow>:
 8000dec:	46ec      	mov	ip, sp
 8000dee:	b500      	push	{lr}
 8000df0:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000df4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000df8:	f04f 0300 	mov.w	r3, #0
 8000dfc:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000e00:	a901      	add	r1, sp, #4
 8000e02:	f7ff fc2b 	bl	800065c <__gnu_Unwind_Resume_or_Rethrow>
 8000e06:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000e0a:	b012      	add	sp, #72	; 0x48
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop

08000e10 <_Unwind_ForcedUnwind>:
 8000e10:	46ec      	mov	ip, sp
 8000e12:	b500      	push	{lr}
 8000e14:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000e18:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000e1c:	f04f 0300 	mov.w	r3, #0
 8000e20:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000e24:	ab01      	add	r3, sp, #4
 8000e26:	f7ff fbed 	bl	8000604 <__gnu_Unwind_ForcedUnwind>
 8000e2a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000e2e:	b012      	add	sp, #72	; 0x48
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop

08000e34 <_Unwind_Backtrace>:
 8000e34:	46ec      	mov	ip, sp
 8000e36:	b500      	push	{lr}
 8000e38:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000e3c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000e40:	f04f 0300 	mov.w	r3, #0
 8000e44:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000e48:	aa01      	add	r2, sp, #4
 8000e4a:	f7ff fc65 	bl	8000718 <__gnu_Unwind_Backtrace>
 8000e4e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000e52:	b012      	add	sp, #72	; 0x48
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop

08000e58 <next_unwind_byte>:
 8000e58:	7a02      	ldrb	r2, [r0, #8]
 8000e5a:	b91a      	cbnz	r2, 8000e64 <next_unwind_byte+0xc>
 8000e5c:	7a43      	ldrb	r3, [r0, #9]
 8000e5e:	b943      	cbnz	r3, 8000e72 <next_unwind_byte+0x1a>
 8000e60:	20b0      	movs	r0, #176	; 0xb0
 8000e62:	4770      	bx	lr
 8000e64:	6803      	ldr	r3, [r0, #0]
 8000e66:	3a01      	subs	r2, #1
 8000e68:	7202      	strb	r2, [r0, #8]
 8000e6a:	021a      	lsls	r2, r3, #8
 8000e6c:	6002      	str	r2, [r0, #0]
 8000e6e:	0e18      	lsrs	r0, r3, #24
 8000e70:	4770      	bx	lr
 8000e72:	6842      	ldr	r2, [r0, #4]
 8000e74:	3b01      	subs	r3, #1
 8000e76:	b410      	push	{r4}
 8000e78:	7243      	strb	r3, [r0, #9]
 8000e7a:	6813      	ldr	r3, [r2, #0]
 8000e7c:	2103      	movs	r1, #3
 8000e7e:	1d14      	adds	r4, r2, #4
 8000e80:	7201      	strb	r1, [r0, #8]
 8000e82:	021a      	lsls	r2, r3, #8
 8000e84:	6044      	str	r4, [r0, #4]
 8000e86:	6002      	str	r2, [r0, #0]
 8000e88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000e8c:	0e18      	lsrs	r0, r3, #24
 8000e8e:	4770      	bx	lr

08000e90 <_Unwind_GetGR.constprop.0>:
 8000e90:	b500      	push	{lr}
 8000e92:	b085      	sub	sp, #20
 8000e94:	aa03      	add	r2, sp, #12
 8000e96:	2300      	movs	r3, #0
 8000e98:	9200      	str	r2, [sp, #0]
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	220c      	movs	r2, #12
 8000e9e:	f7ff fbed 	bl	800067c <_Unwind_VRS_Get>
 8000ea2:	9803      	ldr	r0, [sp, #12]
 8000ea4:	b005      	add	sp, #20
 8000ea6:	f85d fb04 	ldr.w	pc, [sp], #4
 8000eaa:	bf00      	nop

08000eac <unwind_UCB_from_context>:
 8000eac:	e7f0      	b.n	8000e90 <_Unwind_GetGR.constprop.0>
 8000eae:	bf00      	nop

08000eb0 <__gnu_unwind_execute>:
 8000eb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	b085      	sub	sp, #20
 8000eb8:	460f      	mov	r7, r1
 8000eba:	f04f 0800 	mov.w	r8, #0
 8000ebe:	4638      	mov	r0, r7
 8000ec0:	f7ff ffca 	bl	8000e58 <next_unwind_byte>
 8000ec4:	28b0      	cmp	r0, #176	; 0xb0
 8000ec6:	4604      	mov	r4, r0
 8000ec8:	d023      	beq.n	8000f12 <__gnu_unwind_execute+0x62>
 8000eca:	0605      	lsls	r5, r0, #24
 8000ecc:	d427      	bmi.n	8000f1e <__gnu_unwind_execute+0x6e>
 8000ece:	2300      	movs	r3, #0
 8000ed0:	f10d 090c 	add.w	r9, sp, #12
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	0085      	lsls	r5, r0, #2
 8000ed8:	220d      	movs	r2, #13
 8000eda:	f8cd 9000 	str.w	r9, [sp]
 8000ede:	4630      	mov	r0, r6
 8000ee0:	f7ff fbcc 	bl	800067c <_Unwind_VRS_Get>
 8000ee4:	b2ed      	uxtb	r5, r5
 8000ee6:	9b03      	ldr	r3, [sp, #12]
 8000ee8:	f8cd 9000 	str.w	r9, [sp]
 8000eec:	0660      	lsls	r0, r4, #25
 8000eee:	f105 0504 	add.w	r5, r5, #4
 8000ef2:	bf4c      	ite	mi
 8000ef4:	1b5d      	submi	r5, r3, r5
 8000ef6:	18ed      	addpl	r5, r5, r3
 8000ef8:	2300      	movs	r3, #0
 8000efa:	4619      	mov	r1, r3
 8000efc:	220d      	movs	r2, #13
 8000efe:	4630      	mov	r0, r6
 8000f00:	9503      	str	r5, [sp, #12]
 8000f02:	f7ff fbe1 	bl	80006c8 <_Unwind_VRS_Set>
 8000f06:	4638      	mov	r0, r7
 8000f08:	f7ff ffa6 	bl	8000e58 <next_unwind_byte>
 8000f0c:	28b0      	cmp	r0, #176	; 0xb0
 8000f0e:	4604      	mov	r4, r0
 8000f10:	d1db      	bne.n	8000eca <__gnu_unwind_execute+0x1a>
 8000f12:	f1b8 0f00 	cmp.w	r8, #0
 8000f16:	f000 8095 	beq.w	8001044 <__gnu_unwind_execute+0x194>
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	e01c      	b.n	8000f58 <__gnu_unwind_execute+0xa8>
 8000f1e:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8000f22:	2b80      	cmp	r3, #128	; 0x80
 8000f24:	d05d      	beq.n	8000fe2 <__gnu_unwind_execute+0x132>
 8000f26:	2b90      	cmp	r3, #144	; 0x90
 8000f28:	d019      	beq.n	8000f5e <__gnu_unwind_execute+0xae>
 8000f2a:	2ba0      	cmp	r3, #160	; 0xa0
 8000f2c:	d02c      	beq.n	8000f88 <__gnu_unwind_execute+0xd8>
 8000f2e:	2bb0      	cmp	r3, #176	; 0xb0
 8000f30:	d03f      	beq.n	8000fb2 <__gnu_unwind_execute+0x102>
 8000f32:	2bc0      	cmp	r3, #192	; 0xc0
 8000f34:	d06c      	beq.n	8001010 <__gnu_unwind_execute+0x160>
 8000f36:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000f3a:	2bd0      	cmp	r3, #208	; 0xd0
 8000f3c:	d10b      	bne.n	8000f56 <__gnu_unwind_execute+0xa6>
 8000f3e:	f000 0207 	and.w	r2, r0, #7
 8000f42:	3201      	adds	r2, #1
 8000f44:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000f48:	2305      	movs	r3, #5
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	4630      	mov	r0, r6
 8000f4e:	f7ff fd89 	bl	8000a64 <_Unwind_VRS_Pop>
 8000f52:	2800      	cmp	r0, #0
 8000f54:	d0b3      	beq.n	8000ebe <__gnu_unwind_execute+0xe>
 8000f56:	2009      	movs	r0, #9
 8000f58:	b005      	add	sp, #20
 8000f5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000f5e:	f000 030d 	and.w	r3, r0, #13
 8000f62:	2b0d      	cmp	r3, #13
 8000f64:	d0f7      	beq.n	8000f56 <__gnu_unwind_execute+0xa6>
 8000f66:	ad03      	add	r5, sp, #12
 8000f68:	2300      	movs	r3, #0
 8000f6a:	f000 020f 	and.w	r2, r0, #15
 8000f6e:	4619      	mov	r1, r3
 8000f70:	9500      	str	r5, [sp, #0]
 8000f72:	4630      	mov	r0, r6
 8000f74:	f7ff fb82 	bl	800067c <_Unwind_VRS_Get>
 8000f78:	2300      	movs	r3, #0
 8000f7a:	9500      	str	r5, [sp, #0]
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	220d      	movs	r2, #13
 8000f80:	4630      	mov	r0, r6
 8000f82:	f7ff fba1 	bl	80006c8 <_Unwind_VRS_Set>
 8000f86:	e79a      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 8000f88:	43c2      	mvns	r2, r0
 8000f8a:	f002 0307 	and.w	r3, r2, #7
 8000f8e:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8000f92:	411a      	asrs	r2, r3
 8000f94:	0701      	lsls	r1, r0, #28
 8000f96:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8000f9a:	f04f 0300 	mov.w	r3, #0
 8000f9e:	bf48      	it	mi
 8000fa0:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4630      	mov	r0, r6
 8000fa8:	f7ff fd5c 	bl	8000a64 <_Unwind_VRS_Pop>
 8000fac:	2800      	cmp	r0, #0
 8000fae:	d1d2      	bne.n	8000f56 <__gnu_unwind_execute+0xa6>
 8000fb0:	e785      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 8000fb2:	28b1      	cmp	r0, #177	; 0xb1
 8000fb4:	d057      	beq.n	8001066 <__gnu_unwind_execute+0x1b6>
 8000fb6:	28b2      	cmp	r0, #178	; 0xb2
 8000fb8:	d068      	beq.n	800108c <__gnu_unwind_execute+0x1dc>
 8000fba:	28b3      	cmp	r0, #179	; 0xb3
 8000fbc:	f000 8095 	beq.w	80010ea <__gnu_unwind_execute+0x23a>
 8000fc0:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8000fc4:	2bb4      	cmp	r3, #180	; 0xb4
 8000fc6:	d0c6      	beq.n	8000f56 <__gnu_unwind_execute+0xa6>
 8000fc8:	f000 0207 	and.w	r2, r0, #7
 8000fcc:	3201      	adds	r2, #1
 8000fce:	2301      	movs	r3, #1
 8000fd0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4630      	mov	r0, r6
 8000fd8:	f7ff fd44 	bl	8000a64 <_Unwind_VRS_Pop>
 8000fdc:	2800      	cmp	r0, #0
 8000fde:	d1ba      	bne.n	8000f56 <__gnu_unwind_execute+0xa6>
 8000fe0:	e76d      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 8000fe2:	4638      	mov	r0, r7
 8000fe4:	f7ff ff38 	bl	8000e58 <next_unwind_byte>
 8000fe8:	0224      	lsls	r4, r4, #8
 8000fea:	4304      	orrs	r4, r0
 8000fec:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8000ff0:	d0b1      	beq.n	8000f56 <__gnu_unwind_execute+0xa6>
 8000ff2:	0124      	lsls	r4, r4, #4
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	b2a2      	uxth	r2, r4
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	f7ff fd32 	bl	8000a64 <_Unwind_VRS_Pop>
 8001000:	2800      	cmp	r0, #0
 8001002:	d1a8      	bne.n	8000f56 <__gnu_unwind_execute+0xa6>
 8001004:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001008:	bf18      	it	ne
 800100a:	f04f 0801 	movne.w	r8, #1
 800100e:	e756      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 8001010:	28c6      	cmp	r0, #198	; 0xc6
 8001012:	d07d      	beq.n	8001110 <__gnu_unwind_execute+0x260>
 8001014:	28c7      	cmp	r0, #199	; 0xc7
 8001016:	f000 8086 	beq.w	8001126 <__gnu_unwind_execute+0x276>
 800101a:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 800101e:	2bc0      	cmp	r3, #192	; 0xc0
 8001020:	f000 8094 	beq.w	800114c <__gnu_unwind_execute+0x29c>
 8001024:	28c8      	cmp	r0, #200	; 0xc8
 8001026:	f000 809f 	beq.w	8001168 <__gnu_unwind_execute+0x2b8>
 800102a:	28c9      	cmp	r0, #201	; 0xc9
 800102c:	d193      	bne.n	8000f56 <__gnu_unwind_execute+0xa6>
 800102e:	4638      	mov	r0, r7
 8001030:	f7ff ff12 	bl	8000e58 <next_unwind_byte>
 8001034:	0302      	lsls	r2, r0, #12
 8001036:	f000 000f 	and.w	r0, r0, #15
 800103a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 800103e:	3001      	adds	r0, #1
 8001040:	4302      	orrs	r2, r0
 8001042:	e781      	b.n	8000f48 <__gnu_unwind_execute+0x98>
 8001044:	ac03      	add	r4, sp, #12
 8001046:	4643      	mov	r3, r8
 8001048:	220e      	movs	r2, #14
 800104a:	4641      	mov	r1, r8
 800104c:	9400      	str	r4, [sp, #0]
 800104e:	4630      	mov	r0, r6
 8001050:	f7ff fb14 	bl	800067c <_Unwind_VRS_Get>
 8001054:	9400      	str	r4, [sp, #0]
 8001056:	4630      	mov	r0, r6
 8001058:	4643      	mov	r3, r8
 800105a:	220f      	movs	r2, #15
 800105c:	4641      	mov	r1, r8
 800105e:	f7ff fb33 	bl	80006c8 <_Unwind_VRS_Set>
 8001062:	4640      	mov	r0, r8
 8001064:	e778      	b.n	8000f58 <__gnu_unwind_execute+0xa8>
 8001066:	4638      	mov	r0, r7
 8001068:	f7ff fef6 	bl	8000e58 <next_unwind_byte>
 800106c:	2800      	cmp	r0, #0
 800106e:	f43f af72 	beq.w	8000f56 <__gnu_unwind_execute+0xa6>
 8001072:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001076:	f47f af6e 	bne.w	8000f56 <__gnu_unwind_execute+0xa6>
 800107a:	4602      	mov	r2, r0
 800107c:	4619      	mov	r1, r3
 800107e:	4630      	mov	r0, r6
 8001080:	f7ff fcf0 	bl	8000a64 <_Unwind_VRS_Pop>
 8001084:	2800      	cmp	r0, #0
 8001086:	f47f af66 	bne.w	8000f56 <__gnu_unwind_execute+0xa6>
 800108a:	e718      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 800108c:	2300      	movs	r3, #0
 800108e:	f10d 090c 	add.w	r9, sp, #12
 8001092:	220d      	movs	r2, #13
 8001094:	4619      	mov	r1, r3
 8001096:	f8cd 9000 	str.w	r9, [sp]
 800109a:	4630      	mov	r0, r6
 800109c:	f7ff faee 	bl	800067c <_Unwind_VRS_Get>
 80010a0:	4638      	mov	r0, r7
 80010a2:	f7ff fed9 	bl	8000e58 <next_unwind_byte>
 80010a6:	0602      	lsls	r2, r0, #24
 80010a8:	f04f 0402 	mov.w	r4, #2
 80010ac:	d50c      	bpl.n	80010c8 <__gnu_unwind_execute+0x218>
 80010ae:	9b03      	ldr	r3, [sp, #12]
 80010b0:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80010b4:	40a0      	lsls	r0, r4
 80010b6:	4403      	add	r3, r0
 80010b8:	4638      	mov	r0, r7
 80010ba:	9303      	str	r3, [sp, #12]
 80010bc:	f7ff fecc 	bl	8000e58 <next_unwind_byte>
 80010c0:	0603      	lsls	r3, r0, #24
 80010c2:	f104 0407 	add.w	r4, r4, #7
 80010c6:	d4f2      	bmi.n	80010ae <__gnu_unwind_execute+0x1fe>
 80010c8:	9b03      	ldr	r3, [sp, #12]
 80010ca:	f8cd 9000 	str.w	r9, [sp]
 80010ce:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 80010d2:	40a2      	lsls	r2, r4
 80010d4:	f503 7401 	add.w	r4, r3, #516	; 0x204
 80010d8:	2300      	movs	r3, #0
 80010da:	4414      	add	r4, r2
 80010dc:	4619      	mov	r1, r3
 80010de:	220d      	movs	r2, #13
 80010e0:	4630      	mov	r0, r6
 80010e2:	9403      	str	r4, [sp, #12]
 80010e4:	f7ff faf0 	bl	80006c8 <_Unwind_VRS_Set>
 80010e8:	e6e9      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 80010ea:	4638      	mov	r0, r7
 80010ec:	f7ff feb4 	bl	8000e58 <next_unwind_byte>
 80010f0:	0301      	lsls	r1, r0, #12
 80010f2:	f000 000f 	and.w	r0, r0, #15
 80010f6:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 80010fa:	1c42      	adds	r2, r0, #1
 80010fc:	2301      	movs	r3, #1
 80010fe:	430a      	orrs	r2, r1
 8001100:	4630      	mov	r0, r6
 8001102:	4619      	mov	r1, r3
 8001104:	f7ff fcae 	bl	8000a64 <_Unwind_VRS_Pop>
 8001108:	2800      	cmp	r0, #0
 800110a:	f47f af24 	bne.w	8000f56 <__gnu_unwind_execute+0xa6>
 800110e:	e6d6      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 8001110:	4638      	mov	r0, r7
 8001112:	f7ff fea1 	bl	8000e58 <next_unwind_byte>
 8001116:	0301      	lsls	r1, r0, #12
 8001118:	f000 000f 	and.w	r0, r0, #15
 800111c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001120:	1c42      	adds	r2, r0, #1
 8001122:	2303      	movs	r3, #3
 8001124:	e7eb      	b.n	80010fe <__gnu_unwind_execute+0x24e>
 8001126:	4638      	mov	r0, r7
 8001128:	f7ff fe96 	bl	8000e58 <next_unwind_byte>
 800112c:	2800      	cmp	r0, #0
 800112e:	f43f af12 	beq.w	8000f56 <__gnu_unwind_execute+0xa6>
 8001132:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001136:	f47f af0e 	bne.w	8000f56 <__gnu_unwind_execute+0xa6>
 800113a:	4602      	mov	r2, r0
 800113c:	2104      	movs	r1, #4
 800113e:	4630      	mov	r0, r6
 8001140:	f7ff fc90 	bl	8000a64 <_Unwind_VRS_Pop>
 8001144:	2800      	cmp	r0, #0
 8001146:	f47f af06 	bne.w	8000f56 <__gnu_unwind_execute+0xa6>
 800114a:	e6b8      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 800114c:	f000 020f 	and.w	r2, r0, #15
 8001150:	3201      	adds	r2, #1
 8001152:	2303      	movs	r3, #3
 8001154:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001158:	4619      	mov	r1, r3
 800115a:	4630      	mov	r0, r6
 800115c:	f7ff fc82 	bl	8000a64 <_Unwind_VRS_Pop>
 8001160:	2800      	cmp	r0, #0
 8001162:	f47f aef8 	bne.w	8000f56 <__gnu_unwind_execute+0xa6>
 8001166:	e6aa      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 8001168:	4638      	mov	r0, r7
 800116a:	f7ff fe75 	bl	8000e58 <next_unwind_byte>
 800116e:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001172:	f000 030f 	and.w	r3, r0, #15
 8001176:	3210      	adds	r2, #16
 8001178:	3301      	adds	r3, #1
 800117a:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 800117e:	e6e3      	b.n	8000f48 <__gnu_unwind_execute+0x98>

08001180 <__gnu_unwind_frame>:
 8001180:	b510      	push	{r4, lr}
 8001182:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001184:	b084      	sub	sp, #16
 8001186:	685a      	ldr	r2, [r3, #4]
 8001188:	2003      	movs	r0, #3
 800118a:	f88d 000c 	strb.w	r0, [sp, #12]
 800118e:	79dc      	ldrb	r4, [r3, #7]
 8001190:	f88d 400d 	strb.w	r4, [sp, #13]
 8001194:	0212      	lsls	r2, r2, #8
 8001196:	3308      	adds	r3, #8
 8001198:	4608      	mov	r0, r1
 800119a:	a901      	add	r1, sp, #4
 800119c:	9201      	str	r2, [sp, #4]
 800119e:	9302      	str	r3, [sp, #8]
 80011a0:	f7ff fe86 	bl	8000eb0 <__gnu_unwind_execute>
 80011a4:	b004      	add	sp, #16
 80011a6:	bd10      	pop	{r4, pc}

080011a8 <_Unwind_GetRegionStart>:
 80011a8:	b508      	push	{r3, lr}
 80011aa:	f7ff fe7f 	bl	8000eac <unwind_UCB_from_context>
 80011ae:	6c80      	ldr	r0, [r0, #72]	; 0x48
 80011b0:	bd08      	pop	{r3, pc}
 80011b2:	bf00      	nop

080011b4 <_Unwind_GetLanguageSpecificData>:
 80011b4:	b508      	push	{r3, lr}
 80011b6:	f7ff fe79 	bl	8000eac <unwind_UCB_from_context>
 80011ba:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 80011bc:	79c3      	ldrb	r3, [r0, #7]
 80011be:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80011c2:	3008      	adds	r0, #8
 80011c4:	bd08      	pop	{r3, pc}
 80011c6:	bf00      	nop

080011c8 <_Unwind_GetTextRelBase>:
 80011c8:	b508      	push	{r3, lr}
 80011ca:	f004 faee 	bl	80057aa <abort>
 80011ce:	bf00      	nop

080011d0 <_Unwind_GetDataRelBase>:
 80011d0:	b508      	push	{r3, lr}
 80011d2:	f7ff fff9 	bl	80011c8 <_Unwind_GetTextRelBase>
 80011d6:	bf00      	nop

080011d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d8:	b510      	push	{r4, lr}
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011da:	2003      	movs	r0, #3
 80011dc:	f000 f81e 	bl	800121c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011e0:	2000      	movs	r0, #0
 80011e2:	f004 f9f9 	bl	80055d8 <HAL_InitTick>
 80011e6:	b110      	cbz	r0, 80011ee <HAL_Init+0x16>
  {
    return HAL_ERROR;
 80011e8:	2401      	movs	r4, #1
  /* Init the low level hardware */
  HAL_MspInit();

  /* Return function status */
  return HAL_OK;
}
 80011ea:	4620      	mov	r0, r4
 80011ec:	bd10      	pop	{r4, pc}
 80011ee:	4604      	mov	r4, r0
  HAL_MspInit();
 80011f0:	f004 f9b0 	bl	8005554 <HAL_MspInit>
  return HAL_OK;
 80011f4:	e7f9      	b.n	80011ea <HAL_Init+0x12>
	...

080011f8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80011f8:	4b03      	ldr	r3, [pc, #12]	; (8001208 <HAL_IncTick+0x10>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	4a03      	ldr	r2, [pc, #12]	; (800120c <HAL_IncTick+0x14>)
 80011fe:	6811      	ldr	r1, [r2, #0]
 8001200:	440b      	add	r3, r1
 8001202:	6013      	str	r3, [r2, #0]
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	20000000 	.word	0x20000000
 800120c:	200001c8 	.word	0x200001c8

08001210 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001210:	4b01      	ldr	r3, [pc, #4]	; (8001218 <HAL_GetTick+0x8>)
 8001212:	6818      	ldr	r0, [r3, #0]
}
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	200001c8 	.word	0x200001c8

0800121c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800121c:	4906      	ldr	r1, [pc, #24]	; (8001238 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 800121e:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001220:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001224:	041b      	lsls	r3, r3, #16
 8001226:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001228:	0200      	lsls	r0, r0, #8
 800122a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800122e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001230:	4a02      	ldr	r2, [pc, #8]	; (800123c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001232:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8001234:	60ca      	str	r2, [r1, #12]
 8001236:	4770      	bx	lr
 8001238:	e000ed00 	.word	0xe000ed00
 800123c:	05fa0000 	.word	0x05fa0000

08001240 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001240:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001242:	4b14      	ldr	r3, [pc, #80]	; (8001294 <HAL_NVIC_SetPriority+0x54>)
 8001244:	68db      	ldr	r3, [r3, #12]
 8001246:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800124a:	f1c3 0407 	rsb	r4, r3, #7
 800124e:	2c04      	cmp	r4, #4
 8001250:	bf28      	it	cs
 8001252:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001254:	1d1d      	adds	r5, r3, #4
 8001256:	2d06      	cmp	r5, #6
 8001258:	d913      	bls.n	8001282 <HAL_NVIC_SetPriority+0x42>
 800125a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800125c:	2501      	movs	r5, #1
 800125e:	fa05 f404 	lsl.w	r4, r5, r4
 8001262:	3c01      	subs	r4, #1
 8001264:	4021      	ands	r1, r4
 8001266:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001268:	fa05 f303 	lsl.w	r3, r5, r3
 800126c:	3b01      	subs	r3, #1
 800126e:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001270:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001272:	2800      	cmp	r0, #0
 8001274:	db07      	blt.n	8001286 <HAL_NVIC_SetPriority+0x46>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001276:	0109      	lsls	r1, r1, #4
 8001278:	b2c9      	uxtb	r1, r1
 800127a:	4b07      	ldr	r3, [pc, #28]	; (8001298 <HAL_NVIC_SetPriority+0x58>)
 800127c:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800127e:	bc30      	pop	{r4, r5}
 8001280:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001282:	2300      	movs	r3, #0
 8001284:	e7ea      	b.n	800125c <HAL_NVIC_SetPriority+0x1c>
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001286:	f000 000f 	and.w	r0, r0, #15
 800128a:	0109      	lsls	r1, r1, #4
 800128c:	b2c9      	uxtb	r1, r1
 800128e:	4b03      	ldr	r3, [pc, #12]	; (800129c <HAL_NVIC_SetPriority+0x5c>)
 8001290:	5419      	strb	r1, [r3, r0]
 8001292:	e7f4      	b.n	800127e <HAL_NVIC_SetPriority+0x3e>
 8001294:	e000ed00 	.word	0xe000ed00
 8001298:	e000e400 	.word	0xe000e400
 800129c:	e000ed14 	.word	0xe000ed14

080012a0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80012a0:	2800      	cmp	r0, #0
 80012a2:	db08      	blt.n	80012b6 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80012a4:	0942      	lsrs	r2, r0, #5
 80012a6:	f000 001f 	and.w	r0, r0, #31
 80012aa:	2301      	movs	r3, #1
 80012ac:	fa03 f000 	lsl.w	r0, r3, r0
 80012b0:	4b01      	ldr	r3, [pc, #4]	; (80012b8 <HAL_NVIC_EnableIRQ+0x18>)
 80012b2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80012b6:	4770      	bx	lr
 80012b8:	e000e100 	.word	0xe000e100

080012bc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012bc:	3801      	subs	r0, #1
 80012be:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80012c2:	d20a      	bcs.n	80012da <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012c4:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <HAL_SYSTICK_Config+0x24>)
 80012c6:	6058      	str	r0, [r3, #4]
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c8:	21f0      	movs	r1, #240	; 0xf0
 80012ca:	4a06      	ldr	r2, [pc, #24]	; (80012e4 <HAL_SYSTICK_Config+0x28>)
 80012cc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012d0:	2000      	movs	r0, #0
 80012d2:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012d4:	2207      	movs	r2, #7
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80012da:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	e000e010 	.word	0xe000e010
 80012e4:	e000ed00 	.word	0xe000ed00

080012e8 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80012e8:	2804      	cmp	r0, #4
 80012ea:	d005      	beq.n	80012f8 <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80012ec:	4a05      	ldr	r2, [pc, #20]	; (8001304 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 80012ee:	6813      	ldr	r3, [r2, #0]
 80012f0:	f023 0304 	bic.w	r3, r3, #4
 80012f4:	6013      	str	r3, [r2, #0]
 80012f6:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80012f8:	4a02      	ldr	r2, [pc, #8]	; (8001304 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 80012fa:	6813      	ldr	r3, [r2, #0]
 80012fc:	f043 0304 	orr.w	r3, r3, #4
 8001300:	6013      	str	r3, [r2, #0]
 8001302:	4770      	bx	lr
 8001304:	e000e010 	.word	0xe000e010

08001308 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001308:	b5f0      	push	{r4, r5, r6, r7, lr}
 800130a:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800130c:	2400      	movs	r4, #0
 800130e:	e03b      	b.n	8001388 <HAL_GPIO_Init+0x80>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001310:	2609      	movs	r6, #9
 8001312:	e000      	b.n	8001316 <HAL_GPIO_Init+0xe>
 8001314:	2600      	movs	r6, #0
 8001316:	fa06 f60e 	lsl.w	r6, r6, lr
 800131a:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 800131c:	3302      	adds	r3, #2
 800131e:	4e70      	ldr	r6, [pc, #448]	; (80014e0 <HAL_GPIO_Init+0x1d8>)
 8001320:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
     
        /* Clear EXTI line configuration */
        temp = EXTI_Ptr->IMR1;
 8001324:	4b6f      	ldr	r3, [pc, #444]	; (80014e4 <HAL_GPIO_Init+0x1dc>)
 8001326:	681a      	ldr	r2, [r3, #0]
        temp &= ~((uint32_t)iocurrent);
 8001328:	43eb      	mvns	r3, r5
 800132a:	ea02 0603 	and.w	r6, r2, r3
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800132e:	684f      	ldr	r7, [r1, #4]
 8001330:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001334:	d001      	beq.n	800133a <HAL_GPIO_Init+0x32>
        {
          temp |= iocurrent;
 8001336:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI_Ptr->IMR1 = temp;
 800133a:	4a6a      	ldr	r2, [pc, #424]	; (80014e4 <HAL_GPIO_Init+0x1dc>)
 800133c:	6016      	str	r6, [r2, #0]

        temp = EXTI_Ptr->EMR1;
 800133e:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8001340:	ea03 0206 	and.w	r2, r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001344:	684f      	ldr	r7, [r1, #4]
 8001346:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 800134a:	d001      	beq.n	8001350 <HAL_GPIO_Init+0x48>
        {
          temp |= iocurrent;
 800134c:	ea45 0206 	orr.w	r2, r5, r6
        }
        EXTI_Ptr->EMR1 = temp;
 8001350:	4e64      	ldr	r6, [pc, #400]	; (80014e4 <HAL_GPIO_Init+0x1dc>)
 8001352:	6072      	str	r2, [r6, #4]
             
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001354:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001358:	6812      	ldr	r2, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800135a:	ea03 0602 	and.w	r6, r3, r2
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800135e:	684f      	ldr	r7, [r1, #4]
 8001360:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001364:	d001      	beq.n	800136a <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 8001366:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->RTSR1 = temp;
 800136a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800136e:	6016      	str	r6, [r2, #0]

        temp = EXTI->FTSR1;
 8001370:	6852      	ldr	r2, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8001372:	4013      	ands	r3, r2
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001374:	684e      	ldr	r6, [r1, #4]
 8001376:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 800137a:	d001      	beq.n	8001380 <HAL_GPIO_Init+0x78>
        {
          temp |= iocurrent;
 800137c:	ea45 0302 	orr.w	r3, r5, r2
        }
        EXTI->FTSR1 = temp;
 8001380:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001384:	6053      	str	r3, [r2, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001386:	3401      	adds	r4, #1
 8001388:	2c0f      	cmp	r4, #15
 800138a:	f200 80a6 	bhi.w	80014da <HAL_GPIO_Init+0x1d2>
    ioposition = ((uint32_t)0x01) << position;
 800138e:	2301      	movs	r3, #1
 8001390:	40a3      	lsls	r3, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001392:	680a      	ldr	r2, [r1, #0]
 8001394:	ea03 0502 	and.w	r5, r3, r2
    if(iocurrent == ioposition)
 8001398:	42ab      	cmp	r3, r5
 800139a:	d1f4      	bne.n	8001386 <HAL_GPIO_Init+0x7e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800139c:	684a      	ldr	r2, [r1, #4]
 800139e:	2a12      	cmp	r2, #18
 80013a0:	bf18      	it	ne
 80013a2:	2a02      	cmpne	r2, #2
 80013a4:	d112      	bne.n	80013cc <HAL_GPIO_Init+0xc4>
        temp = GPIOx->AFR[position >> 3];
 80013a6:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 80013aa:	f10e 0e08 	add.w	lr, lr, #8
 80013ae:	f850 202e 	ldr.w	r2, [r0, lr, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80013b2:	f004 0607 	and.w	r6, r4, #7
 80013b6:	00b6      	lsls	r6, r6, #2
 80013b8:	270f      	movs	r7, #15
 80013ba:	40b7      	lsls	r7, r6
 80013bc:	ea22 0207 	bic.w	r2, r2, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80013c0:	690f      	ldr	r7, [r1, #16]
 80013c2:	fa07 f606 	lsl.w	r6, r7, r6
 80013c6:	4332      	orrs	r2, r6
        GPIOx->AFR[position >> 3] = temp;
 80013c8:	f840 202e 	str.w	r2, [r0, lr, lsl #2]
      temp = GPIOx->MODER;
 80013cc:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80013ce:	ea4f 0e44 	mov.w	lr, r4, lsl #1
 80013d2:	2203      	movs	r2, #3
 80013d4:	fa02 f20e 	lsl.w	r2, r2, lr
 80013d8:	43d2      	mvns	r2, r2
 80013da:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80013dc:	684f      	ldr	r7, [r1, #4]
 80013de:	f007 0703 	and.w	r7, r7, #3
 80013e2:	fa07 f70e 	lsl.w	r7, r7, lr
 80013e6:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 80013e8:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013ea:	684e      	ldr	r6, [r1, #4]
 80013ec:	1e77      	subs	r7, r6, #1
 80013ee:	2e11      	cmp	r6, #17
 80013f0:	bf18      	it	ne
 80013f2:	2f01      	cmpne	r7, #1
 80013f4:	d901      	bls.n	80013fa <HAL_GPIO_Init+0xf2>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013f6:	2e12      	cmp	r6, #18
 80013f8:	d10f      	bne.n	800141a <HAL_GPIO_Init+0x112>
        temp = GPIOx->OSPEEDR; 
 80013fa:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80013fc:	4016      	ands	r6, r2
        temp |= (GPIO_Init->Speed << (position * 2));
 80013fe:	68cf      	ldr	r7, [r1, #12]
 8001400:	fa07 f70e 	lsl.w	r7, r7, lr
 8001404:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8001406:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001408:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800140a:	ea26 0303 	bic.w	r3, r6, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800140e:	684e      	ldr	r6, [r1, #4]
 8001410:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8001414:	40a6      	lsls	r6, r4
 8001416:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 8001418:	6043      	str	r3, [r0, #4]
      temp = GPIOx->PUPDR;
 800141a:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800141c:	401a      	ands	r2, r3
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800141e:	688b      	ldr	r3, [r1, #8]
 8001420:	fa03 f30e 	lsl.w	r3, r3, lr
 8001424:	431a      	orrs	r2, r3
      GPIOx->PUPDR = temp;
 8001426:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001428:	684b      	ldr	r3, [r1, #4]
 800142a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800142e:	d0aa      	beq.n	8001386 <HAL_GPIO_Init+0x7e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001430:	4b2d      	ldr	r3, [pc, #180]	; (80014e8 <HAL_GPIO_Init+0x1e0>)
 8001432:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8001436:	f042 0202 	orr.w	r2, r2, #2
 800143a:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 800143e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001442:	f003 0302 	and.w	r3, r3, #2
 8001446:	9301      	str	r3, [sp, #4]
 8001448:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 800144a:	08a3      	lsrs	r3, r4, #2
 800144c:	1c9e      	adds	r6, r3, #2
 800144e:	4a24      	ldr	r2, [pc, #144]	; (80014e0 <HAL_GPIO_Init+0x1d8>)
 8001450:	f852 2026 	ldr.w	r2, [r2, r6, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001454:	f004 0603 	and.w	r6, r4, #3
 8001458:	ea4f 0e86 	mov.w	lr, r6, lsl #2
 800145c:	260f      	movs	r6, #15
 800145e:	fa06 f60e 	lsl.w	r6, r6, lr
 8001462:	ea22 0206 	bic.w	r2, r2, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001466:	4f21      	ldr	r7, [pc, #132]	; (80014ec <HAL_GPIO_Init+0x1e4>)
 8001468:	42b8      	cmp	r0, r7
 800146a:	f43f af53 	beq.w	8001314 <HAL_GPIO_Init+0xc>
 800146e:	4e20      	ldr	r6, [pc, #128]	; (80014f0 <HAL_GPIO_Init+0x1e8>)
 8001470:	42b0      	cmp	r0, r6
 8001472:	d022      	beq.n	80014ba <HAL_GPIO_Init+0x1b2>
 8001474:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001478:	42b0      	cmp	r0, r6
 800147a:	d020      	beq.n	80014be <HAL_GPIO_Init+0x1b6>
 800147c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001480:	42b0      	cmp	r0, r6
 8001482:	d01e      	beq.n	80014c2 <HAL_GPIO_Init+0x1ba>
 8001484:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001488:	42b0      	cmp	r0, r6
 800148a:	d01c      	beq.n	80014c6 <HAL_GPIO_Init+0x1be>
 800148c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001490:	42b0      	cmp	r0, r6
 8001492:	d01a      	beq.n	80014ca <HAL_GPIO_Init+0x1c2>
 8001494:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001498:	42b0      	cmp	r0, r6
 800149a:	d018      	beq.n	80014ce <HAL_GPIO_Init+0x1c6>
 800149c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80014a0:	42b0      	cmp	r0, r6
 80014a2:	d016      	beq.n	80014d2 <HAL_GPIO_Init+0x1ca>
 80014a4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80014a8:	42b0      	cmp	r0, r6
 80014aa:	d014      	beq.n	80014d6 <HAL_GPIO_Init+0x1ce>
 80014ac:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80014b0:	42b0      	cmp	r0, r6
 80014b2:	f43f af2d 	beq.w	8001310 <HAL_GPIO_Init+0x8>
 80014b6:	260a      	movs	r6, #10
 80014b8:	e72d      	b.n	8001316 <HAL_GPIO_Init+0xe>
 80014ba:	2601      	movs	r6, #1
 80014bc:	e72b      	b.n	8001316 <HAL_GPIO_Init+0xe>
 80014be:	2602      	movs	r6, #2
 80014c0:	e729      	b.n	8001316 <HAL_GPIO_Init+0xe>
 80014c2:	2603      	movs	r6, #3
 80014c4:	e727      	b.n	8001316 <HAL_GPIO_Init+0xe>
 80014c6:	2604      	movs	r6, #4
 80014c8:	e725      	b.n	8001316 <HAL_GPIO_Init+0xe>
 80014ca:	2605      	movs	r6, #5
 80014cc:	e723      	b.n	8001316 <HAL_GPIO_Init+0xe>
 80014ce:	2606      	movs	r6, #6
 80014d0:	e721      	b.n	8001316 <HAL_GPIO_Init+0xe>
 80014d2:	2607      	movs	r6, #7
 80014d4:	e71f      	b.n	8001316 <HAL_GPIO_Init+0xe>
 80014d6:	2608      	movs	r6, #8
 80014d8:	e71d      	b.n	8001316 <HAL_GPIO_Init+0xe>
      }      
    }
  }
}
 80014da:	b003      	add	sp, #12
 80014dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014de:	bf00      	nop
 80014e0:	58000400 	.word	0x58000400
 80014e4:	58000080 	.word	0x58000080
 80014e8:	58024400 	.word	0x58024400
 80014ec:	58020000 	.word	0x58020000
 80014f0:	58020400 	.word	0x58020400

080014f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014f4:	b90a      	cbnz	r2, 80014fa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 80014f6:	8341      	strh	r1, [r0, #26]
 80014f8:	4770      	bx	lr
    GPIOx->BSRRL = GPIO_Pin;
 80014fa:	8301      	strh	r1, [r0, #24]
 80014fc:	4770      	bx	lr
	...

08001500 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001500:	b508      	push	{r3, lr}
    /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001502:	4b05      	ldr	r3, [pc, #20]	; (8001518 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	4203      	tst	r3, r0
 8001508:	d100      	bne.n	800150c <HAL_GPIO_EXTI_IRQHandler+0xc>
 800150a:	bd08      	pop	{r3, pc}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800150c:	4b02      	ldr	r3, [pc, #8]	; (8001518 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800150e:	6098      	str	r0, [r3, #8]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001510:	f003 fde8 	bl	80050e4 <HAL_GPIO_EXTI_Callback>
  }

  
}
 8001514:	e7f9      	b.n	800150a <HAL_GPIO_EXTI_IRQHandler+0xa>
 8001516:	bf00      	nop
 8001518:	58000080 	.word	0x58000080

0800151c <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800151c:	6803      	ldr	r3, [r0, #0]
 800151e:	699a      	ldr	r2, [r3, #24]
 8001520:	f012 0f02 	tst.w	r2, #2
 8001524:	d001      	beq.n	800152a <I2C_Flush_TXDR+0xe>
  {
     hi2c->Instance->TXDR = 0x00U;
 8001526:	2200      	movs	r2, #0
 8001528:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800152a:	6803      	ldr	r3, [r0, #0]
 800152c:	699a      	ldr	r2, [r3, #24]
 800152e:	f012 0f01 	tst.w	r2, #1
 8001532:	d103      	bne.n	800153c <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001534:	699a      	ldr	r2, [r3, #24]
 8001536:	f042 0201 	orr.w	r2, r2, #1
 800153a:	619a      	str	r2, [r3, #24]
 800153c:	4770      	bx	lr

0800153e <I2C_TransferConfig>:
  *     @arg I2C_GENERATE_START_READ: Generate Restart for read request.
  *     @arg I2C_GENERATE_START_WRITE: Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800153e:	b470      	push	{r4, r5, r6}
 8001540:	9d03      	ldr	r5, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001542:	6806      	ldr	r6, [r0, #0]
 8001544:	6870      	ldr	r0, [r6, #4]
 8001546:	0d6c      	lsrs	r4, r5, #21
 8001548:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 800154c:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8001550:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8001554:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8001558:	f044 0403 	orr.w	r4, r4, #3
 800155c:	ea20 0004 	bic.w	r0, r0, r4
 8001560:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001564:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001568:	4319      	orrs	r1, r3
 800156a:	4329      	orrs	r1, r5
 800156c:	4308      	orrs	r0, r1
 800156e:	6070      	str	r0, [r6, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001570:	bc70      	pop	{r4, r5, r6}
 8001572:	4770      	bx	lr

08001574 <I2C_IsAcknowledgeFailed>:
{
 8001574:	b570      	push	{r4, r5, r6, lr}
 8001576:	4604      	mov	r4, r0
 8001578:	460d      	mov	r5, r1
 800157a:	4616      	mov	r6, r2
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800157c:	6803      	ldr	r3, [r0, #0]
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	f013 0f10 	tst.w	r3, #16
 8001584:	d017      	beq.n	80015b6 <I2C_IsAcknowledgeFailed+0x42>
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001586:	6823      	ldr	r3, [r4, #0]
 8001588:	699a      	ldr	r2, [r3, #24]
 800158a:	f012 0f20 	tst.w	r2, #32
 800158e:	d114      	bne.n	80015ba <I2C_IsAcknowledgeFailed+0x46>
      if(Timeout != HAL_MAX_DELAY)
 8001590:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001594:	d0f7      	beq.n	8001586 <I2C_IsAcknowledgeFailed+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8001596:	b125      	cbz	r5, 80015a2 <I2C_IsAcknowledgeFailed+0x2e>
 8001598:	f7ff fe3a 	bl	8001210 <HAL_GetTick>
 800159c:	1b80      	subs	r0, r0, r6
 800159e:	4285      	cmp	r5, r0
 80015a0:	d2f1      	bcs.n	8001586 <I2C_IsAcknowledgeFailed+0x12>
          hi2c->State= HAL_I2C_STATE_READY;
 80015a2:	2320      	movs	r3, #32
 80015a4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80015a8:	2300      	movs	r3, #0
 80015aa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 80015ae:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_TIMEOUT;
 80015b2:	2003      	movs	r0, #3
 80015b4:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80015b6:	2000      	movs	r0, #0
 80015b8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80015ba:	2210      	movs	r2, #16
 80015bc:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80015be:	6823      	ldr	r3, [r4, #0]
 80015c0:	2520      	movs	r5, #32
 80015c2:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80015c4:	4620      	mov	r0, r4
 80015c6:	f7ff ffa9 	bl	800151c <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80015ca:	6822      	ldr	r2, [r4, #0]
 80015cc:	6853      	ldr	r3, [r2, #4]
 80015ce:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80015d2:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80015d6:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80015da:	f023 0301 	bic.w	r3, r3, #1
 80015de:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80015e0:	2304      	movs	r3, #4
 80015e2:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State= HAL_I2C_STATE_READY;
 80015e4:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80015e8:	2300      	movs	r3, #0
 80015ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 80015ee:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 80015f2:	2001      	movs	r0, #1
}
 80015f4:	bd70      	pop	{r4, r5, r6, pc}

080015f6 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80015f6:	b570      	push	{r4, r5, r6, lr}
 80015f8:	4604      	mov	r4, r0
 80015fa:	460d      	mov	r5, r1
 80015fc:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80015fe:	6823      	ldr	r3, [r4, #0]
 8001600:	699b      	ldr	r3, [r3, #24]
 8001602:	f013 0f02 	tst.w	r3, #2
 8001606:	d11c      	bne.n	8001642 <I2C_WaitOnTXISFlagUntilTimeout+0x4c>
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001608:	4632      	mov	r2, r6
 800160a:	4629      	mov	r1, r5
 800160c:	4620      	mov	r0, r4
 800160e:	f7ff ffb1 	bl	8001574 <I2C_IsAcknowledgeFailed>
 8001612:	b9c0      	cbnz	r0, 8001646 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 8001614:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001618:	d0f1      	beq.n	80015fe <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 800161a:	b125      	cbz	r5, 8001626 <I2C_WaitOnTXISFlagUntilTimeout+0x30>
 800161c:	f7ff fdf8 	bl	8001210 <HAL_GetTick>
 8001620:	1b80      	subs	r0, r0, r6
 8001622:	4285      	cmp	r5, r0
 8001624:	d2eb      	bcs.n	80015fe <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001626:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001628:	f043 0320 	orr.w	r3, r3, #32
 800162c:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State= HAL_I2C_STATE_READY;
 800162e:	2320      	movs	r3, #32
 8001630:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001634:	2300      	movs	r3, #0
 8001636:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800163a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 800163e:	2003      	movs	r0, #3
 8001640:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8001642:	2000      	movs	r0, #0
 8001644:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001646:	2001      	movs	r0, #1
}
 8001648:	bd70      	pop	{r4, r5, r6, pc}

0800164a <I2C_WaitOnFlagUntilTimeout>:
{
 800164a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800164c:	4605      	mov	r5, r0
 800164e:	460f      	mov	r7, r1
 8001650:	4616      	mov	r6, r2
 8001652:	461c      	mov	r4, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001654:	682b      	ldr	r3, [r5, #0]
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	ea37 0303 	bics.w	r3, r7, r3
 800165c:	bf0c      	ite	eq
 800165e:	2301      	moveq	r3, #1
 8001660:	2300      	movne	r3, #0
 8001662:	42b3      	cmp	r3, r6
 8001664:	d113      	bne.n	800168e <I2C_WaitOnFlagUntilTimeout+0x44>
    if(Timeout != HAL_MAX_DELAY)
 8001666:	f1b4 3fff 	cmp.w	r4, #4294967295
 800166a:	d0f3      	beq.n	8001654 <I2C_WaitOnFlagUntilTimeout+0xa>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800166c:	b12c      	cbz	r4, 800167a <I2C_WaitOnFlagUntilTimeout+0x30>
 800166e:	f7ff fdcf 	bl	8001210 <HAL_GetTick>
 8001672:	9b06      	ldr	r3, [sp, #24]
 8001674:	1ac0      	subs	r0, r0, r3
 8001676:	4284      	cmp	r4, r0
 8001678:	d2ec      	bcs.n	8001654 <I2C_WaitOnFlagUntilTimeout+0xa>
        hi2c->State= HAL_I2C_STATE_READY;
 800167a:	2320      	movs	r3, #32
 800167c:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001680:	2300      	movs	r3, #0
 8001682:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8001686:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
        return HAL_TIMEOUT;
 800168a:	2003      	movs	r0, #3
 800168c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return HAL_OK;
 800168e:	2000      	movs	r0, #0
}
 8001690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001694 <I2C_RequestMemoryWrite>:
{
 8001694:	b570      	push	{r4, r5, r6, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	4604      	mov	r4, r0
 800169a:	4616      	mov	r6, r2
 800169c:	461d      	mov	r5, r3
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800169e:	4b1e      	ldr	r3, [pc, #120]	; (8001718 <I2C_RequestMemoryWrite+0x84>)
 80016a0:	9300      	str	r3, [sp, #0]
 80016a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80016a6:	b2ea      	uxtb	r2, r5
 80016a8:	f7ff ff49 	bl	800153e <I2C_TransferConfig>
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80016ac:	9a07      	ldr	r2, [sp, #28]
 80016ae:	9906      	ldr	r1, [sp, #24]
 80016b0:	4620      	mov	r0, r4
 80016b2:	f7ff ffa0 	bl	80015f6 <I2C_WaitOnTXISFlagUntilTimeout>
 80016b6:	b140      	cbz	r0, 80016ca <I2C_RequestMemoryWrite+0x36>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80016b8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80016ba:	2b04      	cmp	r3, #4
 80016bc:	d003      	beq.n	80016c6 <I2C_RequestMemoryWrite+0x32>
      return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	b002      	add	sp, #8
 80016c4:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e7fa      	b.n	80016c0 <I2C_RequestMemoryWrite+0x2c>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80016ca:	2d01      	cmp	r5, #1
 80016cc:	d00d      	beq.n	80016ea <I2C_RequestMemoryWrite+0x56>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80016ce:	6823      	ldr	r3, [r4, #0]
 80016d0:	0a32      	lsrs	r2, r6, #8
 80016d2:	629a      	str	r2, [r3, #40]	; 0x28
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80016d4:	9a07      	ldr	r2, [sp, #28]
 80016d6:	9906      	ldr	r1, [sp, #24]
 80016d8:	4620      	mov	r0, r4
 80016da:	f7ff ff8c 	bl	80015f6 <I2C_WaitOnTXISFlagUntilTimeout>
 80016de:	b1b0      	cbz	r0, 800170e <I2C_RequestMemoryWrite+0x7a>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80016e0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80016e2:	2b04      	cmp	r3, #4
 80016e4:	d011      	beq.n	800170a <I2C_RequestMemoryWrite+0x76>
        return HAL_TIMEOUT;
 80016e6:	2303      	movs	r3, #3
 80016e8:	e7ea      	b.n	80016c0 <I2C_RequestMemoryWrite+0x2c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80016ea:	6823      	ldr	r3, [r4, #0]
 80016ec:	b2f6      	uxtb	r6, r6
 80016ee:	629e      	str	r6, [r3, #40]	; 0x28
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80016f0:	9b07      	ldr	r3, [sp, #28]
 80016f2:	9300      	str	r3, [sp, #0]
 80016f4:	9b06      	ldr	r3, [sp, #24]
 80016f6:	2200      	movs	r2, #0
 80016f8:	2180      	movs	r1, #128	; 0x80
 80016fa:	4620      	mov	r0, r4
 80016fc:	f7ff ffa5 	bl	800164a <I2C_WaitOnFlagUntilTimeout>
 8001700:	4603      	mov	r3, r0
 8001702:	2800      	cmp	r0, #0
 8001704:	d0dc      	beq.n	80016c0 <I2C_RequestMemoryWrite+0x2c>
    return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e7da      	b.n	80016c0 <I2C_RequestMemoryWrite+0x2c>
        return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e7d8      	b.n	80016c0 <I2C_RequestMemoryWrite+0x2c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800170e:	6823      	ldr	r3, [r4, #0]
 8001710:	b2f6      	uxtb	r6, r6
 8001712:	629e      	str	r6, [r3, #40]	; 0x28
 8001714:	e7ec      	b.n	80016f0 <I2C_RequestMemoryWrite+0x5c>
 8001716:	bf00      	nop
 8001718:	80002000 	.word	0x80002000

0800171c <I2C_RequestMemoryReadCustom>:
  * @param  Timeout: Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryReadCustom(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, unsigned char* MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800171c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800171e:	b083      	sub	sp, #12
 8001720:	4605      	mov	r5, r0
 8001722:	4617      	mov	r7, r2
 8001724:	461e      	mov	r6, r3
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001726:	4b21      	ldr	r3, [pc, #132]	; (80017ac <I2C_RequestMemoryReadCustom+0x90>)
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	2300      	movs	r3, #0
 800172c:	b2f2      	uxtb	r2, r6
 800172e:	f7ff ff06 	bl	800153e <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001732:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001734:	9908      	ldr	r1, [sp, #32]
 8001736:	4628      	mov	r0, r5
 8001738:	f7ff ff5d 	bl	80015f6 <I2C_WaitOnTXISFlagUntilTimeout>
 800173c:	b140      	cbz	r0, 8001750 <I2C_RequestMemoryReadCustom+0x34>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800173e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8001740:	2b04      	cmp	r3, #4
 8001742:	d003      	beq.n	800174c <I2C_RequestMemoryReadCustom+0x30>
    {
      return HAL_ERROR;
    }
    else
    {
      return HAL_TIMEOUT;
 8001744:	2303      	movs	r3, #3
  {
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8001746:	4618      	mov	r0, r3
 8001748:	b003      	add	sp, #12
 800174a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e7fa      	b.n	8001746 <I2C_RequestMemoryReadCustom+0x2a>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001750:	2e01      	cmp	r6, #1
 8001752:	d00e      	beq.n	8001772 <I2C_RequestMemoryReadCustom+0x56>
 8001754:	2400      	movs	r4, #0
	  for(int i=0;i<(MemAddSize-1);i++)
 8001756:	1e73      	subs	r3, r6, #1
 8001758:	429c      	cmp	r4, r3
 800175a:	da15      	bge.n	8001788 <I2C_RequestMemoryReadCustom+0x6c>
		hi2c->Instance->TXDR = MemAddress[i];
 800175c:	682b      	ldr	r3, [r5, #0]
 800175e:	5d3a      	ldrb	r2, [r7, r4]
 8001760:	629a      	str	r2, [r3, #40]	; 0x28
		if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001762:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001764:	9908      	ldr	r1, [sp, #32]
 8001766:	4628      	mov	r0, r5
 8001768:	f7ff ff45 	bl	80015f6 <I2C_WaitOnTXISFlagUntilTimeout>
 800176c:	b928      	cbnz	r0, 800177a <I2C_RequestMemoryReadCustom+0x5e>
	  for(int i=0;i<(MemAddSize-1);i++)
 800176e:	3401      	adds	r4, #1
 8001770:	e7f1      	b.n	8001756 <I2C_RequestMemoryReadCustom+0x3a>
      hi2c->Instance->TXDR = MemAddress[0];
 8001772:	682b      	ldr	r3, [r5, #0]
 8001774:	783a      	ldrb	r2, [r7, #0]
 8001776:	629a      	str	r2, [r3, #40]	; 0x28
 8001778:	e00b      	b.n	8001792 <I2C_RequestMemoryReadCustom+0x76>
		  if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800177a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800177c:	2b04      	cmp	r3, #4
 800177e:	d001      	beq.n	8001784 <I2C_RequestMemoryReadCustom+0x68>
			return HAL_TIMEOUT;
 8001780:	2303      	movs	r3, #3
 8001782:	e7e0      	b.n	8001746 <I2C_RequestMemoryReadCustom+0x2a>
			return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e7de      	b.n	8001746 <I2C_RequestMemoryReadCustom+0x2a>
	  hi2c->Instance->TXDR = MemAddress[MemAddSize-1];
 8001788:	682b      	ldr	r3, [r5, #0]
 800178a:	443e      	add	r6, r7
 800178c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8001790:	629a      	str	r2, [r3, #40]	; 0x28
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001792:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001794:	9300      	str	r3, [sp, #0]
 8001796:	9b08      	ldr	r3, [sp, #32]
 8001798:	2200      	movs	r2, #0
 800179a:	2140      	movs	r1, #64	; 0x40
 800179c:	4628      	mov	r0, r5
 800179e:	f7ff ff54 	bl	800164a <I2C_WaitOnFlagUntilTimeout>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2800      	cmp	r0, #0
 80017a6:	d0ce      	beq.n	8001746 <I2C_RequestMemoryReadCustom+0x2a>
    return HAL_TIMEOUT;
 80017a8:	2303      	movs	r3, #3
 80017aa:	e7cc      	b.n	8001746 <I2C_RequestMemoryReadCustom+0x2a>
 80017ac:	80002000 	.word	0x80002000

080017b0 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80017b0:	b570      	push	{r4, r5, r6, lr}
 80017b2:	4605      	mov	r5, r0
 80017b4:	460c      	mov	r4, r1
 80017b6:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80017b8:	682b      	ldr	r3, [r5, #0]
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	f013 0f20 	tst.w	r3, #32
 80017c0:	d119      	bne.n	80017f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80017c2:	4632      	mov	r2, r6
 80017c4:	4621      	mov	r1, r4
 80017c6:	4628      	mov	r0, r5
 80017c8:	f7ff fed4 	bl	8001574 <I2C_IsAcknowledgeFailed>
 80017cc:	b9a8      	cbnz	r0, 80017fa <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80017ce:	b124      	cbz	r4, 80017da <I2C_WaitOnSTOPFlagUntilTimeout+0x2a>
 80017d0:	f7ff fd1e 	bl	8001210 <HAL_GetTick>
 80017d4:	1b80      	subs	r0, r0, r6
 80017d6:	4284      	cmp	r4, r0
 80017d8:	d2ee      	bcs.n	80017b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80017da:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80017dc:	f043 0320 	orr.w	r3, r3, #32
 80017e0:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 80017e2:	2320      	movs	r3, #32
 80017e4:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80017e8:	2300      	movs	r3, #0
 80017ea:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80017ee:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_TIMEOUT;
 80017f2:	2003      	movs	r0, #3
 80017f4:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80017f6:	2000      	movs	r0, #0
 80017f8:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80017fa:	2001      	movs	r0, #1
}
 80017fc:	bd70      	pop	{r4, r5, r6, pc}
	...

08001800 <HAL_I2C_Init>:
  if(hi2c == NULL)
 8001800:	2800      	cmp	r0, #0
 8001802:	d057      	beq.n	80018b4 <HAL_I2C_Init+0xb4>
{
 8001804:	b510      	push	{r4, lr}
 8001806:	4604      	mov	r4, r0
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001808:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800180c:	2b00      	cmp	r3, #0
 800180e:	d041      	beq.n	8001894 <HAL_I2C_Init+0x94>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001810:	2324      	movs	r3, #36	; 0x24
 8001812:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8001816:	6822      	ldr	r2, [r4, #0]
 8001818:	6813      	ldr	r3, [r2, #0]
 800181a:	f023 0301 	bic.w	r3, r3, #1
 800181e:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001820:	6822      	ldr	r2, [r4, #0]
 8001822:	6863      	ldr	r3, [r4, #4]
 8001824:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001828:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800182a:	6822      	ldr	r2, [r4, #0]
 800182c:	6893      	ldr	r3, [r2, #8]
 800182e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001832:	6093      	str	r3, [r2, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001834:	68e3      	ldr	r3, [r4, #12]
 8001836:	2b01      	cmp	r3, #1
 8001838:	d031      	beq.n	800189e <HAL_I2C_Init+0x9e>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800183a:	6822      	ldr	r2, [r4, #0]
 800183c:	68a3      	ldr	r3, [r4, #8]
 800183e:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8001842:	6093      	str	r3, [r2, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001844:	68e3      	ldr	r3, [r4, #12]
 8001846:	2b02      	cmp	r3, #2
 8001848:	d02f      	beq.n	80018aa <HAL_I2C_Init+0xaa>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800184a:	6822      	ldr	r2, [r4, #0]
 800184c:	6851      	ldr	r1, [r2, #4]
 800184e:	4b1a      	ldr	r3, [pc, #104]	; (80018b8 <HAL_I2C_Init+0xb8>)
 8001850:	430b      	orrs	r3, r1
 8001852:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001854:	6822      	ldr	r2, [r4, #0]
 8001856:	68d3      	ldr	r3, [r2, #12]
 8001858:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800185c:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800185e:	6822      	ldr	r2, [r4, #0]
 8001860:	6923      	ldr	r3, [r4, #16]
 8001862:	6961      	ldr	r1, [r4, #20]
 8001864:	430b      	orrs	r3, r1
 8001866:	69a1      	ldr	r1, [r4, #24]
 8001868:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800186c:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800186e:	6822      	ldr	r2, [r4, #0]
 8001870:	69e3      	ldr	r3, [r4, #28]
 8001872:	6a21      	ldr	r1, [r4, #32]
 8001874:	430b      	orrs	r3, r1
 8001876:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001878:	6822      	ldr	r2, [r4, #0]
 800187a:	6813      	ldr	r3, [r2, #0]
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001882:	2000      	movs	r0, #0
 8001884:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001886:	2320      	movs	r3, #32
 8001888:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800188c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800188e:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8001892:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8001894:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8001898:	f003 fda0 	bl	80053dc <HAL_I2C_MspInit>
 800189c:	e7b8      	b.n	8001810 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800189e:	6822      	ldr	r2, [r4, #0]
 80018a0:	68a3      	ldr	r3, [r4, #8]
 80018a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018a6:	6093      	str	r3, [r2, #8]
 80018a8:	e7cc      	b.n	8001844 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80018aa:	6823      	ldr	r3, [r4, #0]
 80018ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80018b0:	605a      	str	r2, [r3, #4]
 80018b2:	e7ca      	b.n	800184a <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 80018b4:	2001      	movs	r0, #1
 80018b6:	4770      	bx	lr
 80018b8:	02008000 	.word	0x02008000

080018bc <HAL_I2C_Mem_Write>:
{
 80018bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80018c0:	b082      	sub	sp, #8
 80018c2:	f8bd 502c 	ldrh.w	r5, [sp, #44]	; 0x2c
  if(hi2c->State == HAL_I2C_STATE_READY)
 80018c6:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 80018ca:	b2e4      	uxtb	r4, r4
 80018cc:	2c20      	cmp	r4, #32
 80018ce:	d004      	beq.n	80018da <HAL_I2C_Mem_Write+0x1e>
    return HAL_BUSY;
 80018d0:	2302      	movs	r3, #2
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	b002      	add	sp, #8
 80018d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((pData == NULL) || (Size == 0U))
 80018da:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80018dc:	2d00      	cmp	r5, #0
 80018de:	bf18      	it	ne
 80018e0:	2c00      	cmpne	r4, #0
 80018e2:	f000 80c9 	beq.w	8001a78 <HAL_I2C_Mem_Write+0x1bc>
    __HAL_LOCK(hi2c);
 80018e6:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 80018ea:	2c01      	cmp	r4, #1
 80018ec:	d101      	bne.n	80018f2 <HAL_I2C_Mem_Write+0x36>
 80018ee:	2302      	movs	r3, #2
 80018f0:	e7ef      	b.n	80018d2 <HAL_I2C_Mem_Write+0x16>
 80018f2:	4698      	mov	r8, r3
 80018f4:	4691      	mov	r9, r2
 80018f6:	460e      	mov	r6, r1
 80018f8:	4604      	mov	r4, r0
 80018fa:	f04f 0a01 	mov.w	sl, #1
 80018fe:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001902:	f7ff fc85 	bl	8001210 <HAL_GetTick>
 8001906:	4607      	mov	r7, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001908:	9000      	str	r0, [sp, #0]
 800190a:	2319      	movs	r3, #25
 800190c:	4652      	mov	r2, sl
 800190e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001912:	4620      	mov	r0, r4
 8001914:	f7ff fe99 	bl	800164a <I2C_WaitOnFlagUntilTimeout>
 8001918:	b108      	cbz	r0, 800191e <HAL_I2C_Mem_Write+0x62>
      return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e7d9      	b.n	80018d2 <HAL_I2C_Mem_Write+0x16>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800191e:	2321      	movs	r3, #33	; 0x21
 8001920:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001924:	2340      	movs	r3, #64	; 0x40
 8001926:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800192a:	2300      	movs	r3, #0
 800192c:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800192e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001930:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8001932:	8565      	strh	r5, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001934:	6363      	str	r3, [r4, #52]	; 0x34
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001936:	9701      	str	r7, [sp, #4]
 8001938:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800193a:	9300      	str	r3, [sp, #0]
 800193c:	4643      	mov	r3, r8
 800193e:	464a      	mov	r2, r9
 8001940:	4631      	mov	r1, r6
 8001942:	4620      	mov	r0, r4
 8001944:	f7ff fea6 	bl	8001694 <I2C_RequestMemoryWrite>
 8001948:	b160      	cbz	r0, 8001964 <HAL_I2C_Mem_Write+0xa8>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800194a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800194c:	2b04      	cmp	r3, #4
 800194e:	d004      	beq.n	800195a <HAL_I2C_Mem_Write+0x9e>
        __HAL_UNLOCK(hi2c);
 8001950:	2300      	movs	r3, #0
 8001952:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e7bb      	b.n	80018d2 <HAL_I2C_Mem_Write+0x16>
        __HAL_UNLOCK(hi2c);
 800195a:	2300      	movs	r3, #0
 800195c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8001960:	4653      	mov	r3, sl
 8001962:	e7b6      	b.n	80018d2 <HAL_I2C_Mem_Write+0x16>
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8001964:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001966:	b29b      	uxth	r3, r3
 8001968:	2bff      	cmp	r3, #255	; 0xff
 800196a:	d90a      	bls.n	8001982 <HAL_I2C_Mem_Write+0xc6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800196c:	22ff      	movs	r2, #255	; 0xff
 800196e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001970:	2300      	movs	r3, #0
 8001972:	9300      	str	r3, [sp, #0]
 8001974:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001978:	4631      	mov	r1, r6
 800197a:	4620      	mov	r0, r4
 800197c:	f7ff fddf 	bl	800153e <I2C_TransferConfig>
 8001980:	e023      	b.n	80019ca <HAL_I2C_Mem_Write+0x10e>
      hi2c->XferSize = hi2c->XferCount;
 8001982:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001984:	b292      	uxth	r2, r2
 8001986:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001988:	2300      	movs	r3, #0
 800198a:	9300      	str	r3, [sp, #0]
 800198c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001990:	b2d2      	uxtb	r2, r2
 8001992:	4631      	mov	r1, r6
 8001994:	4620      	mov	r0, r4
 8001996:	f7ff fdd2 	bl	800153e <I2C_TransferConfig>
 800199a:	e016      	b.n	80019ca <HAL_I2C_Mem_Write+0x10e>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800199c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800199e:	2b04      	cmp	r3, #4
 80019a0:	d001      	beq.n	80019a6 <HAL_I2C_Mem_Write+0xea>
          return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e795      	b.n	80018d2 <HAL_I2C_Mem_Write+0x16>
          return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e793      	b.n	80018d2 <HAL_I2C_Mem_Write+0x16>
          hi2c->XferSize = hi2c->XferCount;
 80019aa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80019ac:	b292      	uxth	r2, r2
 80019ae:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80019b0:	2300      	movs	r3, #0
 80019b2:	9300      	str	r3, [sp, #0]
 80019b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019b8:	b2d2      	uxtb	r2, r2
 80019ba:	4631      	mov	r1, r6
 80019bc:	4620      	mov	r0, r4
 80019be:	f7ff fdbe 	bl	800153e <I2C_TransferConfig>
    }while(hi2c->XferCount > 0U);
 80019c2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d032      	beq.n	8001a30 <HAL_I2C_Mem_Write+0x174>
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019ca:	463a      	mov	r2, r7
 80019cc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80019ce:	4620      	mov	r0, r4
 80019d0:	f7ff fe11 	bl	80015f6 <I2C_WaitOnTXISFlagUntilTimeout>
 80019d4:	2800      	cmp	r0, #0
 80019d6:	d1e1      	bne.n	800199c <HAL_I2C_Mem_Write+0xe0>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80019d8:	6822      	ldr	r2, [r4, #0]
 80019da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80019dc:	1c59      	adds	r1, r3, #1
 80019de:	6261      	str	r1, [r4, #36]	; 0x24
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80019e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	3b01      	subs	r3, #1
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80019ee:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80019f0:	3b01      	subs	r3, #1
 80019f2:	b29b      	uxth	r3, r3
 80019f4:	8523      	strh	r3, [r4, #40]	; 0x28
      if((hi2c->XferSize == 0U) && (hi2c->XferCount!=0U))
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1e3      	bne.n	80019c2 <HAL_I2C_Mem_Write+0x106>
 80019fa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d0df      	beq.n	80019c2 <HAL_I2C_Mem_Write+0x106>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001a02:	9700      	str	r7, [sp, #0]
 8001a04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001a06:	2200      	movs	r2, #0
 8001a08:	2180      	movs	r1, #128	; 0x80
 8001a0a:	4620      	mov	r0, r4
 8001a0c:	f7ff fe1d 	bl	800164a <I2C_WaitOnFlagUntilTimeout>
 8001a10:	bba0      	cbnz	r0, 8001a7c <HAL_I2C_Mem_Write+0x1c0>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a12:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	2bff      	cmp	r3, #255	; 0xff
 8001a18:	d9c7      	bls.n	80019aa <HAL_I2C_Mem_Write+0xee>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a1a:	22ff      	movs	r2, #255	; 0xff
 8001a1c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001a1e:	2300      	movs	r3, #0
 8001a20:	9300      	str	r3, [sp, #0]
 8001a22:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a26:	4631      	mov	r1, r6
 8001a28:	4620      	mov	r0, r4
 8001a2a:	f7ff fd88 	bl	800153e <I2C_TransferConfig>
 8001a2e:	e7c8      	b.n	80019c2 <HAL_I2C_Mem_Write+0x106>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a30:	463a      	mov	r2, r7
 8001a32:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001a34:	4620      	mov	r0, r4
 8001a36:	f7ff febb 	bl	80017b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	b130      	cbz	r0, 8001a4c <HAL_I2C_Mem_Write+0x190>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a3e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001a40:	2b04      	cmp	r3, #4
 8001a42:	d001      	beq.n	8001a48 <HAL_I2C_Mem_Write+0x18c>
        return HAL_TIMEOUT;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e744      	b.n	80018d2 <HAL_I2C_Mem_Write+0x16>
        return HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e742      	b.n	80018d2 <HAL_I2C_Mem_Write+0x16>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a4c:	6822      	ldr	r2, [r4, #0]
 8001a4e:	2120      	movs	r1, #32
 8001a50:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 8001a52:	6820      	ldr	r0, [r4, #0]
 8001a54:	6842      	ldr	r2, [r0, #4]
 8001a56:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001a5a:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001a5e:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001a62:	f022 0201 	bic.w	r2, r2, #1
 8001a66:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001a68:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8001a72:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 8001a76:	e72c      	b.n	80018d2 <HAL_I2C_Mem_Write+0x16>
      return  HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e72a      	b.n	80018d2 <HAL_I2C_Mem_Write+0x16>
          return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e728      	b.n	80018d2 <HAL_I2C_Mem_Write+0x16>

08001a80 <HAL_I2C_WriteReadCustom>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_WriteReadCustom(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pDataWrite, uint16_t writeSize, uint8_t *pDataRead, uint16_t readSize, uint32_t Timeout)
{
 8001a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	f8bd 502c 	ldrh.w	r5, [sp, #44]	; 0x2c
  uint32_t tickstart = 0U;

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001a8a:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8001a8e:	b2e4      	uxtb	r4, r4
 8001a90:	2c20      	cmp	r4, #32
 8001a92:	d004      	beq.n	8001a9e <HAL_I2C_WriteReadCustom+0x1e>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001a94:	2302      	movs	r3, #2
  }
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	b002      	add	sp, #8
 8001a9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((pDataRead == NULL) || (readSize == 0U))
 8001a9e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8001aa0:	2d00      	cmp	r5, #0
 8001aa2:	bf18      	it	ne
 8001aa4:	2c00      	cmpne	r4, #0
 8001aa6:	f000 80c4 	beq.w	8001c32 <HAL_I2C_WriteReadCustom+0x1b2>
    __HAL_LOCK(hi2c);
 8001aaa:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8001aae:	2c01      	cmp	r4, #1
 8001ab0:	d101      	bne.n	8001ab6 <HAL_I2C_WriteReadCustom+0x36>
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	e7ef      	b.n	8001a96 <HAL_I2C_WriteReadCustom+0x16>
 8001ab6:	4698      	mov	r8, r3
 8001ab8:	4691      	mov	r9, r2
 8001aba:	460e      	mov	r6, r1
 8001abc:	4604      	mov	r4, r0
 8001abe:	f04f 0a01 	mov.w	sl, #1
 8001ac2:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001ac6:	f7ff fba3 	bl	8001210 <HAL_GetTick>
 8001aca:	4607      	mov	r7, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001acc:	9000      	str	r0, [sp, #0]
 8001ace:	2319      	movs	r3, #25
 8001ad0:	4652      	mov	r2, sl
 8001ad2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ad6:	4620      	mov	r0, r4
 8001ad8:	f7ff fdb7 	bl	800164a <I2C_WaitOnFlagUntilTimeout>
 8001adc:	b108      	cbz	r0, 8001ae2 <HAL_I2C_WriteReadCustom+0x62>
      return HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e7d9      	b.n	8001a96 <HAL_I2C_WriteReadCustom+0x16>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001ae2:	2322      	movs	r3, #34	; 0x22
 8001ae4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ae8:	2340      	movs	r3, #64	; 0x40
 8001aea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001aee:	2300      	movs	r3, #0
 8001af0:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pDataRead;
 8001af2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001af4:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = readSize;
 8001af6:	8565      	strh	r5, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001af8:	6363      	str	r3, [r4, #52]	; 0x34
    if(I2C_RequestMemoryReadCustom(hi2c, DevAddress, pDataWrite, writeSize, Timeout, tickstart) != HAL_OK)
 8001afa:	9701      	str	r7, [sp, #4]
 8001afc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	4643      	mov	r3, r8
 8001b02:	464a      	mov	r2, r9
 8001b04:	4631      	mov	r1, r6
 8001b06:	4620      	mov	r0, r4
 8001b08:	f7ff fe08 	bl	800171c <I2C_RequestMemoryReadCustom>
 8001b0c:	b160      	cbz	r0, 8001b28 <HAL_I2C_WriteReadCustom+0xa8>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b0e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001b10:	2b04      	cmp	r3, #4
 8001b12:	d004      	beq.n	8001b1e <HAL_I2C_WriteReadCustom+0x9e>
        __HAL_UNLOCK(hi2c);
 8001b14:	2300      	movs	r3, #0
 8001b16:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e7bb      	b.n	8001a96 <HAL_I2C_WriteReadCustom+0x16>
        __HAL_UNLOCK(hi2c);
 8001b1e:	2300      	movs	r3, #0
 8001b20:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8001b24:	4653      	mov	r3, sl
 8001b26:	e7b6      	b.n	8001a96 <HAL_I2C_WriteReadCustom+0x16>
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b28:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	2bff      	cmp	r3, #255	; 0xff
 8001b2e:	d90a      	bls.n	8001b46 <HAL_I2C_WriteReadCustom+0xc6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b30:	22ff      	movs	r2, #255	; 0xff
 8001b32:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001b34:	4b42      	ldr	r3, [pc, #264]	; (8001c40 <HAL_I2C_WriteReadCustom+0x1c0>)
 8001b36:	9300      	str	r3, [sp, #0]
 8001b38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b3c:	4631      	mov	r1, r6
 8001b3e:	4620      	mov	r0, r4
 8001b40:	f7ff fcfd 	bl	800153e <I2C_TransferConfig>
 8001b44:	e01c      	b.n	8001b80 <HAL_I2C_WriteReadCustom+0x100>
      hi2c->XferSize = hi2c->XferCount;
 8001b46:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001b48:	b292      	uxth	r2, r2
 8001b4a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001b4c:	4b3c      	ldr	r3, [pc, #240]	; (8001c40 <HAL_I2C_WriteReadCustom+0x1c0>)
 8001b4e:	9300      	str	r3, [sp, #0]
 8001b50:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b54:	b2d2      	uxtb	r2, r2
 8001b56:	4631      	mov	r1, r6
 8001b58:	4620      	mov	r0, r4
 8001b5a:	f7ff fcf0 	bl	800153e <I2C_TransferConfig>
 8001b5e:	e00f      	b.n	8001b80 <HAL_I2C_WriteReadCustom+0x100>
          hi2c->XferSize = hi2c->XferCount;
 8001b60:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001b62:	b292      	uxth	r2, r2
 8001b64:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001b66:	2300      	movs	r3, #0
 8001b68:	9300      	str	r3, [sp, #0]
 8001b6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b6e:	b2d2      	uxtb	r2, r2
 8001b70:	4631      	mov	r1, r6
 8001b72:	4620      	mov	r0, r4
 8001b74:	f7ff fce3 	bl	800153e <I2C_TransferConfig>
    }while(hi2c->XferCount > 0U);
 8001b78:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d034      	beq.n	8001bea <HAL_I2C_WriteReadCustom+0x16a>
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001b80:	9700      	str	r7, [sp, #0]
 8001b82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001b84:	2200      	movs	r2, #0
 8001b86:	2104      	movs	r1, #4
 8001b88:	4620      	mov	r0, r4
 8001b8a:	f7ff fd5e 	bl	800164a <I2C_WaitOnFlagUntilTimeout>
 8001b8e:	2800      	cmp	r0, #0
 8001b90:	d151      	bne.n	8001c36 <HAL_I2C_WriteReadCustom+0x1b6>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8001b92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b94:	1c5a      	adds	r2, r3, #1
 8001b96:	6262      	str	r2, [r4, #36]	; 0x24
 8001b98:	6822      	ldr	r2, [r4, #0]
 8001b9a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001b9c:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8001b9e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001ba0:	3a01      	subs	r2, #1
 8001ba2:	b292      	uxth	r2, r2
 8001ba4:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001ba6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	3b01      	subs	r3, #1
 8001bac:	b29b      	uxth	r3, r3
 8001bae:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8001bb0:	2a00      	cmp	r2, #0
 8001bb2:	d1e1      	bne.n	8001b78 <HAL_I2C_WriteReadCustom+0xf8>
 8001bb4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001bb6:	b29b      	uxth	r3, r3
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d0dd      	beq.n	8001b78 <HAL_I2C_WriteReadCustom+0xf8>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001bbc:	9700      	str	r7, [sp, #0]
 8001bbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001bc0:	2180      	movs	r1, #128	; 0x80
 8001bc2:	4620      	mov	r0, r4
 8001bc4:	f7ff fd41 	bl	800164a <I2C_WaitOnFlagUntilTimeout>
 8001bc8:	2800      	cmp	r0, #0
 8001bca:	d136      	bne.n	8001c3a <HAL_I2C_WriteReadCustom+0x1ba>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8001bcc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	2bff      	cmp	r3, #255	; 0xff
 8001bd2:	d9c5      	bls.n	8001b60 <HAL_I2C_WriteReadCustom+0xe0>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001bd4:	22ff      	movs	r2, #255	; 0xff
 8001bd6:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001bd8:	2300      	movs	r3, #0
 8001bda:	9300      	str	r3, [sp, #0]
 8001bdc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001be0:	4631      	mov	r1, r6
 8001be2:	4620      	mov	r0, r4
 8001be4:	f7ff fcab 	bl	800153e <I2C_TransferConfig>
 8001be8:	e7c6      	b.n	8001b78 <HAL_I2C_WriteReadCustom+0xf8>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bea:	463a      	mov	r2, r7
 8001bec:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001bee:	4620      	mov	r0, r4
 8001bf0:	f7ff fdde 	bl	80017b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	b130      	cbz	r0, 8001c06 <HAL_I2C_WriteReadCustom+0x186>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bf8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	d001      	beq.n	8001c02 <HAL_I2C_WriteReadCustom+0x182>
        return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e749      	b.n	8001a96 <HAL_I2C_WriteReadCustom+0x16>
        return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e747      	b.n	8001a96 <HAL_I2C_WriteReadCustom+0x16>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c06:	6822      	ldr	r2, [r4, #0]
 8001c08:	2120      	movs	r1, #32
 8001c0a:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 8001c0c:	6820      	ldr	r0, [r4, #0]
 8001c0e:	6842      	ldr	r2, [r0, #4]
 8001c10:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001c14:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001c18:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001c1c:	f022 0201 	bic.w	r2, r2, #1
 8001c20:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001c22:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001c26:	2200      	movs	r2, #0
 8001c28:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8001c2c:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 8001c30:	e731      	b.n	8001a96 <HAL_I2C_WriteReadCustom+0x16>
      return  HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e72f      	b.n	8001a96 <HAL_I2C_WriteReadCustom+0x16>
        return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e72d      	b.n	8001a96 <HAL_I2C_WriteReadCustom+0x16>
          return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e72b      	b.n	8001a96 <HAL_I2C_WriteReadCustom+0x16>
 8001c3e:	bf00      	nop
 8001c40:	80002400 	.word	0x80002400

08001c44 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001c44:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2b20      	cmp	r3, #32
 8001c4c:	d001      	beq.n	8001c52 <HAL_I2CEx_ConfigAnalogFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001c4e:	2002      	movs	r0, #2
 8001c50:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8001c52:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d020      	beq.n	8001c9c <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c60:	2324      	movs	r3, #36	; 0x24
 8001c62:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8001c66:	6802      	ldr	r2, [r0, #0]
 8001c68:	6813      	ldr	r3, [r2, #0]
 8001c6a:	f023 0301 	bic.w	r3, r3, #1
 8001c6e:	6013      	str	r3, [r2, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001c70:	6802      	ldr	r2, [r0, #0]
 8001c72:	6813      	ldr	r3, [r2, #0]
 8001c74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001c78:	6013      	str	r3, [r2, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8001c7a:	6802      	ldr	r2, [r0, #0]
 8001c7c:	6813      	ldr	r3, [r2, #0]
 8001c7e:	4319      	orrs	r1, r3
 8001c80:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 8001c82:	6802      	ldr	r2, [r0, #0]
 8001c84:	6813      	ldr	r3, [r2, #0]
 8001c86:	f043 0301 	orr.w	r3, r3, #1
 8001c8a:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001c8c:	2320      	movs	r3, #32
 8001c8e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001c92:	2300      	movs	r3, #0
 8001c94:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_OK;
 8001c98:	4618      	mov	r0, r3
 8001c9a:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8001c9c:	2002      	movs	r0, #2
  }
}
 8001c9e:	4770      	bx	lr

08001ca0 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001ca0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	2b20      	cmp	r3, #32
 8001ca8:	d001      	beq.n	8001cae <HAL_I2CEx_ConfigDigitalFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001caa:	2002      	movs	r0, #2
 8001cac:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8001cae:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d01e      	beq.n	8001cf4 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001cbc:	2324      	movs	r3, #36	; 0x24
 8001cbe:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8001cc2:	6802      	ldr	r2, [r0, #0]
 8001cc4:	6813      	ldr	r3, [r2, #0]
 8001cc6:	f023 0301 	bic.w	r3, r3, #1
 8001cca:	6013      	str	r3, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 8001ccc:	6802      	ldr	r2, [r0, #0]
 8001cce:	6813      	ldr	r3, [r2, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8001cd0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 8001cd4:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 8001cd8:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 8001cda:	6802      	ldr	r2, [r0, #0]
 8001cdc:	6813      	ldr	r3, [r2, #0]
 8001cde:	f043 0301 	orr.w	r3, r3, #1
 8001ce2:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001ce4:	2320      	movs	r3, #32
 8001ce6:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001cea:	2300      	movs	r3, #0
 8001cec:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_OK;
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8001cf4:	2002      	movs	r0, #2
  }
}
 8001cf6:	4770      	bx	lr

08001cf8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cf8:	b538      	push	{r3, r4, r5, lr}
 8001cfa:	4604      	mov	r4, r0
  uint32_t tickstart = 0;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cfc:	6803      	ldr	r3, [r0, #0]
 8001cfe:	f013 0f01 	tst.w	r3, #1
 8001d02:	d03b      	beq.n	8001d7c <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001d04:	4bad      	ldr	r3, [pc, #692]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001d06:	691b      	ldr	r3, [r3, #16]
 8001d08:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001d0c:	2b10      	cmp	r3, #16
 8001d0e:	d02c      	beq.n	8001d6a <HAL_RCC_OscConfig+0x72>
 8001d10:	4baa      	ldr	r3, [pc, #680]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001d12:	691b      	ldr	r3, [r3, #16]
 8001d14:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001d18:	2b18      	cmp	r3, #24
 8001d1a:	d020      	beq.n	8001d5e <HAL_RCC_OscConfig+0x66>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d1c:	6863      	ldr	r3, [r4, #4]
 8001d1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d22:	d055      	beq.n	8001dd0 <HAL_RCC_OscConfig+0xd8>
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d159      	bne.n	8001ddc <HAL_RCC_OscConfig+0xe4>
 8001d28:	4ba4      	ldr	r3, [pc, #656]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d38:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d3a:	6863      	ldr	r3, [r4, #4]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d064      	beq.n	8001e0a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d40:	f7ff fa66 	bl	8001210 <HAL_GetTick>
 8001d44:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d46:	4b9d      	ldr	r3, [pc, #628]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001d4e:	d115      	bne.n	8001d7c <HAL_RCC_OscConfig+0x84>
        {
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d50:	f7ff fa5e 	bl	8001210 <HAL_GetTick>
 8001d54:	1b40      	subs	r0, r0, r5
 8001d56:	2864      	cmp	r0, #100	; 0x64
 8001d58:	d9f5      	bls.n	8001d46 <HAL_RCC_OscConfig+0x4e>
          {
            return HAL_TIMEOUT;
 8001d5a:	2003      	movs	r0, #3
 8001d5c:	bd38      	pop	{r3, r4, r5, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001d5e:	4b97      	ldr	r3, [pc, #604]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d62:	f003 0303 	and.w	r3, r3, #3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d1d8      	bne.n	8001d1c <HAL_RCC_OscConfig+0x24>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d6a:	4b94      	ldr	r3, [pc, #592]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001d72:	d003      	beq.n	8001d7c <HAL_RCC_OscConfig+0x84>
 8001d74:	6863      	ldr	r3, [r4, #4]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	f000 8274 	beq.w	8002264 <HAL_RCC_OscConfig+0x56c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d7c:	6823      	ldr	r3, [r4, #0]
 8001d7e:	f013 0f02 	tst.w	r3, #2
 8001d82:	f000 8084 	beq.w	8001e8e <HAL_RCC_OscConfig+0x196>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001d86:	4b8d      	ldr	r3, [pc, #564]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001d88:	691b      	ldr	r3, [r3, #16]
 8001d8a:	f013 0f38 	tst.w	r3, #56	; 0x38
 8001d8e:	d050      	beq.n	8001e32 <HAL_RCC_OscConfig+0x13a>
 8001d90:	4b8a      	ldr	r3, [pc, #552]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001d92:	691b      	ldr	r3, [r3, #16]
 8001d94:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001d98:	2b18      	cmp	r3, #24
 8001d9a:	d045      	beq.n	8001e28 <HAL_RCC_OscConfig+0x130>
    }
    
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001d9c:	68e3      	ldr	r3, [r4, #12]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	f000 80ad 	beq.w	8001efe <HAL_RCC_OscConfig+0x206>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001da4:	4985      	ldr	r1, [pc, #532]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001da6:	680a      	ldr	r2, [r1, #0]
 8001da8:	f022 0219 	bic.w	r2, r2, #25
 8001dac:	4313      	orrs	r3, r2
 8001dae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db0:	f7ff fa2e 	bl	8001210 <HAL_GetTick>
 8001db4:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001db6:	4b81      	ldr	r3, [pc, #516]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f013 0f04 	tst.w	r3, #4
 8001dbe:	f040 808e 	bne.w	8001ede <HAL_RCC_OscConfig+0x1e6>
        {
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dc2:	f7ff fa25 	bl	8001210 <HAL_GetTick>
 8001dc6:	1b40      	subs	r0, r0, r5
 8001dc8:	2802      	cmp	r0, #2
 8001dca:	d9f4      	bls.n	8001db6 <HAL_RCC_OscConfig+0xbe>
          {
            return HAL_TIMEOUT;
 8001dcc:	2003      	movs	r0, #3
 8001dce:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dd0:	4a7a      	ldr	r2, [pc, #488]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001dd2:	6813      	ldr	r3, [r2, #0]
 8001dd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dd8:	6013      	str	r3, [r2, #0]
 8001dda:	e7ae      	b.n	8001d3a <HAL_RCC_OscConfig+0x42>
 8001ddc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001de0:	d009      	beq.n	8001df6 <HAL_RCC_OscConfig+0xfe>
 8001de2:	4b76      	ldr	r3, [pc, #472]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	e7a1      	b.n	8001d3a <HAL_RCC_OscConfig+0x42>
 8001df6:	4b71      	ldr	r3, [pc, #452]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	e797      	b.n	8001d3a <HAL_RCC_OscConfig+0x42>
        tickstart = HAL_GetTick();
 8001e0a:	f7ff fa01 	bl	8001210 <HAL_GetTick>
 8001e0e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e10:	4b6a      	ldr	r3, [pc, #424]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001e18:	d0b0      	beq.n	8001d7c <HAL_RCC_OscConfig+0x84>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e1a:	f7ff f9f9 	bl	8001210 <HAL_GetTick>
 8001e1e:	1b40      	subs	r0, r0, r5
 8001e20:	2864      	cmp	r0, #100	; 0x64
 8001e22:	d9f5      	bls.n	8001e10 <HAL_RCC_OscConfig+0x118>
            return HAL_TIMEOUT;
 8001e24:	2003      	movs	r0, #3
 8001e26:	bd38      	pop	{r3, r4, r5, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001e28:	4b64      	ldr	r3, [pc, #400]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e2c:	f013 0f03 	tst.w	r3, #3
 8001e30:	d1b4      	bne.n	8001d9c <HAL_RCC_OscConfig+0xa4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e32:	4b62      	ldr	r3, [pc, #392]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f013 0f04 	tst.w	r3, #4
 8001e3a:	d003      	beq.n	8001e44 <HAL_RCC_OscConfig+0x14c>
 8001e3c:	68e3      	ldr	r3, [r4, #12]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	f000 8212 	beq.w	8002268 <HAL_RCC_OscConfig+0x570>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001e44:	4a5d      	ldr	r2, [pc, #372]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001e46:	6813      	ldr	r3, [r2, #0]
 8001e48:	f023 0319 	bic.w	r3, r3, #25
 8001e4c:	68e1      	ldr	r1, [r4, #12]
 8001e4e:	430b      	orrs	r3, r1
 8001e50:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001e52:	f7ff f9dd 	bl	8001210 <HAL_GetTick>
 8001e56:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e58:	4b58      	ldr	r3, [pc, #352]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f013 0f04 	tst.w	r3, #4
 8001e60:	d106      	bne.n	8001e70 <HAL_RCC_OscConfig+0x178>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e62:	f7ff f9d5 	bl	8001210 <HAL_GetTick>
 8001e66:	1b40      	subs	r0, r0, r5
 8001e68:	2802      	cmp	r0, #2
 8001e6a:	d9f5      	bls.n	8001e58 <HAL_RCC_OscConfig+0x160>
            return HAL_TIMEOUT;
 8001e6c:	2003      	movs	r0, #3
 8001e6e:	bd38      	pop	{r3, r4, r5, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e70:	4852      	ldr	r0, [pc, #328]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001e72:	6843      	ldr	r3, [r0, #4]
 8001e74:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001e78:	6921      	ldr	r1, [r4, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7a:	f44f 327c 	mov.w	r2, #258048	; 0x3f000
 8001e7e:	fa92 f2a2 	rbit	r2, r2
 8001e82:	fab2 f282 	clz	r2, r2
 8001e86:	fa01 f202 	lsl.w	r2, r1, r2
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	6043      	str	r3, [r0, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001e8e:	6823      	ldr	r3, [r4, #0]
 8001e90:	f013 0f10 	tst.w	r3, #16
 8001e94:	d066      	beq.n	8001f64 <HAL_RCC_OscConfig+0x26c>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_CSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001e96:	4b49      	ldr	r3, [pc, #292]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001e9e:	2b08      	cmp	r3, #8
 8001ea0:	d047      	beq.n	8001f32 <HAL_RCC_OscConfig+0x23a>
 8001ea2:	4b46      	ldr	r3, [pc, #280]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001ea4:	691b      	ldr	r3, [r3, #16]
 8001ea6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001eaa:	2b18      	cmp	r3, #24
 8001eac:	d03b      	beq.n	8001f26 <HAL_RCC_OscConfig+0x22e>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001eae:	69e3      	ldr	r3, [r4, #28]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	f000 8085 	beq.w	8001fc0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001eb6:	4a41      	ldr	r2, [pc, #260]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001eb8:	6813      	ldr	r3, [r2, #0]
 8001eba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ebe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec0:	f7ff f9a6 	bl	8001210 <HAL_GetTick>
 8001ec4:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 8001ec6:	4b3d      	ldr	r3, [pc, #244]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001ece:	d164      	bne.n	8001f9a <HAL_RCC_OscConfig+0x2a2>
        {
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001ed0:	f7ff f99e 	bl	8001210 <HAL_GetTick>
 8001ed4:	1b40      	subs	r0, r0, r5
 8001ed6:	2802      	cmp	r0, #2
 8001ed8:	d9f5      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x1ce>
          {
            return HAL_TIMEOUT;
 8001eda:	2003      	movs	r0, #3
 8001edc:	bd38      	pop	{r3, r4, r5, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ede:	4837      	ldr	r0, [pc, #220]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001ee0:	6843      	ldr	r3, [r0, #4]
 8001ee2:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001ee6:	6921      	ldr	r1, [r4, #16]
 8001ee8:	f44f 327c 	mov.w	r2, #258048	; 0x3f000
 8001eec:	fa92 f2a2 	rbit	r2, r2
 8001ef0:	fab2 f282 	clz	r2, r2
 8001ef4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	6043      	str	r3, [r0, #4]
 8001efc:	e7c7      	b.n	8001e8e <HAL_RCC_OscConfig+0x196>
        __HAL_RCC_HSI_DISABLE();
 8001efe:	4a2f      	ldr	r2, [pc, #188]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001f00:	6813      	ldr	r3, [r2, #0]
 8001f02:	f023 0301 	bic.w	r3, r3, #1
 8001f06:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001f08:	f7ff f982 	bl	8001210 <HAL_GetTick>
 8001f0c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f0e:	4b2b      	ldr	r3, [pc, #172]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f013 0f04 	tst.w	r3, #4
 8001f16:	d0ba      	beq.n	8001e8e <HAL_RCC_OscConfig+0x196>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f18:	f7ff f97a 	bl	8001210 <HAL_GetTick>
 8001f1c:	1b40      	subs	r0, r0, r5
 8001f1e:	2802      	cmp	r0, #2
 8001f20:	d9f5      	bls.n	8001f0e <HAL_RCC_OscConfig+0x216>
            return HAL_TIMEOUT;
 8001f22:	2003      	movs	r0, #3
 8001f24:	bd38      	pop	{r3, r4, r5, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_CSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001f26:	4b25      	ldr	r3, [pc, #148]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f2a:	f003 0303 	and.w	r3, r3, #3
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d1bd      	bne.n	8001eae <HAL_RCC_OscConfig+0x1b6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001f32:	4b22      	ldr	r3, [pc, #136]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001f3a:	d004      	beq.n	8001f46 <HAL_RCC_OscConfig+0x24e>
 8001f3c:	69e3      	ldr	r3, [r4, #28]
 8001f3e:	2b80      	cmp	r3, #128	; 0x80
 8001f40:	d001      	beq.n	8001f46 <HAL_RCC_OscConfig+0x24e>
        return HAL_ERROR;
 8001f42:	2001      	movs	r0, #1
 8001f44:	bd38      	pop	{r3, r4, r5, pc}
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001f46:	481d      	ldr	r0, [pc, #116]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001f48:	6843      	ldr	r3, [r0, #4]
 8001f4a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001f4e:	6a21      	ldr	r1, [r4, #32]
 8001f50:	f04f 42f8 	mov.w	r2, #2080374784	; 0x7c000000
 8001f54:	fa92 f2a2 	rbit	r2, r2
 8001f58:	fab2 f282 	clz	r2, r2
 8001f5c:	fa01 f202 	lsl.w	r2, r1, r2
 8001f60:	4313      	orrs	r3, r2
 8001f62:	6043      	str	r3, [r0, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f64:	6823      	ldr	r3, [r4, #0]
 8001f66:	f013 0f08 	tst.w	r3, #8
 8001f6a:	d051      	beq.n	8002010 <HAL_RCC_OscConfig+0x318>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001f6c:	6963      	ldr	r3, [r4, #20]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d03a      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x2f0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f72:	4a12      	ldr	r2, [pc, #72]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001f74:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8001f76:	f043 0301 	orr.w	r3, r3, #1
 8001f7a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f7c:	f7ff f948 	bl	8001210 <HAL_GetTick>
 8001f80:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f82:	4b0e      	ldr	r3, [pc, #56]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001f84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f86:	f013 0f02 	tst.w	r3, #2
 8001f8a:	d141      	bne.n	8002010 <HAL_RCC_OscConfig+0x318>
      {
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f8c:	f7ff f940 	bl	8001210 <HAL_GetTick>
 8001f90:	1b40      	subs	r0, r0, r5
 8001f92:	2802      	cmp	r0, #2
 8001f94:	d9f5      	bls.n	8001f82 <HAL_RCC_OscConfig+0x28a>
        {
          return HAL_TIMEOUT;
 8001f96:	2003      	movs	r0, #3
 8001f98:	bd38      	pop	{r3, r4, r5, pc}
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001f9a:	4808      	ldr	r0, [pc, #32]	; (8001fbc <HAL_RCC_OscConfig+0x2c4>)
 8001f9c:	6843      	ldr	r3, [r0, #4]
 8001f9e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001fa2:	6a21      	ldr	r1, [r4, #32]
 8001fa4:	f04f 42f8 	mov.w	r2, #2080374784	; 0x7c000000
 8001fa8:	fa92 f2a2 	rbit	r2, r2
 8001fac:	fab2 f282 	clz	r2, r2
 8001fb0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	6043      	str	r3, [r0, #4]
 8001fb8:	e7d4      	b.n	8001f64 <HAL_RCC_OscConfig+0x26c>
 8001fba:	bf00      	nop
 8001fbc:	58024400 	.word	0x58024400
        __HAL_RCC_CSI_DISABLE();
 8001fc0:	4aac      	ldr	r2, [pc, #688]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 8001fc2:	6813      	ldr	r3, [r2, #0]
 8001fc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001fc8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001fca:	f7ff f921 	bl	8001210 <HAL_GetTick>
 8001fce:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
 8001fd0:	4ba8      	ldr	r3, [pc, #672]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001fd8:	d0c4      	beq.n	8001f64 <HAL_RCC_OscConfig+0x26c>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001fda:	f7ff f919 	bl	8001210 <HAL_GetTick>
 8001fde:	1b40      	subs	r0, r0, r5
 8001fe0:	2802      	cmp	r0, #2
 8001fe2:	d9f5      	bls.n	8001fd0 <HAL_RCC_OscConfig+0x2d8>
            return HAL_TIMEOUT;
 8001fe4:	2003      	movs	r0, #3
 8001fe6:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fe8:	4aa2      	ldr	r2, [pc, #648]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 8001fea:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8001fec:	f023 0301 	bic.w	r3, r3, #1
 8001ff0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ff2:	f7ff f90d 	bl	8001210 <HAL_GetTick>
 8001ff6:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ff8:	4b9e      	ldr	r3, [pc, #632]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 8001ffa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ffc:	f013 0f02 	tst.w	r3, #2
 8002000:	d006      	beq.n	8002010 <HAL_RCC_OscConfig+0x318>
      {
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002002:	f7ff f905 	bl	8001210 <HAL_GetTick>
 8002006:	1b40      	subs	r0, r0, r5
 8002008:	2802      	cmp	r0, #2
 800200a:	d9f5      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x300>
        {
          return HAL_TIMEOUT;
 800200c:	2003      	movs	r0, #3
 800200e:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002010:	6823      	ldr	r3, [r4, #0]
 8002012:	f013 0f20 	tst.w	r3, #32
 8002016:	d029      	beq.n	800206c <HAL_RCC_OscConfig+0x374>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
    
    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002018:	69a3      	ldr	r3, [r4, #24]
 800201a:	b19b      	cbz	r3, 8002044 <HAL_RCC_OscConfig+0x34c>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800201c:	4a95      	ldr	r2, [pc, #596]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 800201e:	6813      	ldr	r3, [r2, #0]
 8002020:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002024:	6013      	str	r3, [r2, #0]
      
      /* Get time-out */
      tickstart = HAL_GetTick();
 8002026:	f7ff f8f3 	bl	8001210 <HAL_GetTick>
 800202a:	4605      	mov	r5, r0
      
      /* Wait till HSI48 is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800202c:	4b91      	ldr	r3, [pc, #580]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002034:	d11a      	bne.n	800206c <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002036:	f7ff f8eb 	bl	8001210 <HAL_GetTick>
 800203a:	1b40      	subs	r0, r0, r5
 800203c:	2802      	cmp	r0, #2
 800203e:	d9f5      	bls.n	800202c <HAL_RCC_OscConfig+0x334>
        {
          return HAL_TIMEOUT;
 8002040:	2003      	movs	r0, #3
 8002042:	bd38      	pop	{r3, r4, r5, pc}
      } 
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002044:	4a8b      	ldr	r2, [pc, #556]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 8002046:	6813      	ldr	r3, [r2, #0]
 8002048:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800204c:	6013      	str	r3, [r2, #0]
      
      /* Get time-out */
      tickstart = HAL_GetTick();
 800204e:	f7ff f8df 	bl	8001210 <HAL_GetTick>
 8002052:	4605      	mov	r5, r0
      
      /* Wait till HSI48 is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002054:	4b87      	ldr	r3, [pc, #540]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800205c:	d006      	beq.n	800206c <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800205e:	f7ff f8d7 	bl	8001210 <HAL_GetTick>
 8002062:	1b40      	subs	r0, r0, r5
 8002064:	2802      	cmp	r0, #2
 8002066:	d9f5      	bls.n	8002054 <HAL_RCC_OscConfig+0x35c>
        {
          return HAL_TIMEOUT;
 8002068:	2003      	movs	r0, #3
 800206a:	bd38      	pop	{r3, r4, r5, pc}
        }      
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800206c:	6823      	ldr	r3, [r4, #0]
 800206e:	f013 0f04 	tst.w	r3, #4
 8002072:	d121      	bne.n	80020b8 <HAL_RCC_OscConfig+0x3c0>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002074:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002076:	2b00      	cmp	r3, #0
 8002078:	f000 80f8 	beq.w	800226c <HAL_RCC_OscConfig+0x574>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800207c:	4a7d      	ldr	r2, [pc, #500]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 800207e:	6912      	ldr	r2, [r2, #16]
 8002080:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8002084:	2a18      	cmp	r2, #24
 8002086:	f000 80f3 	beq.w	8002270 <HAL_RCC_OscConfig+0x578>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800208a:	2b02      	cmp	r3, #2
 800208c:	d075      	beq.n	800217a <HAL_RCC_OscConfig+0x482>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800208e:	4a79      	ldr	r2, [pc, #484]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 8002090:	6813      	ldr	r3, [r2, #0]
 8002092:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002096:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002098:	f7ff f8ba 	bl	8001210 <HAL_GetTick>
 800209c:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800209e:	4b75      	ldr	r3, [pc, #468]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80020a6:	f000 80db 	beq.w	8002260 <HAL_RCC_OscConfig+0x568>
        {
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020aa:	f7ff f8b1 	bl	8001210 <HAL_GetTick>
 80020ae:	1b00      	subs	r0, r0, r4
 80020b0:	2802      	cmp	r0, #2
 80020b2:	d9f4      	bls.n	800209e <HAL_RCC_OscConfig+0x3a6>
          {
            return HAL_TIMEOUT;
 80020b4:	2003      	movs	r0, #3
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80020b6:	bd38      	pop	{r3, r4, r5, pc}
    PWR->CR1 |= PWR_CR1_DBP;
 80020b8:	4a6f      	ldr	r2, [pc, #444]	; (8002278 <HAL_RCC_OscConfig+0x580>)
 80020ba:	6813      	ldr	r3, [r2, #0]
 80020bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020c0:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80020c2:	f7ff f8a5 	bl	8001210 <HAL_GetTick>
 80020c6:	4605      	mov	r5, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80020c8:	4b6b      	ldr	r3, [pc, #428]	; (8002278 <HAL_RCC_OscConfig+0x580>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f413 7f80 	tst.w	r3, #256	; 0x100
 80020d0:	d106      	bne.n	80020e0 <HAL_RCC_OscConfig+0x3e8>
      if((int32_t) (HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80020d2:	f7ff f89d 	bl	8001210 <HAL_GetTick>
 80020d6:	1b40      	subs	r0, r0, r5
 80020d8:	2864      	cmp	r0, #100	; 0x64
 80020da:	d9f5      	bls.n	80020c8 <HAL_RCC_OscConfig+0x3d0>
        return HAL_TIMEOUT;
 80020dc:	2003      	movs	r0, #3
 80020de:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020e0:	68a3      	ldr	r3, [r4, #8]
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d01c      	beq.n	8002120 <HAL_RCC_OscConfig+0x428>
 80020e6:	bb0b      	cbnz	r3, 800212c <HAL_RCC_OscConfig+0x434>
 80020e8:	4b62      	ldr	r3, [pc, #392]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 80020ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80020ec:	f022 0201 	bic.w	r2, r2, #1
 80020f0:	671a      	str	r2, [r3, #112]	; 0x70
 80020f2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80020f4:	f022 0204 	bic.w	r2, r2, #4
 80020f8:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020fa:	68a3      	ldr	r3, [r4, #8]
 80020fc:	b363      	cbz	r3, 8002158 <HAL_RCC_OscConfig+0x460>
      tickstart = HAL_GetTick();
 80020fe:	f7ff f887 	bl	8001210 <HAL_GetTick>
 8002102:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002104:	4b5b      	ldr	r3, [pc, #364]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 8002106:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002108:	f013 0f02 	tst.w	r3, #2
 800210c:	d1b2      	bne.n	8002074 <HAL_RCC_OscConfig+0x37c>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800210e:	f7ff f87f 	bl	8001210 <HAL_GetTick>
 8002112:	1b40      	subs	r0, r0, r5
 8002114:	f241 3388 	movw	r3, #5000	; 0x1388
 8002118:	4298      	cmp	r0, r3
 800211a:	d9f3      	bls.n	8002104 <HAL_RCC_OscConfig+0x40c>
          return HAL_TIMEOUT;
 800211c:	2003      	movs	r0, #3
 800211e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002120:	4a54      	ldr	r2, [pc, #336]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 8002122:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	6713      	str	r3, [r2, #112]	; 0x70
 800212a:	e7e6      	b.n	80020fa <HAL_RCC_OscConfig+0x402>
 800212c:	2b05      	cmp	r3, #5
 800212e:	d009      	beq.n	8002144 <HAL_RCC_OscConfig+0x44c>
 8002130:	4b50      	ldr	r3, [pc, #320]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 8002132:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002134:	f022 0201 	bic.w	r2, r2, #1
 8002138:	671a      	str	r2, [r3, #112]	; 0x70
 800213a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800213c:	f022 0204 	bic.w	r2, r2, #4
 8002140:	671a      	str	r2, [r3, #112]	; 0x70
 8002142:	e7da      	b.n	80020fa <HAL_RCC_OscConfig+0x402>
 8002144:	4b4b      	ldr	r3, [pc, #300]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 8002146:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002148:	f042 0204 	orr.w	r2, r2, #4
 800214c:	671a      	str	r2, [r3, #112]	; 0x70
 800214e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002150:	f042 0201 	orr.w	r2, r2, #1
 8002154:	671a      	str	r2, [r3, #112]	; 0x70
 8002156:	e7d0      	b.n	80020fa <HAL_RCC_OscConfig+0x402>
      tickstart = HAL_GetTick();
 8002158:	f7ff f85a 	bl	8001210 <HAL_GetTick>
 800215c:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800215e:	4b45      	ldr	r3, [pc, #276]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 8002160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002162:	f013 0f02 	tst.w	r3, #2
 8002166:	d085      	beq.n	8002074 <HAL_RCC_OscConfig+0x37c>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002168:	f7ff f852 	bl	8001210 <HAL_GetTick>
 800216c:	1b40      	subs	r0, r0, r5
 800216e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002172:	4298      	cmp	r0, r3
 8002174:	d9f3      	bls.n	800215e <HAL_RCC_OscConfig+0x466>
          return HAL_TIMEOUT;
 8002176:	2003      	movs	r0, #3
 8002178:	bd38      	pop	{r3, r4, r5, pc}
        __HAL_RCC_PLL_DISABLE();
 800217a:	4a3e      	ldr	r2, [pc, #248]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 800217c:	6813      	ldr	r3, [r2, #0]
 800217e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002182:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002184:	f7ff f844 	bl	8001210 <HAL_GetTick>
 8002188:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800218a:	4b3a      	ldr	r3, [pc, #232]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002192:	d006      	beq.n	80021a2 <HAL_RCC_OscConfig+0x4aa>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002194:	f7ff f83c 	bl	8001210 <HAL_GetTick>
 8002198:	1b40      	subs	r0, r0, r5
 800219a:	2802      	cmp	r0, #2
 800219c:	d9f5      	bls.n	800218a <HAL_RCC_OscConfig+0x492>
            return HAL_TIMEOUT;
 800219e:	2003      	movs	r0, #3
 80021a0:	bd38      	pop	{r3, r4, r5, pc}
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021a2:	4b34      	ldr	r3, [pc, #208]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 80021a4:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80021a6:	4a35      	ldr	r2, [pc, #212]	; (800227c <HAL_RCC_OscConfig+0x584>)
 80021a8:	400a      	ands	r2, r1
 80021aa:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80021ac:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80021ae:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 80021b2:	430a      	orrs	r2, r1
 80021b4:	629a      	str	r2, [r3, #40]	; 0x28
 80021b6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80021b8:	3a01      	subs	r2, #1
 80021ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80021be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80021c0:	3901      	subs	r1, #1
 80021c2:	0249      	lsls	r1, r1, #9
 80021c4:	b289      	uxth	r1, r1
 80021c6:	430a      	orrs	r2, r1
 80021c8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80021ca:	3901      	subs	r1, #1
 80021cc:	0409      	lsls	r1, r1, #16
 80021ce:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
 80021d2:	430a      	orrs	r2, r1
 80021d4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80021d6:	3901      	subs	r1, #1
 80021d8:	0609      	lsls	r1, r1, #24
 80021da:	f001 41fe 	and.w	r1, r1, #2130706432	; 0x7f000000
 80021de:	430a      	orrs	r2, r1
 80021e0:	631a      	str	r2, [r3, #48]	; 0x30
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80021e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021e4:	4a26      	ldr	r2, [pc, #152]	; (8002280 <HAL_RCC_OscConfig+0x588>)
 80021e6:	400a      	ands	r2, r1
 80021e8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80021ea:	f64f 71f8 	movw	r1, #65528	; 0xfff8
 80021ee:	fa91 f1a1 	rbit	r1, r1
 80021f2:	fab1 f181 	clz	r1, r1
 80021f6:	fa00 f101 	lsl.w	r1, r0, r1
 80021fa:	430a      	orrs	r2, r1
 80021fc:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80021fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002200:	f022 020c 	bic.w	r2, r2, #12
 8002204:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002206:	430a      	orrs	r2, r1
 8002208:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800220a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800220c:	f022 0202 	bic.w	r2, r2, #2
 8002210:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002212:	430a      	orrs	r2, r1
 8002214:	62da      	str	r2, [r3, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002216:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002218:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800221c:	62da      	str	r2, [r3, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800221e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002220:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002224:	62da      	str	r2, [r3, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002228:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800222c:	62da      	str	r2, [r3, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 800222e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002230:	f042 0201 	orr.w	r2, r2, #1
 8002234:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800223c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800223e:	f7fe ffe7 	bl	8001210 <HAL_GetTick>
 8002242:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002244:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <HAL_RCC_OscConfig+0x57c>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800224c:	d106      	bne.n	800225c <HAL_RCC_OscConfig+0x564>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800224e:	f7fe ffdf 	bl	8001210 <HAL_GetTick>
 8002252:	1b00      	subs	r0, r0, r4
 8002254:	2802      	cmp	r0, #2
 8002256:	d9f5      	bls.n	8002244 <HAL_RCC_OscConfig+0x54c>
            return HAL_TIMEOUT;
 8002258:	2003      	movs	r0, #3
 800225a:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 800225c:	2000      	movs	r0, #0
 800225e:	bd38      	pop	{r3, r4, r5, pc}
 8002260:	2000      	movs	r0, #0
 8002262:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8002264:	2001      	movs	r0, #1
 8002266:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8002268:	2001      	movs	r0, #1
 800226a:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 800226c:	2000      	movs	r0, #0
 800226e:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8002270:	2001      	movs	r0, #1
 8002272:	bd38      	pop	{r3, r4, r5, pc}
 8002274:	58024400 	.word	0x58024400
 8002278:	58024800 	.word	0x58024800
 800227c:	fffffc0c 	.word	0xfffffc0c
 8002280:	ffff0007 	.word	0xffff0007

08002284 <HAL_RCC_GetSysClockFreq>:
 uint32_t pllp = 1, pllsource = 0, pllm = 1 ,pllfracen =0 , hsivalue = 0;
 float fracn1=0, pllvco = 0;
 uint32_t sysclockfreq = 0;
  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002284:	4b6d      	ldr	r3, [pc, #436]	; (800243c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002286:	691b      	ldr	r3, [r3, #16]
 8002288:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800228c:	2b10      	cmp	r3, #16
 800228e:	f000 80d2 	beq.w	8002436 <HAL_RCC_GetSysClockFreq+0x1b2>
 8002292:	2b18      	cmp	r3, #24
 8002294:	d010      	beq.n	80022b8 <HAL_RCC_GetSysClockFreq+0x34>
 8002296:	b10b      	cbz	r3, 800229c <HAL_RCC_GetSysClockFreq+0x18>
      }
      
    break;

  case 0x08:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002298:	4869      	ldr	r0, [pc, #420]	; (8002440 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800229a:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800229c:	4b67      	ldr	r3, [pc, #412]	; (800243c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f013 0f20 	tst.w	r3, #32
 80022a4:	d101      	bne.n	80022aa <HAL_RCC_GetSysClockFreq+0x26>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80022a6:	4867      	ldr	r0, [pc, #412]	; (8002444 <HAL_RCC_GetSysClockFreq+0x1c0>)
  default:
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
 80022a8:	4770      	bx	lr
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80022aa:	4b64      	ldr	r3, [pc, #400]	; (800243c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80022b2:	4864      	ldr	r0, [pc, #400]	; (8002444 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80022b4:	40d8      	lsrs	r0, r3
 80022b6:	4770      	bx	lr
{
 80022b8:	b4f0      	push	{r4, r5, r6, r7}
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80022ba:	4d60      	ldr	r5, [pc, #384]	; (800243c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80022bc:	6aac      	ldr	r4, [r5, #40]	; 0x28
 80022be:	f004 0403 	and.w	r4, r4, #3
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80022c2:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 80022c4:	f3c7 1705 	ubfx	r7, r7, #4, #6
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80022c8:	6aee      	ldr	r6, [r5, #44]	; 0x2c
 80022ca:	f006 0601 	and.w	r6, r6, #1
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80022ce:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80022d0:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80022d4:	fb03 f306 	mul.w	r3, r3, r6
 80022d8:	ee07 3a90 	vmov	s15, r3
 80022dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 80022e0:	2c01      	cmp	r4, #1
 80022e2:	d060      	beq.n	80023a6 <HAL_RCC_GetSysClockFreq+0x122>
 80022e4:	b1f4      	cbz	r4, 8002324 <HAL_RCC_GetSysClockFreq+0xa0>
 80022e6:	2c02      	cmp	r4, #2
 80022e8:	f000 8089 	beq.w	80023fe <HAL_RCC_GetSysClockFreq+0x17a>
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80022ec:	4b54      	ldr	r3, [pc, #336]	; (8002440 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80022ee:	fbb3 f3f7 	udiv	r3, r3, r7
 80022f2:	ee07 3a10 	vmov	s14, r3
 80022f6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80022fa:	4b50      	ldr	r3, [pc, #320]	; (800243c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80022fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002302:	eddf 6a51 	vldr	s13, [pc, #324]	; 8002448 <HAL_RCC_GetSysClockFreq+0x1c4>
 8002306:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800230a:	ee06 3a90 	vmov	s13, r3
 800230e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002312:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002316:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800231a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800231e:	ee27 7a27 	vmul.f32	s14, s14, s15
      break;
 8002322:	e05b      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0x158>
     if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002324:	4b45      	ldr	r3, [pc, #276]	; (800243c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f013 0f20 	tst.w	r3, #32
 800232c:	d01f      	beq.n	800236e <HAL_RCC_GetSysClockFreq+0xea>
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800232e:	4a43      	ldr	r2, [pc, #268]	; (800243c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002330:	6813      	ldr	r3, [r2, #0]
 8002332:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8002336:	4843      	ldr	r0, [pc, #268]	; (8002444 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002338:	40d8      	lsrs	r0, r3
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 800233a:	fbb0 f3f7 	udiv	r3, r0, r7
 800233e:	ee07 3a10 	vmov	s14, r3
 8002342:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002346:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002348:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800234c:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8002448 <HAL_RCC_GetSysClockFreq+0x1c4>
 8002350:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002354:	ee06 3a90 	vmov	s13, r3
 8002358:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800235c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002360:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002364:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002368:	ee27 7a27 	vmul.f32	s14, s14, s15
 800236c:	e036      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0x158>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 800236e:	4835      	ldr	r0, [pc, #212]	; (8002444 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002370:	fbb0 f3f7 	udiv	r3, r0, r7
 8002374:	ee07 3a10 	vmov	s14, r3
 8002378:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800237c:	4b2f      	ldr	r3, [pc, #188]	; (800243c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800237e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002384:	eddf 6a30 	vldr	s13, [pc, #192]	; 8002448 <HAL_RCC_GetSysClockFreq+0x1c4>
 8002388:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800238c:	ee06 3a90 	vmov	s13, r3
 8002390:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002394:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002398:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800239c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80023a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023a4:	e01a      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0x158>
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80023a6:	4926      	ldr	r1, [pc, #152]	; (8002440 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80023a8:	fbb1 f3f7 	udiv	r3, r1, r7
 80023ac:	ee07 3a10 	vmov	s14, r3
 80023b0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80023b4:	4b21      	ldr	r3, [pc, #132]	; (800243c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80023b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023bc:	eddf 6a22 	vldr	s13, [pc, #136]	; 8002448 <HAL_RCC_GetSysClockFreq+0x1c4>
 80023c0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80023c4:	ee06 3a90 	vmov	s13, r3
 80023c8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80023cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80023d0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80023d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80023d8:	ee27 7a27 	vmul.f32	s14, s14, s15
    pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1 ) ;
 80023dc:	4b17      	ldr	r3, [pc, #92]	; (800243c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80023de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80023e4:	3301      	adds	r3, #1
    sysclockfreq =  (uint32_t)(pllvco/pllp);
 80023e6:	ee07 3a90 	vmov	s15, r3
 80023ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80023ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023f6:	ee17 0a90 	vmov	r0, s15
}
 80023fa:	bcf0      	pop	{r4, r5, r6, r7}
 80023fc:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80023fe:	4a13      	ldr	r2, [pc, #76]	; (800244c <HAL_RCC_GetSysClockFreq+0x1c8>)
 8002400:	fbb2 f3f7 	udiv	r3, r2, r7
 8002404:	ee07 3a10 	vmov	s14, r3
 8002408:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800240c:	4b0b      	ldr	r3, [pc, #44]	; (800243c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800240e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002410:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002414:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8002448 <HAL_RCC_GetSysClockFreq+0x1c4>
 8002418:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800241c:	ee06 3a90 	vmov	s13, r3
 8002420:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002424:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002428:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800242c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002430:	ee27 7a27 	vmul.f32	s14, s14, s15
      break;
 8002434:	e7d2      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0x158>
    sysclockfreq = HSE_VALUE;
 8002436:	4805      	ldr	r0, [pc, #20]	; (800244c <HAL_RCC_GetSysClockFreq+0x1c8>)
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	58024400 	.word	0x58024400
 8002440:	003d0900 	.word	0x003d0900
 8002444:	03d09000 	.word	0x03d09000
 8002448:	39000000 	.word	0x39000000
 800244c:	007a1200 	.word	0x007a1200

08002450 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002450:	4b77      	ldr	r3, [pc, #476]	; (8002630 <HAL_RCC_ClockConfig+0x1e0>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0307 	and.w	r3, r3, #7
 8002458:	428b      	cmp	r3, r1
 800245a:	d20c      	bcs.n	8002476 <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800245c:	4a74      	ldr	r2, [pc, #464]	; (8002630 <HAL_RCC_ClockConfig+0x1e0>)
 800245e:	6813      	ldr	r3, [r2, #0]
 8002460:	f023 0307 	bic.w	r3, r3, #7
 8002464:	430b      	orrs	r3, r1
 8002466:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002468:	6813      	ldr	r3, [r2, #0]
 800246a:	f003 0307 	and.w	r3, r3, #7
 800246e:	4299      	cmp	r1, r3
 8002470:	d001      	beq.n	8002476 <HAL_RCC_ClockConfig+0x26>
      return HAL_ERROR;
 8002472:	2001      	movs	r0, #1
 8002474:	4770      	bx	lr
{
 8002476:	b570      	push	{r4, r5, r6, lr}
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002478:	6803      	ldr	r3, [r0, #0]
 800247a:	f013 0f02 	tst.w	r3, #2
 800247e:	d006      	beq.n	800248e <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002480:	4a6c      	ldr	r2, [pc, #432]	; (8002634 <HAL_RCC_ClockConfig+0x1e4>)
 8002482:	6993      	ldr	r3, [r2, #24]
 8002484:	f023 030f 	bic.w	r3, r3, #15
 8002488:	68c4      	ldr	r4, [r0, #12]
 800248a:	4323      	orrs	r3, r4
 800248c:	6193      	str	r3, [r2, #24]
 800248e:	460d      	mov	r5, r1
 8002490:	4604      	mov	r4, r0
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002492:	6803      	ldr	r3, [r0, #0]
 8002494:	f013 0f01 	tst.w	r3, #1
 8002498:	d072      	beq.n	8002580 <HAL_RCC_ClockConfig+0x130>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800249a:	4a66      	ldr	r2, [pc, #408]	; (8002634 <HAL_RCC_ClockConfig+0x1e4>)
 800249c:	6993      	ldr	r3, [r2, #24]
 800249e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80024a2:	6881      	ldr	r1, [r0, #8]
 80024a4:	430b      	orrs	r3, r1
 80024a6:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024a8:	6843      	ldr	r3, [r0, #4]
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d027      	beq.n	80024fe <HAL_RCC_ClockConfig+0xae>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024ae:	2b03      	cmp	r3, #3
 80024b0:	d02b      	beq.n	800250a <HAL_RCC_ClockConfig+0xba>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d030      	beq.n	8002518 <HAL_RCC_ClockConfig+0xc8>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b6:	4a5f      	ldr	r2, [pc, #380]	; (8002634 <HAL_RCC_ClockConfig+0x1e4>)
 80024b8:	6812      	ldr	r2, [r2, #0]
 80024ba:	f012 0f04 	tst.w	r2, #4
 80024be:	f000 80b5 	beq.w	800262c <HAL_RCC_ClockConfig+0x1dc>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80024c2:	495c      	ldr	r1, [pc, #368]	; (8002634 <HAL_RCC_ClockConfig+0x1e4>)
 80024c4:	690a      	ldr	r2, [r1, #16]
 80024c6:	f022 0207 	bic.w	r2, r2, #7
 80024ca:	4313      	orrs	r3, r2
 80024cc:	610b      	str	r3, [r1, #16]
      tickstart = HAL_GetTick();
 80024ce:	f7fe fe9f 	bl	8001210 <HAL_GetTick>
 80024d2:	4606      	mov	r6, r0
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024d4:	6863      	ldr	r3, [r4, #4]
 80024d6:	2b02      	cmp	r3, #2
 80024d8:	d025      	beq.n	8002526 <HAL_RCC_ClockConfig+0xd6>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024da:	2b03      	cmp	r3, #3
 80024dc:	d032      	beq.n	8002544 <HAL_RCC_ClockConfig+0xf4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d03f      	beq.n	8002562 <HAL_RCC_ClockConfig+0x112>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 80024e2:	4b54      	ldr	r3, [pc, #336]	; (8002634 <HAL_RCC_ClockConfig+0x1e4>)
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	f013 0f38 	tst.w	r3, #56	; 0x38
 80024ea:	d049      	beq.n	8002580 <HAL_RCC_ClockConfig+0x130>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024ec:	f7fe fe90 	bl	8001210 <HAL_GetTick>
 80024f0:	1b80      	subs	r0, r0, r6
 80024f2:	f241 3388 	movw	r3, #5000	; 0x1388
 80024f6:	4298      	cmp	r0, r3
 80024f8:	d9f3      	bls.n	80024e2 <HAL_RCC_ClockConfig+0x92>
            return HAL_TIMEOUT;
 80024fa:	2003      	movs	r0, #3
 80024fc:	bd70      	pop	{r4, r5, r6, pc}
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024fe:	6812      	ldr	r2, [r2, #0]
 8002500:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002504:	d1dd      	bne.n	80024c2 <HAL_RCC_ClockConfig+0x72>
          return HAL_ERROR;
 8002506:	2001      	movs	r0, #1
 8002508:	bd70      	pop	{r4, r5, r6, pc}
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800250a:	4a4a      	ldr	r2, [pc, #296]	; (8002634 <HAL_RCC_ClockConfig+0x1e4>)
 800250c:	6812      	ldr	r2, [r2, #0]
 800250e:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002512:	d1d6      	bne.n	80024c2 <HAL_RCC_ClockConfig+0x72>
          return HAL_ERROR;
 8002514:	2001      	movs	r0, #1
 8002516:	bd70      	pop	{r4, r5, r6, pc}
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 8002518:	4a46      	ldr	r2, [pc, #280]	; (8002634 <HAL_RCC_ClockConfig+0x1e4>)
 800251a:	6812      	ldr	r2, [r2, #0]
 800251c:	f412 7f80 	tst.w	r2, #256	; 0x100
 8002520:	d1cf      	bne.n	80024c2 <HAL_RCC_ClockConfig+0x72>
          return HAL_ERROR;
 8002522:	2001      	movs	r0, #1
 8002524:	bd70      	pop	{r4, r5, r6, pc}
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8002526:	4b43      	ldr	r3, [pc, #268]	; (8002634 <HAL_RCC_ClockConfig+0x1e4>)
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800252e:	2b10      	cmp	r3, #16
 8002530:	d026      	beq.n	8002580 <HAL_RCC_ClockConfig+0x130>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002532:	f7fe fe6d 	bl	8001210 <HAL_GetTick>
 8002536:	1b80      	subs	r0, r0, r6
 8002538:	f241 3388 	movw	r3, #5000	; 0x1388
 800253c:	4298      	cmp	r0, r3
 800253e:	d9f2      	bls.n	8002526 <HAL_RCC_ClockConfig+0xd6>
            return HAL_TIMEOUT;
 8002540:	2003      	movs	r0, #3
 8002542:	bd70      	pop	{r4, r5, r6, pc}
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002544:	4b3b      	ldr	r3, [pc, #236]	; (8002634 <HAL_RCC_ClockConfig+0x1e4>)
 8002546:	691b      	ldr	r3, [r3, #16]
 8002548:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800254c:	2b18      	cmp	r3, #24
 800254e:	d017      	beq.n	8002580 <HAL_RCC_ClockConfig+0x130>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002550:	f7fe fe5e 	bl	8001210 <HAL_GetTick>
 8002554:	1b80      	subs	r0, r0, r6
 8002556:	f241 3388 	movw	r3, #5000	; 0x1388
 800255a:	4298      	cmp	r0, r3
 800255c:	d9f2      	bls.n	8002544 <HAL_RCC_ClockConfig+0xf4>
            return HAL_TIMEOUT;
 800255e:	2003      	movs	r0, #3
 8002560:	bd70      	pop	{r4, r5, r6, pc}
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_CSI)
 8002562:	4b34      	ldr	r3, [pc, #208]	; (8002634 <HAL_RCC_ClockConfig+0x1e4>)
 8002564:	691b      	ldr	r3, [r3, #16]
 8002566:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800256a:	2b08      	cmp	r3, #8
 800256c:	d008      	beq.n	8002580 <HAL_RCC_ClockConfig+0x130>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800256e:	f7fe fe4f 	bl	8001210 <HAL_GetTick>
 8002572:	1b80      	subs	r0, r0, r6
 8002574:	f241 3388 	movw	r3, #5000	; 0x1388
 8002578:	4298      	cmp	r0, r3
 800257a:	d9f2      	bls.n	8002562 <HAL_RCC_ClockConfig+0x112>
            return HAL_TIMEOUT;
 800257c:	2003      	movs	r0, #3
 800257e:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002580:	4b2b      	ldr	r3, [pc, #172]	; (8002630 <HAL_RCC_ClockConfig+0x1e0>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0307 	and.w	r3, r3, #7
 8002588:	429d      	cmp	r5, r3
 800258a:	d20c      	bcs.n	80025a6 <HAL_RCC_ClockConfig+0x156>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800258c:	4a28      	ldr	r2, [pc, #160]	; (8002630 <HAL_RCC_ClockConfig+0x1e0>)
 800258e:	6813      	ldr	r3, [r2, #0]
 8002590:	f023 0307 	bic.w	r3, r3, #7
 8002594:	432b      	orrs	r3, r5
 8002596:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002598:	6813      	ldr	r3, [r2, #0]
 800259a:	f003 0307 	and.w	r3, r3, #7
 800259e:	429d      	cmp	r5, r3
 80025a0:	d001      	beq.n	80025a6 <HAL_RCC_ClockConfig+0x156>
      return HAL_ERROR;
 80025a2:	2001      	movs	r0, #1
}
 80025a4:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80025a6:	6823      	ldr	r3, [r4, #0]
 80025a8:	f013 0f04 	tst.w	r3, #4
 80025ac:	d006      	beq.n	80025bc <HAL_RCC_ClockConfig+0x16c>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80025ae:	4a21      	ldr	r2, [pc, #132]	; (8002634 <HAL_RCC_ClockConfig+0x1e4>)
 80025b0:	6993      	ldr	r3, [r2, #24]
 80025b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025b6:	6921      	ldr	r1, [r4, #16]
 80025b8:	430b      	orrs	r3, r1
 80025ba:	6193      	str	r3, [r2, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025bc:	6823      	ldr	r3, [r4, #0]
 80025be:	f013 0f08 	tst.w	r3, #8
 80025c2:	d006      	beq.n	80025d2 <HAL_RCC_ClockConfig+0x182>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80025c4:	4a1b      	ldr	r2, [pc, #108]	; (8002634 <HAL_RCC_ClockConfig+0x1e4>)
 80025c6:	69d3      	ldr	r3, [r2, #28]
 80025c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025cc:	6961      	ldr	r1, [r4, #20]
 80025ce:	430b      	orrs	r3, r1
 80025d0:	61d3      	str	r3, [r2, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025d2:	6823      	ldr	r3, [r4, #0]
 80025d4:	f013 0f10 	tst.w	r3, #16
 80025d8:	d006      	beq.n	80025e8 <HAL_RCC_ClockConfig+0x198>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80025da:	4a16      	ldr	r2, [pc, #88]	; (8002634 <HAL_RCC_ClockConfig+0x1e4>)
 80025dc:	69d3      	ldr	r3, [r2, #28]
 80025de:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80025e2:	69a1      	ldr	r1, [r4, #24]
 80025e4:	430b      	orrs	r3, r1
 80025e6:	61d3      	str	r3, [r2, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80025e8:	6823      	ldr	r3, [r4, #0]
 80025ea:	f013 0f20 	tst.w	r3, #32
 80025ee:	d006      	beq.n	80025fe <HAL_RCC_ClockConfig+0x1ae>
    MODIFY_REG(RCC->D3CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB4CLKDivider) );
 80025f0:	4a10      	ldr	r2, [pc, #64]	; (8002634 <HAL_RCC_ClockConfig+0x1e4>)
 80025f2:	6a13      	ldr	r3, [r2, #32]
 80025f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025f8:	69e1      	ldr	r1, [r4, #28]
 80025fa:	430b      	orrs	r3, r1
 80025fc:	6213      	str	r3, [r2, #32]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 80025fe:	f7ff fe41 	bl	8002284 <HAL_RCC_GetSysClockFreq>
 8002602:	4b0c      	ldr	r3, [pc, #48]	; (8002634 <HAL_RCC_ClockConfig+0x1e4>)
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800260a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800260e:	fa92 f2a2 	rbit	r2, r2
 8002612:	fab2 f282 	clz	r2, r2
 8002616:	40d3      	lsrs	r3, r2
 8002618:	4a07      	ldr	r2, [pc, #28]	; (8002638 <HAL_RCC_ClockConfig+0x1e8>)
 800261a:	5cd3      	ldrb	r3, [r2, r3]
 800261c:	40d8      	lsrs	r0, r3
 800261e:	4b07      	ldr	r3, [pc, #28]	; (800263c <HAL_RCC_ClockConfig+0x1ec>)
 8002620:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002622:	2000      	movs	r0, #0
 8002624:	f002 ffd8 	bl	80055d8 <HAL_InitTick>
  return HAL_OK;
 8002628:	2000      	movs	r0, #0
 800262a:	bd70      	pop	{r4, r5, r6, pc}
          return HAL_ERROR;
 800262c:	2001      	movs	r0, #1
 800262e:	bd70      	pop	{r4, r5, r6, pc}
 8002630:	52002000 	.word	0x52002000
 8002634:	58024400 	.word	0x58024400
 8002638:	08006138 	.word	0x08006138
 800263c:	20000008 	.word	0x20000008

08002640 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002640:	b508      	push	{r3, lr}
  SystemD2Clock = (HAL_RCCEx_GetD1SysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> POSITION_VAL(RCC_D1CFGR_HPRE_0)]);
 8002642:	f000 fdf5 	bl	8003230 <HAL_RCCEx_GetD1SysClockFreq>
 8002646:	4b08      	ldr	r3, [pc, #32]	; (8002668 <HAL_RCC_GetHCLKFreq+0x28>)
 8002648:	699b      	ldr	r3, [r3, #24]
 800264a:	f003 030f 	and.w	r3, r3, #15
 800264e:	2201      	movs	r2, #1
 8002650:	fa92 f2a2 	rbit	r2, r2
 8002654:	fab2 f282 	clz	r2, r2
 8002658:	40d3      	lsrs	r3, r2
 800265a:	4a04      	ldr	r2, [pc, #16]	; (800266c <HAL_RCC_GetHCLKFreq+0x2c>)
 800265c:	5cd3      	ldrb	r3, [r2, r3]
 800265e:	40d8      	lsrs	r0, r3
 8002660:	4b03      	ldr	r3, [pc, #12]	; (8002670 <HAL_RCC_GetHCLKFreq+0x30>)
 8002662:	6018      	str	r0, [r3, #0]
  return SystemD2Clock;
}
 8002664:	bd08      	pop	{r3, pc}
 8002666:	bf00      	nop
 8002668:	58024400 	.word	0x58024400
 800266c:	08006138 	.word	0x08006138
 8002670:	2000000c 	.word	0x2000000c

08002674 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002674:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> POSITION_VAL(RCC_D2CFGR_D2PPRE2_0)]);
 8002676:	f7ff ffe3 	bl	8002640 <HAL_RCC_GetHCLKFreq>
 800267a:	4b07      	ldr	r3, [pc, #28]	; (8002698 <HAL_RCC_GetPCLK2Freq+0x24>)
 800267c:	69db      	ldr	r3, [r3, #28]
 800267e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002682:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002686:	fa92 f2a2 	rbit	r2, r2
 800268a:	fab2 f282 	clz	r2, r2
 800268e:	40d3      	lsrs	r3, r2
 8002690:	4a02      	ldr	r2, [pc, #8]	; (800269c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002692:	5cd3      	ldrb	r3, [r2, r3]
}
 8002694:	40d8      	lsrs	r0, r3
 8002696:	bd08      	pop	{r3, pc}
 8002698:	58024400 	.word	0x58024400
 800269c:	08006138 	.word	0x08006138

080026a0 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80026a0:	233f      	movs	r3, #63	; 0x3f
 80026a2:	6003      	str	r3, [r0, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80026a4:	4b11      	ldr	r3, [pc, #68]	; (80026ec <HAL_RCC_GetClockConfig+0x4c>)
 80026a6:	691a      	ldr	r2, [r3, #16]
 80026a8:	f002 0207 	and.w	r2, r2, #7
 80026ac:	6042      	str	r2, [r0, #4]

  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80026ae:	699a      	ldr	r2, [r3, #24]
 80026b0:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 80026b4:	6082      	str	r2, [r0, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80026b6:	699a      	ldr	r2, [r3, #24]
 80026b8:	f002 020f 	and.w	r2, r2, #15
 80026bc:	60c2      	str	r2, [r0, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80026be:	699a      	ldr	r2, [r3, #24]
 80026c0:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80026c4:	6102      	str	r2, [r0, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80026c6:	69da      	ldr	r2, [r3, #28]
 80026c8:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80026cc:	6142      	str	r2, [r0, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80026ce:	69da      	ldr	r2, [r3, #28]
 80026d0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80026d4:	6182      	str	r2, [r0, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80026dc:	61c3      	str	r3, [r0, #28]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80026de:	4b04      	ldr	r3, [pc, #16]	; (80026f0 <HAL_RCC_GetClockConfig+0x50>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0307 	and.w	r3, r3, #7
 80026e6:	600b      	str	r3, [r1, #0]
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	58024400 	.word	0x58024400
 80026f0:	52002000 	.word	0x52002000

080026f4 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80026f4:	4b38      	ldr	r3, [pc, #224]	; (80027d8 <RCCEx_PLL2_Config+0xe4>)
 80026f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f8:	f003 0303 	and.w	r3, r3, #3
 80026fc:	2b03      	cmp	r3, #3
 80026fe:	d069      	beq.n	80027d4 <RCCEx_PLL2_Config+0xe0>
{
 8002700:	b570      	push	{r4, r5, r6, lr}
 8002702:	460e      	mov	r6, r1
 8002704:	4605      	mov	r5, r0


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8002706:	4a34      	ldr	r2, [pc, #208]	; (80027d8 <RCCEx_PLL2_Config+0xe4>)
 8002708:	6813      	ldr	r3, [r2, #0]
 800270a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800270e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002710:	f7fe fd7e 	bl	8001210 <HAL_GetTick>
 8002714:	4604      	mov	r4, r0

    /* Wait till PLL is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8002716:	4b30      	ldr	r3, [pc, #192]	; (80027d8 <RCCEx_PLL2_Config+0xe4>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800271e:	d006      	beq.n	800272e <RCCEx_PLL2_Config+0x3a>
    {
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8002720:	f7fe fd76 	bl	8001210 <HAL_GetTick>
 8002724:	1b00      	subs	r0, r0, r4
 8002726:	2802      	cmp	r0, #2
 8002728:	d9f5      	bls.n	8002716 <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 800272a:	2003      	movs	r0, #3
 800272c:	bd70      	pop	{r4, r5, r6, pc}
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800272e:	4a2a      	ldr	r2, [pc, #168]	; (80027d8 <RCCEx_PLL2_Config+0xe4>)
 8002730:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8002732:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002736:	6829      	ldr	r1, [r5, #0]
 8002738:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 800273c:	6293      	str	r3, [r2, #40]	; 0x28
 800273e:	686b      	ldr	r3, [r5, #4]
 8002740:	3b01      	subs	r3, #1
 8002742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002746:	68a9      	ldr	r1, [r5, #8]
 8002748:	3901      	subs	r1, #1
 800274a:	0249      	lsls	r1, r1, #9
 800274c:	b289      	uxth	r1, r1
 800274e:	430b      	orrs	r3, r1
 8002750:	68e9      	ldr	r1, [r5, #12]
 8002752:	3901      	subs	r1, #1
 8002754:	0409      	lsls	r1, r1, #16
 8002756:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
 800275a:	430b      	orrs	r3, r1
 800275c:	6929      	ldr	r1, [r5, #16]
 800275e:	3901      	subs	r1, #1
 8002760:	0609      	lsls	r1, r1, #24
 8002762:	f001 41fe 	and.w	r1, r1, #2130706432	; 0x7f000000
 8002766:	430b      	orrs	r3, r1
 8002768:	6393      	str	r3, [r2, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800276a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800276c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002770:	6969      	ldr	r1, [r5, #20]
 8002772:	430b      	orrs	r3, r1
 8002774:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8002776:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002778:	f023 0320 	bic.w	r3, r3, #32
 800277c:	69a9      	ldr	r1, [r5, #24]
 800277e:	430b      	orrs	r3, r1
 8002780:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8002782:	b9be      	cbnz	r6, 80027b4 <RCCEx_PLL2_Config+0xc0>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8002784:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002786:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800278a:	62d3      	str	r3, [r2, #44]	; 0x2c
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800278c:	4a12      	ldr	r2, [pc, #72]	; (80027d8 <RCCEx_PLL2_Config+0xe4>)
 800278e:	6813      	ldr	r3, [r2, #0]
 8002790:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002794:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002796:	f7fe fd3b 	bl	8001210 <HAL_GetTick>
 800279a:	4604      	mov	r4, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
 800279c:	4b0e      	ldr	r3, [pc, #56]	; (80027d8 <RCCEx_PLL2_Config+0xe4>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80027a4:	d114      	bne.n	80027d0 <RCCEx_PLL2_Config+0xdc>
    {
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80027a6:	f7fe fd33 	bl	8001210 <HAL_GetTick>
 80027aa:	1b00      	subs	r0, r0, r4
 80027ac:	2802      	cmp	r0, #2
 80027ae:	d9f5      	bls.n	800279c <RCCEx_PLL2_Config+0xa8>
      {
        return HAL_TIMEOUT;
 80027b0:	2003      	movs	r0, #3

  }


  return status;
}
 80027b2:	bd70      	pop	{r4, r5, r6, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 80027b4:	2e01      	cmp	r6, #1
 80027b6:	d005      	beq.n	80027c4 <RCCEx_PLL2_Config+0xd0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80027b8:	4a07      	ldr	r2, [pc, #28]	; (80027d8 <RCCEx_PLL2_Config+0xe4>)
 80027ba:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80027bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80027c0:	62d3      	str	r3, [r2, #44]	; 0x2c
 80027c2:	e7e3      	b.n	800278c <RCCEx_PLL2_Config+0x98>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80027c4:	4a04      	ldr	r2, [pc, #16]	; (80027d8 <RCCEx_PLL2_Config+0xe4>)
 80027c6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80027c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027cc:	62d3      	str	r3, [r2, #44]	; 0x2c
 80027ce:	e7dd      	b.n	800278c <RCCEx_PLL2_Config+0x98>
  return status;
 80027d0:	2000      	movs	r0, #0
 80027d2:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80027d4:	2001      	movs	r0, #1
 80027d6:	4770      	bx	lr
 80027d8:	58024400 	.word	0x58024400

080027dc <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80027dc:	4b38      	ldr	r3, [pc, #224]	; (80028c0 <RCCEx_PLL3_Config+0xe4>)
 80027de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027e0:	f003 0303 	and.w	r3, r3, #3
 80027e4:	2b03      	cmp	r3, #3
 80027e6:	d069      	beq.n	80028bc <RCCEx_PLL3_Config+0xe0>
{
 80027e8:	b570      	push	{r4, r5, r6, lr}
 80027ea:	460e      	mov	r6, r1
 80027ec:	4605      	mov	r5, r0


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80027ee:	4a34      	ldr	r2, [pc, #208]	; (80028c0 <RCCEx_PLL3_Config+0xe4>)
 80027f0:	6813      	ldr	r3, [r2, #0]
 80027f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027f8:	f7fe fd0a 	bl	8001210 <HAL_GetTick>
 80027fc:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
 80027fe:	4b30      	ldr	r3, [pc, #192]	; (80028c0 <RCCEx_PLL3_Config+0xe4>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8002806:	d006      	beq.n	8002816 <RCCEx_PLL3_Config+0x3a>
    {
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8002808:	f7fe fd02 	bl	8001210 <HAL_GetTick>
 800280c:	1b00      	subs	r0, r0, r4
 800280e:	2802      	cmp	r0, #2
 8002810:	d9f5      	bls.n	80027fe <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 8002812:	2003      	movs	r0, #3
 8002814:	bd70      	pop	{r4, r5, r6, pc}
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8002816:	4a2a      	ldr	r2, [pc, #168]	; (80028c0 <RCCEx_PLL3_Config+0xe4>)
 8002818:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800281a:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 800281e:	6829      	ldr	r1, [r5, #0]
 8002820:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
 8002824:	6293      	str	r3, [r2, #40]	; 0x28
 8002826:	686b      	ldr	r3, [r5, #4]
 8002828:	3b01      	subs	r3, #1
 800282a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800282e:	68a9      	ldr	r1, [r5, #8]
 8002830:	3901      	subs	r1, #1
 8002832:	0249      	lsls	r1, r1, #9
 8002834:	b289      	uxth	r1, r1
 8002836:	430b      	orrs	r3, r1
 8002838:	68e9      	ldr	r1, [r5, #12]
 800283a:	3901      	subs	r1, #1
 800283c:	0409      	lsls	r1, r1, #16
 800283e:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
 8002842:	430b      	orrs	r3, r1
 8002844:	6929      	ldr	r1, [r5, #16]
 8002846:	3901      	subs	r1, #1
 8002848:	0609      	lsls	r1, r1, #24
 800284a:	f001 41fe 	and.w	r1, r1, #2130706432	; 0x7f000000
 800284e:	430b      	orrs	r3, r1
 8002850:	6413      	str	r3, [r2, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8002852:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002854:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002858:	6969      	ldr	r1, [r5, #20]
 800285a:	430b      	orrs	r3, r1
 800285c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800285e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002860:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002864:	69a9      	ldr	r1, [r5, #24]
 8002866:	430b      	orrs	r3, r1
 8002868:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800286a:	b9be      	cbnz	r6, 800289c <RCCEx_PLL3_Config+0xc0>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800286c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800286e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002872:	62d3      	str	r3, [r2, #44]	; 0x2c
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8002874:	4a12      	ldr	r2, [pc, #72]	; (80028c0 <RCCEx_PLL3_Config+0xe4>)
 8002876:	6813      	ldr	r3, [r2, #0]
 8002878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800287c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800287e:	f7fe fcc7 	bl	8001210 <HAL_GetTick>
 8002882:	4604      	mov	r4, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
 8002884:	4b0e      	ldr	r3, [pc, #56]	; (80028c0 <RCCEx_PLL3_Config+0xe4>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 800288c:	d114      	bne.n	80028b8 <RCCEx_PLL3_Config+0xdc>
    {
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800288e:	f7fe fcbf 	bl	8001210 <HAL_GetTick>
 8002892:	1b00      	subs	r0, r0, r4
 8002894:	2802      	cmp	r0, #2
 8002896:	d9f5      	bls.n	8002884 <RCCEx_PLL3_Config+0xa8>
      {
        return HAL_TIMEOUT;
 8002898:	2003      	movs	r0, #3

  }


  return status;
}
 800289a:	bd70      	pop	{r4, r5, r6, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 800289c:	2e01      	cmp	r6, #1
 800289e:	d005      	beq.n	80028ac <RCCEx_PLL3_Config+0xd0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80028a0:	4a07      	ldr	r2, [pc, #28]	; (80028c0 <RCCEx_PLL3_Config+0xe4>)
 80028a2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80028a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028a8:	62d3      	str	r3, [r2, #44]	; 0x2c
 80028aa:	e7e3      	b.n	8002874 <RCCEx_PLL3_Config+0x98>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80028ac:	4a04      	ldr	r2, [pc, #16]	; (80028c0 <RCCEx_PLL3_Config+0xe4>)
 80028ae:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80028b0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80028b4:	62d3      	str	r3, [r2, #44]	; 0x2c
 80028b6:	e7dd      	b.n	8002874 <RCCEx_PLL3_Config+0x98>
  return status;
 80028b8:	2000      	movs	r0, #0
 80028ba:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80028bc:	2001      	movs	r0, #1
 80028be:	4770      	bx	lr
 80028c0:	58024400 	.word	0x58024400

080028c4 <HAL_RCCEx_PeriphCLKConfig>:
{
 80028c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028c6:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80028c8:	6803      	ldr	r3, [r0, #0]
 80028ca:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80028ce:	d02b      	beq.n	8002928 <HAL_RCCEx_PeriphCLKConfig+0x64>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80028d0:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80028d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028d6:	d019      	beq.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x48>
 80028d8:	d910      	bls.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x38>
 80028da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80028de:	d01b      	beq.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x54>
 80028e0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80028e4:	d11e      	bne.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x60>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80028e6:	2600      	movs	r6, #0
    if(ret == HAL_OK)
 80028e8:	bb66      	cbnz	r6, 8002944 <HAL_RCCEx_PeriphCLKConfig+0x80>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80028ea:	4a93      	ldr	r2, [pc, #588]	; (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 80028ec:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80028ee:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80028f2:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80028f4:	430b      	orrs	r3, r1
 80028f6:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80028f8:	4635      	mov	r5, r6
 80028fa:	e017      	b.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x68>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80028fc:	b993      	cbnz	r3, 8002924 <HAL_RCCEx_PeriphCLKConfig+0x60>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028fe:	4a8e      	ldr	r2, [pc, #568]	; (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8002900:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002902:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002906:	62d3      	str	r3, [r2, #44]	; 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002908:	2600      	movs	r6, #0
      break;
 800290a:	e7ed      	b.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x24>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800290c:	2102      	movs	r1, #2
 800290e:	3004      	adds	r0, #4
 8002910:	f7ff fef0 	bl	80026f4 <RCCEx_PLL2_Config>
 8002914:	4606      	mov	r6, r0
      break;
 8002916:	e7e7      	b.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x24>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002918:	2102      	movs	r1, #2
 800291a:	3024      	adds	r0, #36	; 0x24
 800291c:	f7ff ff5e 	bl	80027dc <RCCEx_PLL3_Config>
 8002920:	4606      	mov	r6, r0
      break;
 8002922:	e7e1      	b.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x24>
      ret = HAL_ERROR;
 8002924:	2601      	movs	r6, #1
 8002926:	e7df      	b.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x24>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002928:	2500      	movs	r5, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800292a:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800292c:	6823      	ldr	r3, [r4, #0]
 800292e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002932:	d016      	beq.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002934:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002936:	2b04      	cmp	r3, #4
 8002938:	d831      	bhi.n	800299e <HAL_RCCEx_PeriphCLKConfig+0xda>
 800293a:	e8df f003 	tbb	[pc, r3]
 800293e:	2305      	.short	0x2305
 8002940:	0a29      	.short	0x0a29
 8002942:	0a          	.byte	0x0a
 8002943:	00          	.byte	0x00
      status |= ret;
 8002944:	4635      	mov	r5, r6
 8002946:	e7f1      	b.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x68>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002948:	4a7b      	ldr	r2, [pc, #492]	; (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 800294a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800294c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002950:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002952:	bb36      	cbnz	r6, 80029a2 <HAL_RCCEx_PeriphCLKConfig+0xde>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002954:	4a78      	ldr	r2, [pc, #480]	; (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8002956:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002958:	f023 0307 	bic.w	r3, r3, #7
 800295c:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800295e:	430b      	orrs	r3, r1
 8002960:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002962:	6823      	ldr	r3, [r4, #0]
 8002964:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002968:	d032      	beq.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
    switch(PeriphClkInit->Sai23ClockSelection)
 800296a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800296c:	2b80      	cmp	r3, #128	; 0x80
 800296e:	d043      	beq.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x134>
 8002970:	d81a      	bhi.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
 8002972:	b303      	cbz	r3, 80029b6 <HAL_RCCEx_PeriphCLKConfig+0xf2>
 8002974:	2b40      	cmp	r3, #64	; 0x40
 8002976:	d11c      	bne.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0xee>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002978:	2100      	movs	r1, #0
 800297a:	1d20      	adds	r0, r4, #4
 800297c:	f7ff feba 	bl	80026f4 <RCCEx_PLL2_Config>
 8002980:	4606      	mov	r6, r0
      break;
 8002982:	e01d      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002984:	2100      	movs	r1, #0
 8002986:	1d20      	adds	r0, r4, #4
 8002988:	f7ff feb4 	bl	80026f4 <RCCEx_PLL2_Config>
 800298c:	4606      	mov	r6, r0
      break;
 800298e:	e7e0      	b.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002990:	2100      	movs	r1, #0
 8002992:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002996:	f7ff ff21 	bl	80027dc <RCCEx_PLL3_Config>
 800299a:	4606      	mov	r6, r0
      break;
 800299c:	e7d9      	b.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      ret = HAL_ERROR;
 800299e:	2601      	movs	r6, #1
 80029a0:	e7d7      	b.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      status |= ret;
 80029a2:	4335      	orrs	r5, r6
 80029a4:	b2ed      	uxtb	r5, r5
 80029a6:	e7dc      	b.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    switch(PeriphClkInit->Sai23ClockSelection)
 80029a8:	2bc0      	cmp	r3, #192	; 0xc0
 80029aa:	d009      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
 80029ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029b0:	d006      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      ret = HAL_ERROR;
 80029b2:	2601      	movs	r6, #1
 80029b4:	e004      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029b6:	4a60      	ldr	r2, [pc, #384]	; (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 80029b8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80029ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029be:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 80029c0:	bb0e      	cbnz	r6, 8002a06 <HAL_RCCEx_PeriphCLKConfig+0x142>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80029c2:	4a5d      	ldr	r2, [pc, #372]	; (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 80029c4:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80029c6:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 80029ca:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80029cc:	430b      	orrs	r3, r1
 80029ce:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80029d0:	6823      	ldr	r3, [r4, #0]
 80029d2:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80029d6:	d02f      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x174>
    switch(PeriphClkInit->Sai4AClockSelection)
 80029d8:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 80029dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029e0:	d03e      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80029e2:	d813      	bhi.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x148>
 80029e4:	b1d3      	cbz	r3, 8002a1c <HAL_RCCEx_PeriphCLKConfig+0x158>
 80029e6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80029ea:	d115      	bne.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x154>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80029ec:	2100      	movs	r1, #0
 80029ee:	1d20      	adds	r0, r4, #4
 80029f0:	f7ff fe80 	bl	80026f4 <RCCEx_PLL2_Config>
 80029f4:	4606      	mov	r6, r0
      break;
 80029f6:	e016      	b.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x162>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80029f8:	2100      	movs	r1, #0
 80029fa:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80029fe:	f7ff feed 	bl	80027dc <RCCEx_PLL3_Config>
 8002a02:	4606      	mov	r6, r0
      break;
 8002a04:	e7dc      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      status |= ret;
 8002a06:	4335      	orrs	r5, r6
 8002a08:	b2ed      	uxtb	r5, r5
 8002a0a:	e7e1      	b.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
    switch(PeriphClkInit->Sai4AClockSelection)
 8002a0c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002a10:	d009      	beq.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x162>
 8002a12:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002a16:	d006      	beq.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x162>
      ret = HAL_ERROR;
 8002a18:	2601      	movs	r6, #1
 8002a1a:	e004      	b.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x162>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a1c:	4a46      	ldr	r2, [pc, #280]	; (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8002a1e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002a20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a24:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002a26:	bb16      	cbnz	r6, 8002a6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002a28:	4a43      	ldr	r2, [pc, #268]	; (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8002a2a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002a2c:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 8002a30:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 8002a34:	430b      	orrs	r3, r1
 8002a36:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002a38:	6823      	ldr	r3, [r4, #0]
 8002a3a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002a3e:	d02f      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    switch(PeriphClkInit->Sai4BClockSelection)
 8002a40:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 8002a44:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a48:	d037      	beq.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8002a4a:	d813      	bhi.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
 8002a4c:	b1d3      	cbz	r3, 8002a84 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8002a4e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a52:	d115      	bne.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002a54:	2100      	movs	r1, #0
 8002a56:	1d20      	adds	r0, r4, #4
 8002a58:	f7ff fe4c 	bl	80026f4 <RCCEx_PLL2_Config>
 8002a5c:	4606      	mov	r6, r0
      break;
 8002a5e:	e016      	b.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002a60:	2100      	movs	r1, #0
 8002a62:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002a66:	f7ff feb9 	bl	80027dc <RCCEx_PLL3_Config>
 8002a6a:	4606      	mov	r6, r0
      break;
 8002a6c:	e7db      	b.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x162>
      status |= ret;
 8002a6e:	4335      	orrs	r5, r6
 8002a70:	b2ed      	uxtb	r5, r5
 8002a72:	e7e1      	b.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x174>
    switch(PeriphClkInit->Sai4BClockSelection)
 8002a74:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002a78:	d009      	beq.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8002a7a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a7e:	d006      	beq.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      ret = HAL_ERROR;
 8002a80:	2601      	movs	r6, #1
 8002a82:	e004      	b.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a84:	4a2c      	ldr	r2, [pc, #176]	; (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8002a86:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002a88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a8c:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002a8e:	b9de      	cbnz	r6, 8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x204>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002a90:	4a29      	ldr	r2, [pc, #164]	; (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8002a92:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002a94:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002a98:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 8002a9c:	430b      	orrs	r3, r1
 8002a9e:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002aa0:	6823      	ldr	r3, [r4, #0]
 8002aa2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002aa6:	d022      	beq.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x22a>
    switch(PeriphClkInit->QspiClockSelection)
 8002aa8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002aaa:	2b10      	cmp	r3, #16
 8002aac:	d012      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8002aae:	d90e      	bls.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002ab0:	2b20      	cmp	r3, #32
 8002ab2:	d02f      	beq.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x250>
 8002ab4:	2b30      	cmp	r3, #48	; 0x30
 8002ab6:	d012      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x21a>
 8002ab8:	e00a      	b.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002aba:	2100      	movs	r1, #0
 8002abc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002ac0:	f7ff fe8c 	bl	80027dc <RCCEx_PLL3_Config>
 8002ac4:	4606      	mov	r6, r0
      break;
 8002ac6:	e7e2      	b.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      status |= ret;
 8002ac8:	4335      	orrs	r5, r6
 8002aca:	b2ed      	uxtb	r5, r5
 8002acc:	e7e8      	b.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    switch(PeriphClkInit->QspiClockSelection)
 8002ace:	b133      	cbz	r3, 8002ade <HAL_RCCEx_PeriphCLKConfig+0x21a>
      ret = HAL_ERROR;
 8002ad0:	2601      	movs	r6, #1
 8002ad2:	e004      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x21a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ad4:	4a18      	ldr	r2, [pc, #96]	; (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8002ad6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002ad8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002adc:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002ade:	b9fe      	cbnz	r6, 8002b20 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002ae0:	4a15      	ldr	r2, [pc, #84]	; (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8002ae2:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002ae4:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002ae8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8002aea:	430b      	orrs	r3, r1
 8002aec:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002aee:	6823      	ldr	r3, [r4, #0]
 8002af0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002af4:	d030      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x294>
    switch(PeriphClkInit->Spi123ClockSelection)
 8002af6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002af8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002afc:	d073      	beq.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x322>
 8002afe:	d812      	bhi.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x262>
 8002b00:	b1e3      	cbz	r3, 8002b3c <HAL_RCCEx_PeriphCLKConfig+0x278>
 8002b02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b06:	d114      	bne.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x26e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002b08:	2100      	movs	r1, #0
 8002b0a:	1d20      	adds	r0, r4, #4
 8002b0c:	f7ff fdf2 	bl	80026f4 <RCCEx_PLL2_Config>
 8002b10:	4606      	mov	r6, r0
      break;
 8002b12:	e018      	b.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x282>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002b14:	2102      	movs	r1, #2
 8002b16:	1d20      	adds	r0, r4, #4
 8002b18:	f7ff fdec 	bl	80026f4 <RCCEx_PLL2_Config>
 8002b1c:	4606      	mov	r6, r0
      break;
 8002b1e:	e7de      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x21a>
      status |= ret;
 8002b20:	4335      	orrs	r5, r6
 8002b22:	b2ed      	uxtb	r5, r5
 8002b24:	e7e3      	b.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x22a>
    switch(PeriphClkInit->Spi123ClockSelection)
 8002b26:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002b2a:	d00c      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x282>
 8002b2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b30:	d009      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x282>
      ret = HAL_ERROR;
 8002b32:	2601      	movs	r6, #1
 8002b34:	e007      	b.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x282>
 8002b36:	bf00      	nop
 8002b38:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b3c:	4a95      	ldr	r2, [pc, #596]	; (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8002b3e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002b40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b44:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002b46:	2e00      	cmp	r6, #0
 8002b48:	d154      	bne.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x330>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002b4a:	4a92      	ldr	r2, [pc, #584]	; (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8002b4c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002b4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b52:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002b54:	430b      	orrs	r3, r1
 8002b56:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002b58:	6823      	ldr	r3, [r4, #0]
 8002b5a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002b5e:	d016      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    switch(PeriphClkInit->Spi45ClockSelection)
 8002b60:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002b62:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002b66:	d053      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8002b68:	d847      	bhi.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x336>
 8002b6a:	b13b      	cbz	r3, 8002b7c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8002b6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b70:	d14c      	bne.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x348>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002b72:	2101      	movs	r1, #1
 8002b74:	1d20      	adds	r0, r4, #4
 8002b76:	f7ff fdbd 	bl	80026f4 <RCCEx_PLL2_Config>
 8002b7a:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002b7c:	2e00      	cmp	r6, #0
 8002b7e:	d14e      	bne.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x35a>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002b80:	4a84      	ldr	r2, [pc, #528]	; (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8002b82:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002b84:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8002b88:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8002b8a:	430b      	orrs	r3, r1
 8002b8c:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002b8e:	6823      	ldr	r3, [r4, #0]
 8002b90:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8002b94:	d018      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x304>
    switch(PeriphClkInit->Spi6ClockSelection)
 8002b96:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 8002b9a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b9e:	d04c      	beq.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002ba0:	d840      	bhi.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002ba2:	b13b      	cbz	r3, 8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 8002ba4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002ba8:	d145      	bne.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x372>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002baa:	2101      	movs	r1, #1
 8002bac:	1d20      	adds	r0, r4, #4
 8002bae:	f7ff fda1 	bl	80026f4 <RCCEx_PLL2_Config>
 8002bb2:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002bb4:	2e00      	cmp	r6, #0
 8002bb6:	d147      	bne.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x384>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002bb8:	4a76      	ldr	r2, [pc, #472]	; (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8002bba:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002bbc:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8002bc0:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 8002bc4:	430b      	orrs	r3, r1
 8002bc6:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002bc8:	6823      	ldr	r3, [r4, #0]
 8002bca:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002bce:	d04b      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    switch(PeriphClkInit->FdcanClockSelection)
 8002bd0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002bd2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002bd6:	d03a      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x38a>
 8002bd8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002bdc:	d04f      	beq.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d03a      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x394>
      ret = HAL_ERROR;
 8002be2:	2601      	movs	r6, #1
 8002be4:	e038      	b.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x394>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002be6:	2100      	movs	r1, #0
 8002be8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002bec:	f7ff fdf6 	bl	80027dc <RCCEx_PLL3_Config>
 8002bf0:	4606      	mov	r6, r0
      break;
 8002bf2:	e7a8      	b.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x282>
      status |= ret;
 8002bf4:	4335      	orrs	r5, r6
 8002bf6:	b2ed      	uxtb	r5, r5
 8002bf8:	e7ae      	b.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x294>
    switch(PeriphClkInit->Spi45ClockSelection)
 8002bfa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002bfe:	d0bd      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8002c00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c04:	d0ba      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8002c06:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002c0a:	d0b7      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
      ret = HAL_ERROR;
 8002c0c:	2601      	movs	r6, #1
 8002c0e:	e7b5      	b.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002c10:	2101      	movs	r1, #1
 8002c12:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002c16:	f7ff fde1 	bl	80027dc <RCCEx_PLL3_Config>
 8002c1a:	4606      	mov	r6, r0
      break;
 8002c1c:	e7ae      	b.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
      status |= ret;
 8002c1e:	4335      	orrs	r5, r6
 8002c20:	b2ed      	uxtb	r5, r5
 8002c22:	e7b4      	b.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    switch(PeriphClkInit->Spi6ClockSelection)
 8002c24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c28:	d0c4      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 8002c2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c2e:	d0c1      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 8002c30:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002c34:	d0be      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
      ret = HAL_ERROR;
 8002c36:	2601      	movs	r6, #1
 8002c38:	e7bc      	b.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002c40:	f7ff fdcc 	bl	80027dc <RCCEx_PLL3_Config>
 8002c44:	4606      	mov	r6, r0
      break;
 8002c46:	e7b5      	b.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
      status |= ret;
 8002c48:	4335      	orrs	r5, r6
 8002c4a:	b2ed      	uxtb	r5, r5
 8002c4c:	e7bc      	b.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x304>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c4e:	4a51      	ldr	r2, [pc, #324]	; (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8002c50:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002c52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c56:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002c58:	b9be      	cbnz	r6, 8002c8a <HAL_RCCEx_PeriphCLKConfig+0x3c6>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002c5a:	4a4e      	ldr	r2, [pc, #312]	; (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8002c5c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002c5e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002c62:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8002c64:	430b      	orrs	r3, r1
 8002c66:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002c68:	6823      	ldr	r3, [r4, #0]
 8002c6a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002c6e:	d01c      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x3e6>
    switch(PeriphClkInit->FmcClockSelection)
 8002c70:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002c72:	2b03      	cmp	r3, #3
 8002c74:	d843      	bhi.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8002c76:	e8df f003 	tbb	[pc, r3]
 8002c7a:	0b10      	.short	0x0b10
 8002c7c:	103c      	.short	0x103c
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002c7e:	2101      	movs	r1, #1
 8002c80:	1d20      	adds	r0, r4, #4
 8002c82:	f7ff fd37 	bl	80026f4 <RCCEx_PLL2_Config>
 8002c86:	4606      	mov	r6, r0
      break;
 8002c88:	e7e6      	b.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x394>
      status |= ret;
 8002c8a:	4335      	orrs	r5, r6
 8002c8c:	b2ed      	uxtb	r5, r5
 8002c8e:	e7eb      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c90:	4a40      	ldr	r2, [pc, #256]	; (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8002c92:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002c94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c98:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002c9a:	bb96      	cbnz	r6, 8002d02 <HAL_RCCEx_PeriphCLKConfig+0x43e>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002c9c:	4a3d      	ldr	r2, [pc, #244]	; (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8002c9e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002ca0:	f023 0303 	bic.w	r3, r3, #3
 8002ca4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002ca6:	430b      	orrs	r3, r1
 8002ca8:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002caa:	6823      	ldr	r3, [r4, #0]
 8002cac:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002cb0:	d12a      	bne.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x444>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002cb2:	6823      	ldr	r3, [r4, #0]
 8002cb4:	f013 0f01 	tst.w	r3, #1
 8002cb8:	f000 809e 	beq.w	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x534>
    switch(PeriphClkInit->Usart16ClockSelection)
 8002cbc:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8002cbe:	2b28      	cmp	r3, #40	; 0x28
 8002cc0:	f200 80ad 	bhi.w	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x55a>
 8002cc4:	e8df f003 	tbb	[pc, r3]
 8002cc8:	ababab90 	.word	0xababab90
 8002ccc:	abababab 	.word	0xabababab
 8002cd0:	ababab8b 	.word	0xababab8b
 8002cd4:	abababab 	.word	0xabababab
 8002cd8:	abababa4 	.word	0xabababa4
 8002cdc:	abababab 	.word	0xabababab
 8002ce0:	ababab90 	.word	0xababab90
 8002ce4:	abababab 	.word	0xabababab
 8002ce8:	ababab90 	.word	0xababab90
 8002cec:	abababab 	.word	0xabababab
 8002cf0:	90          	.byte	0x90
 8002cf1:	00          	.byte	0x00
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002cf2:	2102      	movs	r1, #2
 8002cf4:	1d20      	adds	r0, r4, #4
 8002cf6:	f7ff fcfd 	bl	80026f4 <RCCEx_PLL2_Config>
 8002cfa:	4606      	mov	r6, r0
      break;
 8002cfc:	e7cd      	b.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x3d6>
      ret = HAL_ERROR;
 8002cfe:	2601      	movs	r6, #1
 8002d00:	e7cb      	b.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x3d6>
      status |= ret;
 8002d02:	4335      	orrs	r5, r6
 8002d04:	b2ed      	uxtb	r5, r5
 8002d06:	e7d0      	b.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x3e6>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d08:	4a23      	ldr	r2, [pc, #140]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8002d0a:	6813      	ldr	r3, [r2, #0]
 8002d0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d10:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002d12:	f7fe fa7d 	bl	8001210 <HAL_GetTick>
 8002d16:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002d18:	4b1f      	ldr	r3, [pc, #124]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002d20:	d105      	bne.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x46a>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d22:	f7fe fa75 	bl	8001210 <HAL_GetTick>
 8002d26:	1bc0      	subs	r0, r0, r7
 8002d28:	2864      	cmp	r0, #100	; 0x64
 8002d2a:	d9f5      	bls.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x454>
        ret = HAL_TIMEOUT;
 8002d2c:	2603      	movs	r6, #3
    if(ret == HAL_OK)
 8002d2e:	2e00      	cmp	r6, #0
 8002d30:	d152      	bne.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002d32:	4b18      	ldr	r3, [pc, #96]	; (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8002d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d36:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8002d3a:	4053      	eors	r3, r2
 8002d3c:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002d40:	d00c      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x498>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d42:	4b14      	ldr	r3, [pc, #80]	; (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8002d44:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002d46:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d4a:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8002d4c:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8002d50:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d52:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8002d54:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8002d58:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8002d5a:	671a      	str	r2, [r3, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002d5c:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8002d60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d64:	d01a      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x4d8>
      if(ret == HAL_OK)
 8002d66:	2e00      	cmp	r6, #0
 8002d68:	d133      	bne.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x50e>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d6a:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8002d6e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002d72:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8002d76:	d022      	beq.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8002d78:	4a06      	ldr	r2, [pc, #24]	; (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8002d7a:	6913      	ldr	r3, [r2, #16]
 8002d7c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002d80:	6113      	str	r3, [r2, #16]
 8002d82:	4904      	ldr	r1, [pc, #16]	; (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8002d84:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8002d86:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8002d8a:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	670b      	str	r3, [r1, #112]	; 0x70
 8002d92:	e78e      	b.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
 8002d94:	58024400 	.word	0x58024400
 8002d98:	58024800 	.word	0x58024800
        tickstart = HAL_GetTick();
 8002d9c:	f7fe fa38 	bl	8001210 <HAL_GetTick>
 8002da0:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002da2:	4bb7      	ldr	r3, [pc, #732]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8002da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da6:	f013 0f02 	tst.w	r3, #2
 8002daa:	d1dc      	bne.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dac:	f7fe fa30 	bl	8001210 <HAL_GetTick>
 8002db0:	1bc0      	subs	r0, r0, r7
 8002db2:	f241 3388 	movw	r3, #5000	; 0x1388
 8002db6:	4298      	cmp	r0, r3
 8002db8:	d9f3      	bls.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
            ret = HAL_TIMEOUT;
 8002dba:	2603      	movs	r6, #3
 8002dbc:	e7d3      	b.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002dbe:	48b0      	ldr	r0, [pc, #704]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8002dc0:	6902      	ldr	r2, [r0, #16]
 8002dc2:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8002dc6:	49af      	ldr	r1, [pc, #700]	; (8003084 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8002dc8:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	6103      	str	r3, [r0, #16]
 8002dd0:	e7d7      	b.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x4be>
        status |= ret;
 8002dd2:	4335      	orrs	r5, r6
 8002dd4:	b2ed      	uxtb	r5, r5
 8002dd6:	e76c      	b.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
      status |= ret;
 8002dd8:	4335      	orrs	r5, r6
 8002dda:	b2ed      	uxtb	r5, r5
 8002ddc:	e769      	b.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002dde:	2101      	movs	r1, #1
 8002de0:	1d20      	adds	r0, r4, #4
 8002de2:	f7ff fc87 	bl	80026f4 <RCCEx_PLL2_Config>
 8002de6:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002de8:	b9de      	cbnz	r6, 8002e22 <HAL_RCCEx_PeriphCLKConfig+0x55e>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002dea:	4aa5      	ldr	r2, [pc, #660]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8002dec:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002dee:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8002df2:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8002df4:	430b      	orrs	r3, r1
 8002df6:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002df8:	6823      	ldr	r3, [r4, #0]
 8002dfa:	f013 0f02 	tst.w	r3, #2
 8002dfe:	d020      	beq.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x57e>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8002e00:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8002e02:	2b05      	cmp	r3, #5
 8002e04:	d832      	bhi.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
 8002e06:	e8df f003 	tbb	[pc, r3]
 8002e0a:	0f14      	.short	0x0f14
 8002e0c:	1414142a 	.word	0x1414142a
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002e10:	2101      	movs	r1, #1
 8002e12:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002e16:	f7ff fce1 	bl	80027dc <RCCEx_PLL3_Config>
 8002e1a:	4606      	mov	r6, r0
      break;
 8002e1c:	e7e4      	b.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      ret = HAL_ERROR;
 8002e1e:	2601      	movs	r6, #1
 8002e20:	e7e2      	b.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      status |= ret;
 8002e22:	4335      	orrs	r5, r6
 8002e24:	b2ed      	uxtb	r5, r5
 8002e26:	e7e7      	b.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x534>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002e28:	2101      	movs	r1, #1
 8002e2a:	1d20      	adds	r0, r4, #4
 8002e2c:	f7ff fc62 	bl	80026f4 <RCCEx_PLL2_Config>
 8002e30:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002e32:	b9ee      	cbnz	r6, 8002e70 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002e34:	4a92      	ldr	r2, [pc, #584]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8002e36:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002e38:	f023 0307 	bic.w	r3, r3, #7
 8002e3c:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002e3e:	430b      	orrs	r3, r1
 8002e40:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e42:	6823      	ldr	r3, [r4, #0]
 8002e44:	f013 0f04 	tst.w	r3, #4
 8002e48:	d025      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8002e4a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002e4e:	2b05      	cmp	r3, #5
 8002e50:	f200 80bb 	bhi.w	8002fca <HAL_RCCEx_PeriphCLKConfig+0x706>
 8002e54:	e8df f003 	tbb	[pc, r3]
 8002e58:	14b20f14 	.word	0x14b20f14
 8002e5c:	1414      	.short	0x1414
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002e5e:	2101      	movs	r1, #1
 8002e60:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002e64:	f7ff fcba 	bl	80027dc <RCCEx_PLL3_Config>
 8002e68:	4606      	mov	r6, r0
      break;
 8002e6a:	e7e2      	b.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x56e>
      ret = HAL_ERROR;
 8002e6c:	2601      	movs	r6, #1
 8002e6e:	e7e0      	b.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x56e>
      status |= ret;
 8002e70:	4335      	orrs	r5, r6
 8002e72:	b2ed      	uxtb	r5, r5
 8002e74:	e7e5      	b.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x57e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002e76:	2101      	movs	r1, #1
 8002e78:	1d20      	adds	r0, r4, #4
 8002e7a:	f7ff fc3b 	bl	80026f4 <RCCEx_PLL2_Config>
 8002e7e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002e80:	2e00      	cmp	r6, #0
 8002e82:	f040 80a4 	bne.w	8002fce <HAL_RCCEx_PeriphCLKConfig+0x70a>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e86:	4a7e      	ldr	r2, [pc, #504]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8002e88:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002e8a:	f023 0307 	bic.w	r3, r3, #7
 8002e8e:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8002e92:	430b      	orrs	r3, r1
 8002e94:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002e96:	6823      	ldr	r3, [r4, #0]
 8002e98:	f013 0f20 	tst.w	r3, #32
 8002e9c:	d01c      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x614>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002e9e:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8002ea2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002ea6:	f000 80a3 	beq.w	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8002eaa:	f200 8093 	bhi.w	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x710>
 8002eae:	b143      	cbz	r3, 8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x5fe>
 8002eb0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002eb4:	f040 809a 	bne.w	8002fec <HAL_RCCEx_PeriphCLKConfig+0x728>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002eb8:	2100      	movs	r1, #0
 8002eba:	1d20      	adds	r0, r4, #4
 8002ebc:	f7ff fc1a 	bl	80026f4 <RCCEx_PLL2_Config>
 8002ec0:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002ec2:	2e00      	cmp	r6, #0
 8002ec4:	f040 809b 	bne.w	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x73a>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002ec8:	4a6d      	ldr	r2, [pc, #436]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8002eca:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002ecc:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8002ed0:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002ed4:	430b      	orrs	r3, r1
 8002ed6:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002ed8:	6823      	ldr	r3, [r4, #0]
 8002eda:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002ede:	d01c      	beq.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x656>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8002ee0:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8002ee4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ee8:	f000 809a 	beq.w	8003020 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8002eec:	f200 808a 	bhi.w	8003004 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002ef0:	b143      	cbz	r3, 8002f04 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8002ef2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ef6:	f040 8091 	bne.w	800301c <HAL_RCCEx_PeriphCLKConfig+0x758>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002efa:	2100      	movs	r1, #0
 8002efc:	1d20      	adds	r0, r4, #4
 8002efe:	f7ff fbf9 	bl	80026f4 <RCCEx_PLL2_Config>
 8002f02:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002f04:	2e00      	cmp	r6, #0
 8002f06:	f040 8092 	bne.w	800302e <HAL_RCCEx_PeriphCLKConfig+0x76a>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f0a:	4a5d      	ldr	r2, [pc, #372]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8002f0c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002f0e:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002f12:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8002f16:	430b      	orrs	r3, r1
 8002f18:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8002f1a:	6823      	ldr	r3, [r4, #0]
 8002f1c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002f20:	d01c      	beq.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x698>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8002f22:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 8002f26:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f2a:	f000 808f 	beq.w	800304c <HAL_RCCEx_PeriphCLKConfig+0x788>
 8002f2e:	f200 8081 	bhi.w	8003034 <HAL_RCCEx_PeriphCLKConfig+0x770>
 8002f32:	b143      	cbz	r3, 8002f46 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002f34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f38:	f040 8086 	bne.w	8003048 <HAL_RCCEx_PeriphCLKConfig+0x784>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	1d20      	adds	r0, r4, #4
 8002f40:	f7ff fbd8 	bl	80026f4 <RCCEx_PLL2_Config>
 8002f44:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002f46:	2e00      	cmp	r6, #0
 8002f48:	f040 8087 	bne.w	800305a <HAL_RCCEx_PeriphCLKConfig+0x796>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8002f4c:	4a4c      	ldr	r2, [pc, #304]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8002f4e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002f50:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002f54:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 8002f58:	430b      	orrs	r3, r1
 8002f5a:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8002f5c:	6823      	ldr	r3, [r4, #0]
 8002f5e:	f013 0f08 	tst.w	r3, #8
 8002f62:	d00a      	beq.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x6b6>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8002f64:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8002f68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f6c:	d078      	beq.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x79c>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8002f6e:	4944      	ldr	r1, [pc, #272]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8002f70:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8002f72:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002f76:	4313      	orrs	r3, r2
 8002f78:	654b      	str	r3, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002f7a:	6823      	ldr	r3, [r4, #0]
 8002f7c:	f013 0f10 	tst.w	r3, #16
 8002f80:	d00a      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8002f82:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002f86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f8a:	d071      	beq.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002f8c:	493c      	ldr	r1, [pc, #240]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8002f8e:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8002f90:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002f94:	4313      	orrs	r3, r2
 8002f96:	658b      	str	r3, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f98:	6823      	ldr	r3, [r4, #0]
 8002f9a:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002f9e:	f000 8081 	beq.w	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    switch(PeriphClkInit->AdcClockSelection)
 8002fa2:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
 8002fa6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002faa:	f000 808c 	beq.w	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x802>
 8002fae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002fb2:	d06e      	beq.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d067      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      ret = HAL_ERROR;
 8002fb8:	2601      	movs	r6, #1
 8002fba:	e06a      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002fbc:	2101      	movs	r1, #1
 8002fbe:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002fc2:	f7ff fc0b 	bl	80027dc <RCCEx_PLL3_Config>
 8002fc6:	4606      	mov	r6, r0
      break;
 8002fc8:	e75a      	b.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      ret = HAL_ERROR;
 8002fca:	2601      	movs	r6, #1
 8002fcc:	e758      	b.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      status |= ret;
 8002fce:	4335      	orrs	r5, r6
 8002fd0:	b2ed      	uxtb	r5, r5
 8002fd2:	e760      	b.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fd8:	f43f af73 	beq.w	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x5fe>
 8002fdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fe0:	f43f af6f 	beq.w	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x5fe>
 8002fe4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002fe8:	f43f af6b 	beq.w	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x5fe>
      ret = HAL_ERROR;
 8002fec:	2601      	movs	r6, #1
 8002fee:	e768      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x5fe>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002ff0:	2102      	movs	r1, #2
 8002ff2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002ff6:	f7ff fbf1 	bl	80027dc <RCCEx_PLL3_Config>
 8002ffa:	4606      	mov	r6, r0
      break;
 8002ffc:	e761      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x5fe>
      status |= ret;
 8002ffe:	4335      	orrs	r5, r6
 8003000:	b2ed      	uxtb	r5, r5
 8003002:	e769      	b.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x614>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003004:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003008:	f43f af7c 	beq.w	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x640>
 800300c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003010:	f43f af78 	beq.w	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8003014:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003018:	f43f af74 	beq.w	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x640>
      ret = HAL_ERROR;
 800301c:	2601      	movs	r6, #1
 800301e:	e771      	b.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x640>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003020:	2102      	movs	r1, #2
 8003022:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003026:	f7ff fbd9 	bl	80027dc <RCCEx_PLL3_Config>
 800302a:	4606      	mov	r6, r0
      break;
 800302c:	e76a      	b.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x640>
      status |= ret;
 800302e:	4335      	orrs	r5, r6
 8003030:	b2ed      	uxtb	r5, r5
 8003032:	e772      	b.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x656>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003034:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003038:	d085      	beq.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800303a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800303e:	d082      	beq.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003040:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003044:	f43f af7f 	beq.w	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x682>
      ret = HAL_ERROR;
 8003048:	2601      	movs	r6, #1
 800304a:	e77c      	b.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x682>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800304c:	2102      	movs	r1, #2
 800304e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003052:	f7ff fbc3 	bl	80027dc <RCCEx_PLL3_Config>
 8003056:	4606      	mov	r6, r0
      break;
 8003058:	e775      	b.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x682>
      status |= ret;
 800305a:	4335      	orrs	r5, r6
 800305c:	b2ed      	uxtb	r5, r5
 800305e:	e77d      	b.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x698>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003060:	2102      	movs	r1, #2
 8003062:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003066:	f7ff fbb9 	bl	80027dc <RCCEx_PLL3_Config>
 800306a:	4305      	orrs	r5, r0
 800306c:	b2ed      	uxtb	r5, r5
 800306e:	e784      	b.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x6b6>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003070:	2102      	movs	r1, #2
 8003072:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003076:	f7ff fbb1 	bl	80027dc <RCCEx_PLL3_Config>
 800307a:	4305      	orrs	r5, r0
 800307c:	b2ed      	uxtb	r5, r5
 800307e:	e78b      	b.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
 8003080:	58024400 	.word	0x58024400
 8003084:	00ffffcf 	.word	0x00ffffcf
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003088:	2100      	movs	r1, #0
 800308a:	1d20      	adds	r0, r4, #4
 800308c:	f7ff fb32 	bl	80026f4 <RCCEx_PLL2_Config>
 8003090:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8003092:	b9fe      	cbnz	r6, 80030d4 <HAL_RCCEx_PeriphCLKConfig+0x810>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003094:	4a65      	ldr	r2, [pc, #404]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x968>)
 8003096:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003098:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800309c:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 80030a0:	430b      	orrs	r3, r1
 80030a2:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80030a4:	6823      	ldr	r3, [r4, #0]
 80030a6:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80030aa:	d024      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    switch(PeriphClkInit->UsbClockSelection)
 80030ac:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80030b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80030b4:	d02a      	beq.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x848>
 80030b6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80030ba:	d013      	beq.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x820>
 80030bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80030c0:	d00b      	beq.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x816>
      ret = HAL_ERROR;
 80030c2:	2601      	movs	r6, #1
 80030c4:	e00e      	b.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80030c6:	2102      	movs	r1, #2
 80030c8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80030cc:	f7ff fb86 	bl	80027dc <RCCEx_PLL3_Config>
 80030d0:	4606      	mov	r6, r0
      break;
 80030d2:	e7de      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      status |= ret;
 80030d4:	4335      	orrs	r5, r6
 80030d6:	b2ed      	uxtb	r5, r5
 80030d8:	e7e4      	b.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030da:	4a54      	ldr	r2, [pc, #336]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x968>)
 80030dc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80030de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030e2:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 80030e4:	b9ce      	cbnz	r6, 800311a <HAL_RCCEx_PeriphCLKConfig+0x856>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030e6:	4a51      	ldr	r2, [pc, #324]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x968>)
 80030e8:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80030ea:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80030ee:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 80030f2:	430b      	orrs	r3, r1
 80030f4:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80030f6:	6823      	ldr	r3, [r4, #0]
 80030f8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80030fc:	d01d      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x876>
    switch(PeriphClkInit->SdmmcClockSelection)
 80030fe:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003100:	b173      	cbz	r3, 8003120 <HAL_RCCEx_PeriphCLKConfig+0x85c>
 8003102:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003106:	d02c      	beq.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x89e>
      ret = HAL_ERROR;
 8003108:	2601      	movs	r6, #1
 800310a:	e00e      	b.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x866>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800310c:	2101      	movs	r1, #1
 800310e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003112:	f7ff fb63 	bl	80027dc <RCCEx_PLL3_Config>
 8003116:	4606      	mov	r6, r0
      break;
 8003118:	e7e4      	b.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      status |= ret;
 800311a:	4335      	orrs	r5, r6
 800311c:	b2ed      	uxtb	r5, r5
 800311e:	e7ea      	b.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003120:	4a42      	ldr	r2, [pc, #264]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x968>)
 8003122:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003124:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003128:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 800312a:	bb06      	cbnz	r6, 800316e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800312c:	4a3f      	ldr	r2, [pc, #252]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x968>)
 800312e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003130:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003134:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8003136:	430b      	orrs	r3, r1
 8003138:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800313a:	6823      	ldr	r3, [r4, #0]
 800313c:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8003140:	d118      	bne.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003142:	6823      	ldr	r3, [r4, #0]
 8003144:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003148:	d02d      	beq.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
    switch(PeriphClkInit->RngClockSelection)
 800314a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800314c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003150:	d01b      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x8c6>
 8003152:	d917      	bls.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8003154:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003158:	d01c      	beq.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
 800315a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800315e:	d112      	bne.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
 8003160:	e018      	b.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003162:	2102      	movs	r1, #2
 8003164:	1d20      	adds	r0, r4, #4
 8003166:	f7ff fac5 	bl	80026f4 <RCCEx_PLL2_Config>
 800316a:	4606      	mov	r6, r0
      break;
 800316c:	e7dd      	b.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x866>
      status |= ret;
 800316e:	4335      	orrs	r5, r6
 8003170:	b2ed      	uxtb	r5, r5
 8003172:	e7e2      	b.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x876>
    status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003174:	2102      	movs	r1, #2
 8003176:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800317a:	f7ff fb2f 	bl	80027dc <RCCEx_PLL3_Config>
 800317e:	4305      	orrs	r5, r0
 8003180:	b2ed      	uxtb	r5, r5
 8003182:	e7de      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x87e>
    switch(PeriphClkInit->RngClockSelection)
 8003184:	b133      	cbz	r3, 8003194 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
      ret = HAL_ERROR;
 8003186:	2601      	movs	r6, #1
 8003188:	e004      	b.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800318a:	4a28      	ldr	r2, [pc, #160]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x968>)
 800318c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800318e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003192:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8003194:	2e00      	cmp	r6, #0
 8003196:	d13d      	bne.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x950>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003198:	4a24      	ldr	r2, [pc, #144]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x968>)
 800319a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800319c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031a0:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80031a2:	430b      	orrs	r3, r1
 80031a4:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80031a6:	6823      	ldr	r3, [r4, #0]
 80031a8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80031ac:	d006      	beq.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x8f8>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80031ae:	4a1f      	ldr	r2, [pc, #124]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x968>)
 80031b0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80031b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80031b6:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80031b8:	430b      	orrs	r3, r1
 80031ba:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80031bc:	6823      	ldr	r3, [r4, #0]
 80031be:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80031c2:	d007      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x910>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80031c4:	4a19      	ldr	r2, [pc, #100]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x968>)
 80031c6:	6913      	ldr	r3, [r2, #16]
 80031c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031cc:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 80031d0:	430b      	orrs	r3, r1
 80031d2:	6113      	str	r3, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80031d4:	6823      	ldr	r3, [r4, #0]
 80031d6:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80031da:	d006      	beq.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x926>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80031dc:	4a13      	ldr	r2, [pc, #76]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x968>)
 80031de:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80031e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031e4:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80031e6:	430b      	orrs	r3, r1
 80031e8:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80031ea:	6823      	ldr	r3, [r4, #0]
 80031ec:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80031f0:	d009      	beq.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x942>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80031f2:	4b0e      	ldr	r3, [pc, #56]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x968>)
 80031f4:	691a      	ldr	r2, [r3, #16]
 80031f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80031fa:	611a      	str	r2, [r3, #16]
 80031fc:	691a      	ldr	r2, [r3, #16]
 80031fe:	f8d4 10b8 	ldr.w	r1, [r4, #184]	; 0xb8
 8003202:	430a      	orrs	r2, r1
 8003204:	611a      	str	r2, [r3, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003206:	6823      	ldr	r3, [r4, #0]
 8003208:	2b00      	cmp	r3, #0
 800320a:	db06      	blt.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x956>
  if (status == HAL_OK)
 800320c:	b105      	cbz	r5, 8003210 <HAL_RCCEx_PeriphCLKConfig+0x94c>
  return HAL_ERROR;
 800320e:	2501      	movs	r5, #1
}
 8003210:	4628      	mov	r0, r5
 8003212:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      status |= ret;
 8003214:	4335      	orrs	r5, r6
 8003216:	b2ed      	uxtb	r5, r5
 8003218:	e7c5      	b.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800321a:	4a04      	ldr	r2, [pc, #16]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x968>)
 800321c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800321e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8003222:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003224:	430b      	orrs	r3, r1
 8003226:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003228:	e7f0      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x948>
 800322a:	bf00      	nop
 800322c:	58024400 	.word	0x58024400

08003230 <HAL_RCCEx_GetD1SysClockFreq>:
{
 8003230:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 8003232:	f7ff f827 	bl	8002284 <HAL_RCC_GetSysClockFreq>
 8003236:	4b08      	ldr	r3, [pc, #32]	; (8003258 <HAL_RCCEx_GetD1SysClockFreq+0x28>)
 8003238:	699b      	ldr	r3, [r3, #24]
 800323a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800323e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003242:	fa92 f2a2 	rbit	r2, r2
 8003246:	fab2 f282 	clz	r2, r2
 800324a:	40d3      	lsrs	r3, r2
 800324c:	4a03      	ldr	r2, [pc, #12]	; (800325c <HAL_RCCEx_GetD1SysClockFreq+0x2c>)
 800324e:	5cd3      	ldrb	r3, [r2, r3]
 8003250:	40d8      	lsrs	r0, r3
 8003252:	4b03      	ldr	r3, [pc, #12]	; (8003260 <HAL_RCCEx_GetD1SysClockFreq+0x30>)
 8003254:	6018      	str	r0, [r3, #0]
}
 8003256:	bd08      	pop	{r3, pc}
 8003258:	58024400 	.word	0x58024400
 800325c:	08006138 	.word	0x08006138
 8003260:	20000008 	.word	0x20000008

08003264 <HAL_TIM_Base_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003264:	4770      	bx	lr

08003266 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003266:	6802      	ldr	r2, [r0, #0]
 8003268:	68d3      	ldr	r3, [r2, #12]
 800326a:	f043 0301 	orr.w	r3, r3, #1
 800326e:	60d3      	str	r3, [r2, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003270:	6802      	ldr	r2, [r0, #0]
 8003272:	8813      	ldrh	r3, [r2, #0]
 8003274:	b29b      	uxth	r3, r3
 8003276:	f043 0301 	orr.w	r3, r3, #1
 800327a:	8013      	strh	r3, [r2, #0]
      
  /* Return function status */
  return HAL_OK;
}
 800327c:	2000      	movs	r0, #0
 800327e:	4770      	bx	lr

08003280 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003280:	4770      	bx	lr

08003282 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003282:	4770      	bx	lr

08003284 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003284:	4770      	bx	lr

08003286 <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003286:	4770      	bx	lr

08003288 <HAL_TIM_IRQHandler>:
{
 8003288:	b510      	push	{r4, lr}
 800328a:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800328c:	6803      	ldr	r3, [r0, #0]
 800328e:	691a      	ldr	r2, [r3, #16]
 8003290:	f012 0f02 	tst.w	r2, #2
 8003294:	d011      	beq.n	80032ba <HAL_TIM_IRQHandler+0x32>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8003296:	68da      	ldr	r2, [r3, #12]
 8003298:	f012 0f02 	tst.w	r2, #2
 800329c:	d00d      	beq.n	80032ba <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800329e:	f06f 0202 	mvn.w	r2, #2
 80032a2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032a4:	2301      	movs	r3, #1
 80032a6:	7703      	strb	r3, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80032a8:	6803      	ldr	r3, [r0, #0]
 80032aa:	699b      	ldr	r3, [r3, #24]
 80032ac:	f013 0f03 	tst.w	r3, #3
 80032b0:	d079      	beq.n	80033a6 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 80032b2:	f7ff ffe6 	bl	8003282 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032b6:	2300      	movs	r3, #0
 80032b8:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80032ba:	6823      	ldr	r3, [r4, #0]
 80032bc:	691a      	ldr	r2, [r3, #16]
 80032be:	f012 0f04 	tst.w	r2, #4
 80032c2:	d012      	beq.n	80032ea <HAL_TIM_IRQHandler+0x62>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80032c4:	68da      	ldr	r2, [r3, #12]
 80032c6:	f012 0f04 	tst.w	r2, #4
 80032ca:	d00e      	beq.n	80032ea <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80032cc:	f06f 0204 	mvn.w	r2, #4
 80032d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032d2:	2302      	movs	r3, #2
 80032d4:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80032d6:	6823      	ldr	r3, [r4, #0]
 80032d8:	699b      	ldr	r3, [r3, #24]
 80032da:	f413 7f40 	tst.w	r3, #768	; 0x300
 80032de:	d068      	beq.n	80033b2 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80032e0:	4620      	mov	r0, r4
 80032e2:	f7ff ffce 	bl	8003282 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032e6:	2300      	movs	r3, #0
 80032e8:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80032ea:	6823      	ldr	r3, [r4, #0]
 80032ec:	691a      	ldr	r2, [r3, #16]
 80032ee:	f012 0f08 	tst.w	r2, #8
 80032f2:	d012      	beq.n	800331a <HAL_TIM_IRQHandler+0x92>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	f012 0f08 	tst.w	r2, #8
 80032fa:	d00e      	beq.n	800331a <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80032fc:	f06f 0208 	mvn.w	r2, #8
 8003300:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003302:	2304      	movs	r3, #4
 8003304:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8003306:	6823      	ldr	r3, [r4, #0]
 8003308:	69db      	ldr	r3, [r3, #28]
 800330a:	f013 0f03 	tst.w	r3, #3
 800330e:	d057      	beq.n	80033c0 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8003310:	4620      	mov	r0, r4
 8003312:	f7ff ffb6 	bl	8003282 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003316:	2300      	movs	r3, #0
 8003318:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800331a:	6823      	ldr	r3, [r4, #0]
 800331c:	691a      	ldr	r2, [r3, #16]
 800331e:	f012 0f10 	tst.w	r2, #16
 8003322:	d012      	beq.n	800334a <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003324:	68da      	ldr	r2, [r3, #12]
 8003326:	f012 0f10 	tst.w	r2, #16
 800332a:	d00e      	beq.n	800334a <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800332c:	f06f 0210 	mvn.w	r2, #16
 8003330:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003332:	2308      	movs	r3, #8
 8003334:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8003336:	6823      	ldr	r3, [r4, #0]
 8003338:	69db      	ldr	r3, [r3, #28]
 800333a:	f413 7f40 	tst.w	r3, #768	; 0x300
 800333e:	d046      	beq.n	80033ce <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8003340:	4620      	mov	r0, r4
 8003342:	f7ff ff9e 	bl	8003282 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003346:	2300      	movs	r3, #0
 8003348:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800334a:	6823      	ldr	r3, [r4, #0]
 800334c:	691a      	ldr	r2, [r3, #16]
 800334e:	f012 0f01 	tst.w	r2, #1
 8003352:	d003      	beq.n	800335c <HAL_TIM_IRQHandler+0xd4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003354:	68da      	ldr	r2, [r3, #12]
 8003356:	f012 0f01 	tst.w	r2, #1
 800335a:	d13f      	bne.n	80033dc <HAL_TIM_IRQHandler+0x154>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800335c:	6823      	ldr	r3, [r4, #0]
 800335e:	691a      	ldr	r2, [r3, #16]
 8003360:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003364:	d003      	beq.n	800336e <HAL_TIM_IRQHandler+0xe6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003366:	68da      	ldr	r2, [r3, #12]
 8003368:	f012 0f80 	tst.w	r2, #128	; 0x80
 800336c:	d13d      	bne.n	80033ea <HAL_TIM_IRQHandler+0x162>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800336e:	6823      	ldr	r3, [r4, #0]
 8003370:	691a      	ldr	r2, [r3, #16]
 8003372:	f412 7f80 	tst.w	r2, #256	; 0x100
 8003376:	d003      	beq.n	8003380 <HAL_TIM_IRQHandler+0xf8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003378:	68da      	ldr	r2, [r3, #12]
 800337a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800337e:	d13b      	bne.n	80033f8 <HAL_TIM_IRQHandler+0x170>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003380:	6823      	ldr	r3, [r4, #0]
 8003382:	691a      	ldr	r2, [r3, #16]
 8003384:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003388:	d003      	beq.n	8003392 <HAL_TIM_IRQHandler+0x10a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800338a:	68da      	ldr	r2, [r3, #12]
 800338c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003390:	d139      	bne.n	8003406 <HAL_TIM_IRQHandler+0x17e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003392:	6823      	ldr	r3, [r4, #0]
 8003394:	691a      	ldr	r2, [r3, #16]
 8003396:	f012 0f20 	tst.w	r2, #32
 800339a:	d003      	beq.n	80033a4 <HAL_TIM_IRQHandler+0x11c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800339c:	68da      	ldr	r2, [r3, #12]
 800339e:	f012 0f20 	tst.w	r2, #32
 80033a2:	d137      	bne.n	8003414 <HAL_TIM_IRQHandler+0x18c>
 80033a4:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033a6:	f7ff ff6b 	bl	8003280 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033aa:	4620      	mov	r0, r4
 80033ac:	f7ff ff6a 	bl	8003284 <HAL_TIM_PWM_PulseFinishedCallback>
 80033b0:	e781      	b.n	80032b6 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033b2:	4620      	mov	r0, r4
 80033b4:	f7ff ff64 	bl	8003280 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033b8:	4620      	mov	r0, r4
 80033ba:	f7ff ff63 	bl	8003284 <HAL_TIM_PWM_PulseFinishedCallback>
 80033be:	e792      	b.n	80032e6 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033c0:	4620      	mov	r0, r4
 80033c2:	f7ff ff5d 	bl	8003280 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80033c6:	4620      	mov	r0, r4
 80033c8:	f7ff ff5c 	bl	8003284 <HAL_TIM_PWM_PulseFinishedCallback>
 80033cc:	e7a3      	b.n	8003316 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ce:	4620      	mov	r0, r4
 80033d0:	f7ff ff56 	bl	8003280 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033d4:	4620      	mov	r0, r4
 80033d6:	f7ff ff55 	bl	8003284 <HAL_TIM_PWM_PulseFinishedCallback>
 80033da:	e7b4      	b.n	8003346 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033dc:	f06f 0201 	mvn.w	r2, #1
 80033e0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80033e2:	4620      	mov	r0, r4
 80033e4:	f002 f828 	bl	8005438 <HAL_TIM_PeriodElapsedCallback>
 80033e8:	e7b8      	b.n	800335c <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80033ea:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80033ee:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80033f0:	4620      	mov	r0, r4
 80033f2:	f000 f8b3 	bl	800355c <HAL_TIMEx_BreakCallback>
 80033f6:	e7ba      	b.n	800336e <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80033f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80033fc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80033fe:	4620      	mov	r0, r4
 8003400:	f000 f8ac 	bl	800355c <HAL_TIMEx_BreakCallback>
 8003404:	e7bc      	b.n	8003380 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003406:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800340a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800340c:	4620      	mov	r0, r4
 800340e:	f7ff ff3a 	bl	8003286 <HAL_TIM_TriggerCallback>
 8003412:	e7be      	b.n	8003392 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003414:	f06f 0220 	mvn.w	r2, #32
 8003418:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800341a:	4620      	mov	r0, r4
 800341c:	f000 f89d 	bl	800355a <HAL_TIMEx_CommutationCallback>
}
 8003420:	e7c0      	b.n	80033a4 <HAL_TIM_IRQHandler+0x11c>
	...

08003424 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM periheral
  * @param  Structure: TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003424:	b470      	push	{r4, r5, r6}
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
 8003426:	8803      	ldrh	r3, [r0, #0]
 8003428:	b29b      	uxth	r3, r3
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800342a:	4d38      	ldr	r5, [pc, #224]	; (800350c <TIM_Base_SetConfig+0xe8>)
 800342c:	42a8      	cmp	r0, r5
 800342e:	bf14      	ite	ne
 8003430:	2500      	movne	r5, #0
 8003432:	2501      	moveq	r5, #1
 8003434:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003438:	bf14      	ite	ne
 800343a:	462a      	movne	r2, r5
 800343c:	f045 0201 	orreq.w	r2, r5, #1
 8003440:	b9aa      	cbnz	r2, 800346e <TIM_Base_SetConfig+0x4a>
 8003442:	4c33      	ldr	r4, [pc, #204]	; (8003510 <TIM_Base_SetConfig+0xec>)
 8003444:	42a0      	cmp	r0, r4
 8003446:	bf14      	ite	ne
 8003448:	2400      	movne	r4, #0
 800344a:	2401      	moveq	r4, #1
 800344c:	4e31      	ldr	r6, [pc, #196]	; (8003514 <TIM_Base_SetConfig+0xf0>)
 800344e:	42b0      	cmp	r0, r6
 8003450:	d00d      	beq.n	800346e <TIM_Base_SetConfig+0x4a>
 8003452:	b964      	cbnz	r4, 800346e <TIM_Base_SetConfig+0x4a>
 8003454:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8003458:	f504 3482 	add.w	r4, r4, #66560	; 0x10400
 800345c:	42a0      	cmp	r0, r4
 800345e:	bf14      	ite	ne
 8003460:	2400      	movne	r4, #0
 8003462:	2401      	moveq	r4, #1
 8003464:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8003468:	42b0      	cmp	r0, r6
 800346a:	d000      	beq.n	800346e <TIM_Base_SetConfig+0x4a>
 800346c:	b11c      	cbz	r4, 8003476 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800346e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003472:	684c      	ldr	r4, [r1, #4]
 8003474:	4323      	orrs	r3, r4
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003476:	bb12      	cbnz	r2, 80034be <TIM_Base_SetConfig+0x9a>
 8003478:	4a25      	ldr	r2, [pc, #148]	; (8003510 <TIM_Base_SetConfig+0xec>)
 800347a:	4290      	cmp	r0, r2
 800347c:	bf14      	ite	ne
 800347e:	2200      	movne	r2, #0
 8003480:	2201      	moveq	r2, #1
 8003482:	4c24      	ldr	r4, [pc, #144]	; (8003514 <TIM_Base_SetConfig+0xf0>)
 8003484:	42a0      	cmp	r0, r4
 8003486:	d01a      	beq.n	80034be <TIM_Base_SetConfig+0x9a>
 8003488:	b9ca      	cbnz	r2, 80034be <TIM_Base_SetConfig+0x9a>
 800348a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800348e:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 8003492:	4290      	cmp	r0, r2
 8003494:	bf14      	ite	ne
 8003496:	2200      	movne	r2, #0
 8003498:	2201      	moveq	r2, #1
 800349a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 800349e:	42a0      	cmp	r0, r4
 80034a0:	d00d      	beq.n	80034be <TIM_Base_SetConfig+0x9a>
 80034a2:	b962      	cbnz	r2, 80034be <TIM_Base_SetConfig+0x9a>
 80034a4:	4a1c      	ldr	r2, [pc, #112]	; (8003518 <TIM_Base_SetConfig+0xf4>)
 80034a6:	4290      	cmp	r0, r2
 80034a8:	bf14      	ite	ne
 80034aa:	2200      	movne	r2, #0
 80034ac:	2201      	moveq	r2, #1
 80034ae:	f504 349a 	add.w	r4, r4, #78848	; 0x13400
 80034b2:	42a0      	cmp	r0, r4
 80034b4:	d003      	beq.n	80034be <TIM_Base_SetConfig+0x9a>
 80034b6:	b912      	cbnz	r2, 80034be <TIM_Base_SetConfig+0x9a>
 80034b8:	4a18      	ldr	r2, [pc, #96]	; (800351c <TIM_Base_SetConfig+0xf8>)
 80034ba:	4290      	cmp	r0, r2
 80034bc:	d103      	bne.n	80034c6 <TIM_Base_SetConfig+0xa2>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034c2:	68cc      	ldr	r4, [r1, #12]
 80034c4:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034ca:	694a      	ldr	r2, [r1, #20]
 80034cc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034d2:	688a      	ldr	r2, [r1, #8]
 80034d4:	62c2      	str	r2, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80034d6:	880a      	ldrh	r2, [r1, #0]
 80034d8:	8502      	strh	r2, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80034da:	4b11      	ldr	r3, [pc, #68]	; (8003520 <TIM_Base_SetConfig+0xfc>)
 80034dc:	4298      	cmp	r0, r3
 80034de:	bf14      	ite	ne
 80034e0:	462b      	movne	r3, r5
 80034e2:	f045 0301 	orreq.w	r3, r5, #1
 80034e6:	b95b      	cbnz	r3, 8003500 <TIM_Base_SetConfig+0xdc>
 80034e8:	4b0b      	ldr	r3, [pc, #44]	; (8003518 <TIM_Base_SetConfig+0xf4>)
 80034ea:	4298      	cmp	r0, r3
 80034ec:	bf14      	ite	ne
 80034ee:	2300      	movne	r3, #0
 80034f0:	2301      	moveq	r3, #1
 80034f2:	4a0c      	ldr	r2, [pc, #48]	; (8003524 <TIM_Base_SetConfig+0x100>)
 80034f4:	4290      	cmp	r0, r2
 80034f6:	d003      	beq.n	8003500 <TIM_Base_SetConfig+0xdc>
 80034f8:	b913      	cbnz	r3, 8003500 <TIM_Base_SetConfig+0xdc>
 80034fa:	4b08      	ldr	r3, [pc, #32]	; (800351c <TIM_Base_SetConfig+0xf8>)
 80034fc:	4298      	cmp	r0, r3
 80034fe:	d101      	bne.n	8003504 <TIM_Base_SetConfig+0xe0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003500:	8a0b      	ldrh	r3, [r1, #16]
 8003502:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8003504:	2301      	movs	r3, #1
 8003506:	6143      	str	r3, [r0, #20]
}
 8003508:	bc70      	pop	{r4, r5, r6}
 800350a:	4770      	bx	lr
 800350c:	40010000 	.word	0x40010000
 8003510:	40000800 	.word	0x40000800
 8003514:	40000400 	.word	0x40000400
 8003518:	40014400 	.word	0x40014400
 800351c:	40014800 	.word	0x40014800
 8003520:	40010400 	.word	0x40010400
 8003524:	40014000 	.word	0x40014000

08003528 <HAL_TIM_Base_Init>:
  if(htim == NULL)
 8003528:	b1a8      	cbz	r0, 8003556 <HAL_TIM_Base_Init+0x2e>
{ 
 800352a:	b510      	push	{r4, lr}
 800352c:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 800352e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003532:	b15b      	cbz	r3, 800354c <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 8003534:	2302      	movs	r3, #2
 8003536:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800353a:	1d21      	adds	r1, r4, #4
 800353c:	6820      	ldr	r0, [r4, #0]
 800353e:	f7ff ff71 	bl	8003424 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003542:	2301      	movs	r3, #1
 8003544:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003548:	2000      	movs	r0, #0
 800354a:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800354c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003550:	f7ff fe88 	bl	8003264 <HAL_TIM_Base_MspInit>
 8003554:	e7ee      	b.n	8003534 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003556:	2001      	movs	r0, #1
 8003558:	4770      	bx	lr

0800355a <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 800355a:	4770      	bx	lr

0800355c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800355c:	4770      	bx	lr

0800355e <makeFreeRtosPriority>:
/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
  
  if (priority != osPriorityError) {
 800355e:	2884      	cmp	r0, #132	; 0x84
 8003560:	d001      	beq.n	8003566 <makeFreeRtosPriority+0x8>
    fpriority += (priority - osPriorityIdle);
 8003562:	3003      	adds	r0, #3
 8003564:	4770      	bx	lr
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003566:	2000      	movs	r0, #0
  }
  
  return fpriority;
}
 8003568:	4770      	bx	lr

0800356a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800356a:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 800356c:	f000 fc5e 	bl	8003e2c <vTaskStartScheduler>
  
  return osOK;
}
 8003570:	2000      	movs	r0, #0
 8003572:	bd08      	pop	{r3, pc}

08003574 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003576:	b085      	sub	sp, #20
 8003578:	460f      	mov	r7, r1

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800357a:	6844      	ldr	r4, [r0, #4]
 800357c:	6805      	ldr	r5, [r0, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800357e:	6906      	ldr	r6, [r0, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003580:	f9b0 0008 	ldrsh.w	r0, [r0, #8]
 8003584:	f7ff ffeb 	bl	800355e <makeFreeRtosPriority>
 8003588:	ab03      	add	r3, sp, #12
 800358a:	9301      	str	r3, [sp, #4]
 800358c:	9000      	str	r0, [sp, #0]
 800358e:	463b      	mov	r3, r7
 8003590:	b2b2      	uxth	r2, r6
 8003592:	4629      	mov	r1, r5
 8003594:	4620      	mov	r0, r4
 8003596:	f000 fc17 	bl	8003dc8 <xTaskCreate>
 800359a:	2801      	cmp	r0, #1
 800359c:	d102      	bne.n	80035a4 <osThreadCreate+0x30>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800359e:	9803      	ldr	r0, [sp, #12]
}
 80035a0:	b005      	add	sp, #20
 80035a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return NULL;
 80035a4:	2000      	movs	r0, #0
 80035a6:	e7fb      	b.n	80035a0 <osThreadCreate+0x2c>

080035a8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80035a8:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80035aa:	4603      	mov	r3, r0
 80035ac:	b900      	cbnz	r0, 80035b0 <osDelay+0x8>
 80035ae:	2301      	movs	r3, #1
 80035b0:	4618      	mov	r0, r3
 80035b2:	f000 fd97 	bl	80040e4 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80035b6:	2000      	movs	r0, #0
 80035b8:	bd08      	pop	{r3, pc}

080035ba <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80035ba:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80035bc:	f000 fe4e 	bl	800425c <xTaskGetSchedulerState>
 80035c0:	2801      	cmp	r0, #1
 80035c2:	d001      	beq.n	80035c8 <osSystickHandler+0xe>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 80035c4:	f000 f91e 	bl	8003804 <xPortSysTickHandler>
 80035c8:	bd08      	pop	{r3, pc}

080035ca <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80035ca:	f100 0308 	add.w	r3, r0, #8
 80035ce:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80035d0:	f04f 32ff 	mov.w	r2, #4294967295
 80035d4:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80035d6:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80035d8:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80035da:	2300      	movs	r3, #0
 80035dc:	6003      	str	r3, [r0, #0]
 80035de:	4770      	bx	lr

080035e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80035e0:	2300      	movs	r3, #0
 80035e2:	6103      	str	r3, [r0, #16]
 80035e4:	4770      	bx	lr

080035e6 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80035e6:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80035e8:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80035ea:	689a      	ldr	r2, [r3, #8]
 80035ec:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80035ee:	689a      	ldr	r2, [r3, #8]
 80035f0:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80035f2:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80035f4:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80035f6:	6803      	ldr	r3, [r0, #0]
 80035f8:	3301      	adds	r3, #1
 80035fa:	6003      	str	r3, [r0, #0]
 80035fc:	4770      	bx	lr

080035fe <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80035fe:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003600:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003602:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003606:	d002      	beq.n	800360e <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003608:	f100 0208 	add.w	r2, r0, #8
 800360c:	e002      	b.n	8003614 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
 800360e:	6902      	ldr	r2, [r0, #16]
 8003610:	e004      	b.n	800361c <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003612:	461a      	mov	r2, r3
 8003614:	6853      	ldr	r3, [r2, #4]
 8003616:	681c      	ldr	r4, [r3, #0]
 8003618:	42a5      	cmp	r5, r4
 800361a:	d2fa      	bcs.n	8003612 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800361c:	6853      	ldr	r3, [r2, #4]
 800361e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003620:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003622:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8003624:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003626:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003628:	6803      	ldr	r3, [r0, #0]
 800362a:	3301      	adds	r3, #1
 800362c:	6003      	str	r3, [r0, #0]
}
 800362e:	bc30      	pop	{r4, r5}
 8003630:	4770      	bx	lr

08003632 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003632:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003634:	6842      	ldr	r2, [r0, #4]
 8003636:	6881      	ldr	r1, [r0, #8]
 8003638:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800363a:	6882      	ldr	r2, [r0, #8]
 800363c:	6841      	ldr	r1, [r0, #4]
 800363e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003640:	685a      	ldr	r2, [r3, #4]
 8003642:	4290      	cmp	r0, r2
 8003644:	d005      	beq.n	8003652 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003646:	2200      	movs	r2, #0
 8003648:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800364a:	6818      	ldr	r0, [r3, #0]
 800364c:	3801      	subs	r0, #1
 800364e:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8003650:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003652:	6882      	ldr	r2, [r0, #8]
 8003654:	605a      	str	r2, [r3, #4]
 8003656:	e7f6      	b.n	8003646 <uxListRemove+0x14>

08003658 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003658:	4b0d      	ldr	r3, [pc, #52]	; (8003690 <prvTaskExitError+0x38>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003660:	d00a      	beq.n	8003678 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003666:	b672      	cpsid	i
 8003668:	f383 8811 	msr	BASEPRI, r3
 800366c:	f3bf 8f6f 	isb	sy
 8003670:	f3bf 8f4f 	dsb	sy
 8003674:	b662      	cpsie	i
 8003676:	e7fe      	b.n	8003676 <prvTaskExitError+0x1e>
 8003678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800367c:	b672      	cpsid	i
 800367e:	f383 8811 	msr	BASEPRI, r3
 8003682:	f3bf 8f6f 	isb	sy
 8003686:	f3bf 8f4f 	dsb	sy
 800368a:	b662      	cpsie	i
 800368c:	e7fe      	b.n	800368c <prvTaskExitError+0x34>
 800368e:	bf00      	nop
 8003690:	20000004 	.word	0x20000004

08003694 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003694:	4806      	ldr	r0, [pc, #24]	; (80036b0 <prvPortStartFirstTask+0x1c>)
 8003696:	6800      	ldr	r0, [r0, #0]
 8003698:	6800      	ldr	r0, [r0, #0]
 800369a:	f380 8808 	msr	MSP, r0
 800369e:	b662      	cpsie	i
 80036a0:	b661      	cpsie	f
 80036a2:	f3bf 8f4f 	dsb	sy
 80036a6:	f3bf 8f6f 	isb	sy
 80036aa:	df00      	svc	0
 80036ac:	bf00      	nop
 80036ae:	0000      	.short	0x0000
 80036b0:	e000ed08 	.word	0xe000ed08

080036b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80036b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80036c4 <vPortEnableVFP+0x10>
 80036b8:	6801      	ldr	r1, [r0, #0]
 80036ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80036be:	6001      	str	r1, [r0, #0]
 80036c0:	4770      	bx	lr
 80036c2:	0000      	.short	0x0000
 80036c4:	e000ed88 	.word	0xe000ed88

080036c8 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80036c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036cc:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80036d0:	f021 0101 	bic.w	r1, r1, #1
 80036d4:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80036d8:	4b05      	ldr	r3, [pc, #20]	; (80036f0 <pxPortInitialiseStack+0x28>)
 80036da:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80036de:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80036e2:	f06f 0302 	mvn.w	r3, #2
 80036e6:	f840 3c24 	str.w	r3, [r0, #-36]
}
 80036ea:	3844      	subs	r0, #68	; 0x44
 80036ec:	4770      	bx	lr
 80036ee:	bf00      	nop
 80036f0:	08003659 	.word	0x08003659
	...

08003700 <SVC_Handler>:
	__asm volatile (
 8003700:	4b07      	ldr	r3, [pc, #28]	; (8003720 <pxCurrentTCBConst2>)
 8003702:	6819      	ldr	r1, [r3, #0]
 8003704:	6808      	ldr	r0, [r1, #0]
 8003706:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800370a:	f380 8809 	msr	PSP, r0
 800370e:	f3bf 8f6f 	isb	sy
 8003712:	f04f 0000 	mov.w	r0, #0
 8003716:	f380 8811 	msr	BASEPRI, r0
 800371a:	4770      	bx	lr
 800371c:	f3af 8000 	nop.w

08003720 <pxCurrentTCBConst2>:
 8003720:	20003dec 	.word	0x20003dec

08003724 <vPortEnterCritical>:
 8003724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003728:	b672      	cpsid	i
 800372a:	f383 8811 	msr	BASEPRI, r3
 800372e:	f3bf 8f6f 	isb	sy
 8003732:	f3bf 8f4f 	dsb	sy
 8003736:	b662      	cpsie	i
	uxCriticalNesting++;
 8003738:	4a0b      	ldr	r2, [pc, #44]	; (8003768 <vPortEnterCritical+0x44>)
 800373a:	6813      	ldr	r3, [r2, #0]
 800373c:	3301      	adds	r3, #1
 800373e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8003740:	2b01      	cmp	r3, #1
 8003742:	d10f      	bne.n	8003764 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003744:	4b09      	ldr	r3, [pc, #36]	; (800376c <vPortEnterCritical+0x48>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f013 0fff 	tst.w	r3, #255	; 0xff
 800374c:	d00a      	beq.n	8003764 <vPortEnterCritical+0x40>
 800374e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003752:	b672      	cpsid	i
 8003754:	f383 8811 	msr	BASEPRI, r3
 8003758:	f3bf 8f6f 	isb	sy
 800375c:	f3bf 8f4f 	dsb	sy
 8003760:	b662      	cpsie	i
 8003762:	e7fe      	b.n	8003762 <vPortEnterCritical+0x3e>
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	20000004 	.word	0x20000004
 800376c:	e000ed04 	.word	0xe000ed04

08003770 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8003770:	4b0a      	ldr	r3, [pc, #40]	; (800379c <vPortExitCritical+0x2c>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	b953      	cbnz	r3, 800378c <vPortExitCritical+0x1c>
 8003776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800377a:	b672      	cpsid	i
 800377c:	f383 8811 	msr	BASEPRI, r3
 8003780:	f3bf 8f6f 	isb	sy
 8003784:	f3bf 8f4f 	dsb	sy
 8003788:	b662      	cpsie	i
 800378a:	e7fe      	b.n	800378a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 800378c:	3b01      	subs	r3, #1
 800378e:	4a03      	ldr	r2, [pc, #12]	; (800379c <vPortExitCritical+0x2c>)
 8003790:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003792:	b90b      	cbnz	r3, 8003798 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003794:	f383 8811 	msr	BASEPRI, r3
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	20000004 	.word	0x20000004

080037a0 <PendSV_Handler>:
	__asm volatile
 80037a0:	f3ef 8009 	mrs	r0, PSP
 80037a4:	f3bf 8f6f 	isb	sy
 80037a8:	4b15      	ldr	r3, [pc, #84]	; (8003800 <pxCurrentTCBConst>)
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	f01e 0f10 	tst.w	lr, #16
 80037b0:	bf08      	it	eq
 80037b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80037b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037ba:	6010      	str	r0, [r2, #0]
 80037bc:	f84d 3d04 	str.w	r3, [sp, #-4]!
 80037c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80037c4:	b672      	cpsid	i
 80037c6:	f380 8811 	msr	BASEPRI, r0
 80037ca:	f3bf 8f4f 	dsb	sy
 80037ce:	f3bf 8f6f 	isb	sy
 80037d2:	b662      	cpsie	i
 80037d4:	f000 fcf2 	bl	80041bc <vTaskSwitchContext>
 80037d8:	f04f 0000 	mov.w	r0, #0
 80037dc:	f380 8811 	msr	BASEPRI, r0
 80037e0:	bc08      	pop	{r3}
 80037e2:	6819      	ldr	r1, [r3, #0]
 80037e4:	6808      	ldr	r0, [r1, #0]
 80037e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037ea:	f01e 0f10 	tst.w	lr, #16
 80037ee:	bf08      	it	eq
 80037f0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80037f4:	f380 8809 	msr	PSP, r0
 80037f8:	f3bf 8f6f 	isb	sy
 80037fc:	4770      	bx	lr
 80037fe:	bf00      	nop

08003800 <pxCurrentTCBConst>:
 8003800:	20003dec 	.word	0x20003dec

08003804 <xPortSysTickHandler>:
{
 8003804:	b508      	push	{r3, lr}
	__asm volatile
 8003806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800380a:	b672      	cpsid	i
 800380c:	f383 8811 	msr	BASEPRI, r3
 8003810:	f3bf 8f6f 	isb	sy
 8003814:	f3bf 8f4f 	dsb	sy
 8003818:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 800381a:	f000 fb51 	bl	8003ec0 <xTaskIncrementTick>
 800381e:	b118      	cbz	r0, 8003828 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003820:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003824:	4b02      	ldr	r3, [pc, #8]	; (8003830 <xPortSysTickHandler+0x2c>)
 8003826:	601a      	str	r2, [r3, #0]
	__asm volatile
 8003828:	2300      	movs	r3, #0
 800382a:	f383 8811 	msr	BASEPRI, r3
 800382e:	bd08      	pop	{r3, pc}
 8003830:	e000ed04 	.word	0xe000ed04

08003834 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003834:	4b06      	ldr	r3, [pc, #24]	; (8003850 <vPortSetupTimerInterrupt+0x1c>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a06      	ldr	r2, [pc, #24]	; (8003854 <vPortSetupTimerInterrupt+0x20>)
 800383a:	fba2 2303 	umull	r2, r3, r2, r3
 800383e:	099b      	lsrs	r3, r3, #6
 8003840:	3b01      	subs	r3, #1
 8003842:	4a05      	ldr	r2, [pc, #20]	; (8003858 <vPortSetupTimerInterrupt+0x24>)
 8003844:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003846:	2207      	movs	r2, #7
 8003848:	4b04      	ldr	r3, [pc, #16]	; (800385c <vPortSetupTimerInterrupt+0x28>)
 800384a:	601a      	str	r2, [r3, #0]
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	20000008 	.word	0x20000008
 8003854:	10624dd3 	.word	0x10624dd3
 8003858:	e000e014 	.word	0xe000e014
 800385c:	e000e010 	.word	0xe000e010

08003860 <xPortStartScheduler>:
{
 8003860:	b500      	push	{lr}
 8003862:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003864:	4b22      	ldr	r3, [pc, #136]	; (80038f0 <xPortStartScheduler+0x90>)
 8003866:	781a      	ldrb	r2, [r3, #0]
 8003868:	b2d2      	uxtb	r2, r2
 800386a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800386c:	22ff      	movs	r2, #255	; 0xff
 800386e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	b2db      	uxtb	r3, r3
 8003874:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003878:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800387c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003880:	4a1c      	ldr	r2, [pc, #112]	; (80038f4 <xPortStartScheduler+0x94>)
 8003882:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003884:	2207      	movs	r2, #7
 8003886:	4b1c      	ldr	r3, [pc, #112]	; (80038f8 <xPortStartScheduler+0x98>)
 8003888:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800388a:	e009      	b.n	80038a0 <xPortStartScheduler+0x40>
			ulMaxPRIGROUPValue--;
 800388c:	4a1a      	ldr	r2, [pc, #104]	; (80038f8 <xPortStartScheduler+0x98>)
 800388e:	6813      	ldr	r3, [r2, #0]
 8003890:	3b01      	subs	r3, #1
 8003892:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003894:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003898:	005b      	lsls	r3, r3, #1
 800389a:	b2db      	uxtb	r3, r3
 800389c:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80038a0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80038a4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80038a8:	d1f0      	bne.n	800388c <xPortStartScheduler+0x2c>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80038aa:	4a13      	ldr	r2, [pc, #76]	; (80038f8 <xPortStartScheduler+0x98>)
 80038ac:	6813      	ldr	r3, [r2, #0]
 80038ae:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80038b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80038b4:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80038b6:	9b01      	ldr	r3, [sp, #4]
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	4a0d      	ldr	r2, [pc, #52]	; (80038f0 <xPortStartScheduler+0x90>)
 80038bc:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80038be:	4b0f      	ldr	r3, [pc, #60]	; (80038fc <xPortStartScheduler+0x9c>)
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80038c6:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80038ce:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80038d0:	f7ff ffb0 	bl	8003834 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80038d4:	2200      	movs	r2, #0
 80038d6:	4b0a      	ldr	r3, [pc, #40]	; (8003900 <xPortStartScheduler+0xa0>)
 80038d8:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 80038da:	f7ff feeb 	bl	80036b4 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80038de:	4a09      	ldr	r2, [pc, #36]	; (8003904 <xPortStartScheduler+0xa4>)
 80038e0:	6813      	ldr	r3, [r2, #0]
 80038e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80038e6:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 80038e8:	f7ff fed4 	bl	8003694 <prvPortStartFirstTask>
	prvTaskExitError();
 80038ec:	f7ff feb4 	bl	8003658 <prvTaskExitError>
 80038f0:	e000e400 	.word	0xe000e400
 80038f4:	200001cc 	.word	0x200001cc
 80038f8:	200001d0 	.word	0x200001d0
 80038fc:	e000ed20 	.word	0xe000ed20
 8003900:	20000004 	.word	0x20000004
 8003904:	e000ef34 	.word	0xe000ef34

08003908 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003908:	4a12      	ldr	r2, [pc, #72]	; (8003954 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800390a:	f012 0f07 	tst.w	r2, #7
 800390e:	d01e      	beq.n	800394e <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003910:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003912:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003916:	f5c1 5370 	rsb	r3, r1, #15360	; 0x3c00
 800391a:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800391c:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800391e:	480e      	ldr	r0, [pc, #56]	; (8003958 <prvHeapInit+0x50>)
 8003920:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003922:	2100      	movs	r1, #0
 8003924:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003926:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8003928:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800392a:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 800392e:	480b      	ldr	r0, [pc, #44]	; (800395c <prvHeapInit+0x54>)
 8003930:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8003932:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003934:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003936:	1a99      	subs	r1, r3, r2
 8003938:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800393a:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800393c:	4b08      	ldr	r3, [pc, #32]	; (8003960 <prvHeapInit+0x58>)
 800393e:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003940:	4b08      	ldr	r3, [pc, #32]	; (8003964 <prvHeapInit+0x5c>)
 8003942:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003944:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003948:	4b07      	ldr	r3, [pc, #28]	; (8003968 <prvHeapInit+0x60>)
 800394a:	601a      	str	r2, [r3, #0]
 800394c:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800394e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003952:	e7e4      	b.n	800391e <prvHeapInit+0x16>
 8003954:	200001d8 	.word	0x200001d8
 8003958:	20003de4 	.word	0x20003de4
 800395c:	200001d4 	.word	0x200001d4
 8003960:	20003de0 	.word	0x20003de0
 8003964:	20003ddc 	.word	0x20003ddc
 8003968:	20003dd8 	.word	0x20003dd8

0800396c <prvInsertBlockIntoFreeList>:
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800396c:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800396e:	4b13      	ldr	r3, [pc, #76]	; (80039bc <prvInsertBlockIntoFreeList+0x50>)
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	4282      	cmp	r2, r0
 8003974:	d31b      	bcc.n	80039ae <prvInsertBlockIntoFreeList+0x42>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003976:	6859      	ldr	r1, [r3, #4]
 8003978:	185c      	adds	r4, r3, r1
 800397a:	42a0      	cmp	r0, r4
 800397c:	d103      	bne.n	8003986 <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800397e:	6840      	ldr	r0, [r0, #4]
 8003980:	4401      	add	r1, r0
 8003982:	6059      	str	r1, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003984:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003986:	6841      	ldr	r1, [r0, #4]
 8003988:	1844      	adds	r4, r0, r1
 800398a:	42a2      	cmp	r2, r4
 800398c:	d113      	bne.n	80039b6 <prvInsertBlockIntoFreeList+0x4a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800398e:	4c0c      	ldr	r4, [pc, #48]	; (80039c0 <prvInsertBlockIntoFreeList+0x54>)
 8003990:	6824      	ldr	r4, [r4, #0]
 8003992:	42a2      	cmp	r2, r4
 8003994:	d00d      	beq.n	80039b2 <prvInsertBlockIntoFreeList+0x46>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003996:	6852      	ldr	r2, [r2, #4]
 8003998:	4411      	add	r1, r2
 800399a:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	6812      	ldr	r2, [r2, #0]
 80039a0:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80039a2:	4298      	cmp	r0, r3
 80039a4:	d000      	beq.n	80039a8 <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80039a6:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80039a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80039ac:	4770      	bx	lr
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80039ae:	4613      	mov	r3, r2
 80039b0:	e7de      	b.n	8003970 <prvInsertBlockIntoFreeList+0x4>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80039b2:	6004      	str	r4, [r0, #0]
 80039b4:	e7f5      	b.n	80039a2 <prvInsertBlockIntoFreeList+0x36>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80039b6:	6002      	str	r2, [r0, #0]
 80039b8:	e7f3      	b.n	80039a2 <prvInsertBlockIntoFreeList+0x36>
 80039ba:	bf00      	nop
 80039bc:	20003de4 	.word	0x20003de4
 80039c0:	200001d4 	.word	0x200001d4

080039c4 <pvPortMalloc>:
{
 80039c4:	b570      	push	{r4, r5, r6, lr}
 80039c6:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80039c8:	f000 fa72 	bl	8003eb0 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80039cc:	4b3d      	ldr	r3, [pc, #244]	; (8003ac4 <pvPortMalloc+0x100>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	b1cb      	cbz	r3, 8003a06 <pvPortMalloc+0x42>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80039d2:	4b3d      	ldr	r3, [pc, #244]	; (8003ac8 <pvPortMalloc+0x104>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	421c      	tst	r4, r3
 80039d8:	d169      	bne.n	8003aae <pvPortMalloc+0xea>
			if( xWantedSize > 0 )
 80039da:	b1bc      	cbz	r4, 8003a0c <pvPortMalloc+0x48>
				xWantedSize += xHeapStructSize;
 80039dc:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80039de:	f014 0f07 	tst.w	r4, #7
 80039e2:	d013      	beq.n	8003a0c <pvPortMalloc+0x48>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80039e4:	f024 0407 	bic.w	r4, r4, #7
 80039e8:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80039ea:	f004 0307 	and.w	r3, r4, #7
 80039ee:	b16b      	cbz	r3, 8003a0c <pvPortMalloc+0x48>
	__asm volatile
 80039f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039f4:	b672      	cpsid	i
 80039f6:	f383 8811 	msr	BASEPRI, r3
 80039fa:	f3bf 8f6f 	isb	sy
 80039fe:	f3bf 8f4f 	dsb	sy
 8003a02:	b662      	cpsie	i
 8003a04:	e7fe      	b.n	8003a04 <pvPortMalloc+0x40>
			prvHeapInit();
 8003a06:	f7ff ff7f 	bl	8003908 <prvHeapInit>
 8003a0a:	e7e2      	b.n	80039d2 <pvPortMalloc+0xe>
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003a0c:	2c00      	cmp	r4, #0
 8003a0e:	d050      	beq.n	8003ab2 <pvPortMalloc+0xee>
 8003a10:	4b2e      	ldr	r3, [pc, #184]	; (8003acc <pvPortMalloc+0x108>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	429c      	cmp	r4, r3
 8003a16:	d84e      	bhi.n	8003ab6 <pvPortMalloc+0xf2>
				pxBlock = xStart.pxNextFreeBlock;
 8003a18:	4b2d      	ldr	r3, [pc, #180]	; (8003ad0 <pvPortMalloc+0x10c>)
 8003a1a:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003a1c:	e001      	b.n	8003a22 <pvPortMalloc+0x5e>
					pxPreviousBlock = pxBlock;
 8003a1e:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
 8003a20:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003a22:	686a      	ldr	r2, [r5, #4]
 8003a24:	4294      	cmp	r4, r2
 8003a26:	d902      	bls.n	8003a2e <pvPortMalloc+0x6a>
 8003a28:	682a      	ldr	r2, [r5, #0]
 8003a2a:	2a00      	cmp	r2, #0
 8003a2c:	d1f7      	bne.n	8003a1e <pvPortMalloc+0x5a>
				if( pxBlock != pxEnd )
 8003a2e:	4a25      	ldr	r2, [pc, #148]	; (8003ac4 <pvPortMalloc+0x100>)
 8003a30:	6812      	ldr	r2, [r2, #0]
 8003a32:	4295      	cmp	r5, r2
 8003a34:	d041      	beq.n	8003aba <pvPortMalloc+0xf6>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003a36:	681e      	ldr	r6, [r3, #0]
 8003a38:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003a3a:	682a      	ldr	r2, [r5, #0]
 8003a3c:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003a3e:	686b      	ldr	r3, [r5, #4]
 8003a40:	1b1b      	subs	r3, r3, r4
 8003a42:	2b10      	cmp	r3, #16
 8003a44:	d912      	bls.n	8003a6c <pvPortMalloc+0xa8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003a46:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003a48:	f010 0f07 	tst.w	r0, #7
 8003a4c:	d00a      	beq.n	8003a64 <pvPortMalloc+0xa0>
 8003a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a52:	b672      	cpsid	i
 8003a54:	f383 8811 	msr	BASEPRI, r3
 8003a58:	f3bf 8f6f 	isb	sy
 8003a5c:	f3bf 8f4f 	dsb	sy
 8003a60:	b662      	cpsie	i
 8003a62:	e7fe      	b.n	8003a62 <pvPortMalloc+0x9e>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003a64:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003a66:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003a68:	f7ff ff80 	bl	800396c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003a6c:	686a      	ldr	r2, [r5, #4]
 8003a6e:	4917      	ldr	r1, [pc, #92]	; (8003acc <pvPortMalloc+0x108>)
 8003a70:	680b      	ldr	r3, [r1, #0]
 8003a72:	1a9b      	subs	r3, r3, r2
 8003a74:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003a76:	4917      	ldr	r1, [pc, #92]	; (8003ad4 <pvPortMalloc+0x110>)
 8003a78:	6809      	ldr	r1, [r1, #0]
 8003a7a:	428b      	cmp	r3, r1
 8003a7c:	d201      	bcs.n	8003a82 <pvPortMalloc+0xbe>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003a7e:	4915      	ldr	r1, [pc, #84]	; (8003ad4 <pvPortMalloc+0x110>)
 8003a80:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003a82:	4b11      	ldr	r3, [pc, #68]	; (8003ac8 <pvPortMalloc+0x104>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8003a8e:	f000 faa9 	bl	8003fe4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003a92:	f016 0f07 	tst.w	r6, #7
 8003a96:	d012      	beq.n	8003abe <pvPortMalloc+0xfa>
 8003a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a9c:	b672      	cpsid	i
 8003a9e:	f383 8811 	msr	BASEPRI, r3
 8003aa2:	f3bf 8f6f 	isb	sy
 8003aa6:	f3bf 8f4f 	dsb	sy
 8003aaa:	b662      	cpsie	i
 8003aac:	e7fe      	b.n	8003aac <pvPortMalloc+0xe8>
void *pvReturn = NULL;
 8003aae:	2600      	movs	r6, #0
 8003ab0:	e7ed      	b.n	8003a8e <pvPortMalloc+0xca>
 8003ab2:	2600      	movs	r6, #0
 8003ab4:	e7eb      	b.n	8003a8e <pvPortMalloc+0xca>
 8003ab6:	2600      	movs	r6, #0
 8003ab8:	e7e9      	b.n	8003a8e <pvPortMalloc+0xca>
 8003aba:	2600      	movs	r6, #0
 8003abc:	e7e7      	b.n	8003a8e <pvPortMalloc+0xca>
}
 8003abe:	4630      	mov	r0, r6
 8003ac0:	bd70      	pop	{r4, r5, r6, pc}
 8003ac2:	bf00      	nop
 8003ac4:	200001d4 	.word	0x200001d4
 8003ac8:	20003dd8 	.word	0x20003dd8
 8003acc:	20003ddc 	.word	0x20003ddc
 8003ad0:	20003de4 	.word	0x20003de4
 8003ad4:	20003de0 	.word	0x20003de0

08003ad8 <vPortFree>:
	if( pv != NULL )
 8003ad8:	2800      	cmp	r0, #0
 8003ada:	d034      	beq.n	8003b46 <vPortFree+0x6e>
{
 8003adc:	b538      	push	{r3, r4, r5, lr}
 8003ade:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 8003ae0:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003ae4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8003ae8:	4917      	ldr	r1, [pc, #92]	; (8003b48 <vPortFree+0x70>)
 8003aea:	6809      	ldr	r1, [r1, #0]
 8003aec:	420a      	tst	r2, r1
 8003aee:	d10a      	bne.n	8003b06 <vPortFree+0x2e>
 8003af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003af4:	b672      	cpsid	i
 8003af6:	f383 8811 	msr	BASEPRI, r3
 8003afa:	f3bf 8f6f 	isb	sy
 8003afe:	f3bf 8f4f 	dsb	sy
 8003b02:	b662      	cpsie	i
 8003b04:	e7fe      	b.n	8003b04 <vPortFree+0x2c>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003b06:	f850 0c08 	ldr.w	r0, [r0, #-8]
 8003b0a:	b150      	cbz	r0, 8003b22 <vPortFree+0x4a>
 8003b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b10:	b672      	cpsid	i
 8003b12:	f383 8811 	msr	BASEPRI, r3
 8003b16:	f3bf 8f6f 	isb	sy
 8003b1a:	f3bf 8f4f 	dsb	sy
 8003b1e:	b662      	cpsie	i
 8003b20:	e7fe      	b.n	8003b20 <vPortFree+0x48>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003b22:	ea22 0201 	bic.w	r2, r2, r1
 8003b26:	f844 2c04 	str.w	r2, [r4, #-4]
				vTaskSuspendAll();
 8003b2a:	f000 f9c1 	bl	8003eb0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003b2e:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8003b32:	4a06      	ldr	r2, [pc, #24]	; (8003b4c <vPortFree+0x74>)
 8003b34:	6813      	ldr	r3, [r2, #0]
 8003b36:	440b      	add	r3, r1
 8003b38:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003b3a:	4628      	mov	r0, r5
 8003b3c:	f7ff ff16 	bl	800396c <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 8003b40:	f000 fa50 	bl	8003fe4 <xTaskResumeAll>
 8003b44:	bd38      	pop	{r3, r4, r5, pc}
 8003b46:	4770      	bx	lr
 8003b48:	20003dd8 	.word	0x20003dd8
 8003b4c:	20003ddc 	.word	0x20003ddc

08003b50 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b50:	4b0a      	ldr	r3, [pc, #40]	; (8003b7c <prvResetNextTaskUnblockTime+0x2c>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	b94b      	cbnz	r3, 8003b6c <prvResetNextTaskUnblockTime+0x1c>
 8003b58:	2301      	movs	r3, #1
 8003b5a:	b94b      	cbnz	r3, 8003b70 <prvResetNextTaskUnblockTime+0x20>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003b5c:	4b07      	ldr	r3, [pc, #28]	; (8003b7c <prvResetNextTaskUnblockTime+0x2c>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003b64:	685a      	ldr	r2, [r3, #4]
 8003b66:	4b06      	ldr	r3, [pc, #24]	; (8003b80 <prvResetNextTaskUnblockTime+0x30>)
 8003b68:	601a      	str	r2, [r3, #0]
 8003b6a:	4770      	bx	lr
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	e7f4      	b.n	8003b5a <prvResetNextTaskUnblockTime+0xa>
		xNextTaskUnblockTime = portMAX_DELAY;
 8003b70:	f04f 32ff 	mov.w	r2, #4294967295
 8003b74:	4b02      	ldr	r3, [pc, #8]	; (8003b80 <prvResetNextTaskUnblockTime+0x30>)
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	20003df0 	.word	0x20003df0
 8003b80:	20003ec8 	.word	0x20003ec8

08003b84 <prvDeleteTCB>:
	{
 8003b84:	b510      	push	{r4, lr}
 8003b86:	4604      	mov	r4, r0
			vPortFree( pxTCB->pxStack );
 8003b88:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8003b8a:	f7ff ffa5 	bl	8003ad8 <vPortFree>
			vPortFree( pxTCB );
 8003b8e:	4620      	mov	r0, r4
 8003b90:	f7ff ffa2 	bl	8003ad8 <vPortFree>
 8003b94:	bd10      	pop	{r4, pc}

08003b96 <prvInitialiseNewTask>:
{
 8003b96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b9a:	4680      	mov	r8, r0
 8003b9c:	4699      	mov	r9, r3
 8003b9e:	9d08      	ldr	r5, [sp, #32]
 8003ba0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8003ba2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003ba4:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8003ba6:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8003baa:	4413      	add	r3, r2
 8003bac:	eb06 0683 	add.w	r6, r6, r3, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003bb0:	f026 0607 	bic.w	r6, r6, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	2b0f      	cmp	r3, #15
 8003bb8:	d807      	bhi.n	8003bca <prvInitialiseNewTask+0x34>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003bba:	5cc8      	ldrb	r0, [r1, r3]
 8003bbc:	18e2      	adds	r2, r4, r3
 8003bbe:	f882 0034 	strb.w	r0, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
 8003bc2:	5cca      	ldrb	r2, [r1, r3]
 8003bc4:	b10a      	cbz	r2, 8003bca <prvInitialiseNewTask+0x34>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003bc6:	3301      	adds	r3, #1
 8003bc8:	e7f5      	b.n	8003bb6 <prvInitialiseNewTask+0x20>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003bca:	2300      	movs	r3, #0
 8003bcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003bd0:	2d06      	cmp	r5, #6
 8003bd2:	d900      	bls.n	8003bd6 <prvInitialiseNewTask+0x40>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003bd4:	2506      	movs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 8003bd6:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8003bd8:	6465      	str	r5, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003bda:	f04f 0a00 	mov.w	sl, #0
 8003bde:	f8c4 a048 	str.w	sl, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003be2:	1d20      	adds	r0, r4, #4
 8003be4:	f7ff fcfc 	bl	80035e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003be8:	f104 0018 	add.w	r0, r4, #24
 8003bec:	f7ff fcf8 	bl	80035e0 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003bf0:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003bf2:	f1c5 0507 	rsb	r5, r5, #7
 8003bf6:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003bf8:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8003bfa:	f8c4 a04c 	str.w	sl, [r4, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003bfe:	f884 a050 	strb.w	sl, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003c02:	464a      	mov	r2, r9
 8003c04:	4641      	mov	r1, r8
 8003c06:	4630      	mov	r0, r6
 8003c08:	f7ff fd5e 	bl	80036c8 <pxPortInitialiseStack>
 8003c0c:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8003c0e:	b107      	cbz	r7, 8003c12 <prvInitialiseNewTask+0x7c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003c10:	603c      	str	r4, [r7, #0]
 8003c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08003c18 <prvInitialiseTaskLists>:
{
 8003c18:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003c1a:	2400      	movs	r4, #0
 8003c1c:	e007      	b.n	8003c2e <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003c1e:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8003c22:	0093      	lsls	r3, r2, #2
 8003c24:	480e      	ldr	r0, [pc, #56]	; (8003c60 <prvInitialiseTaskLists+0x48>)
 8003c26:	4418      	add	r0, r3
 8003c28:	f7ff fccf 	bl	80035ca <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003c2c:	3401      	adds	r4, #1
 8003c2e:	2c06      	cmp	r4, #6
 8003c30:	d9f5      	bls.n	8003c1e <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 8003c32:	4d0c      	ldr	r5, [pc, #48]	; (8003c64 <prvInitialiseTaskLists+0x4c>)
 8003c34:	4628      	mov	r0, r5
 8003c36:	f7ff fcc8 	bl	80035ca <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003c3a:	4c0b      	ldr	r4, [pc, #44]	; (8003c68 <prvInitialiseTaskLists+0x50>)
 8003c3c:	4620      	mov	r0, r4
 8003c3e:	f7ff fcc4 	bl	80035ca <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003c42:	480a      	ldr	r0, [pc, #40]	; (8003c6c <prvInitialiseTaskLists+0x54>)
 8003c44:	f7ff fcc1 	bl	80035ca <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8003c48:	4809      	ldr	r0, [pc, #36]	; (8003c70 <prvInitialiseTaskLists+0x58>)
 8003c4a:	f7ff fcbe 	bl	80035ca <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8003c4e:	4809      	ldr	r0, [pc, #36]	; (8003c74 <prvInitialiseTaskLists+0x5c>)
 8003c50:	f7ff fcbb 	bl	80035ca <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8003c54:	4b08      	ldr	r3, [pc, #32]	; (8003c78 <prvInitialiseTaskLists+0x60>)
 8003c56:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003c58:	4b08      	ldr	r3, [pc, #32]	; (8003c7c <prvInitialiseTaskLists+0x64>)
 8003c5a:	601c      	str	r4, [r3, #0]
 8003c5c:	bd38      	pop	{r3, r4, r5, pc}
 8003c5e:	bf00      	nop
 8003c60:	20003df8 	.word	0x20003df8
 8003c64:	20003e9c 	.word	0x20003e9c
 8003c68:	20003eb0 	.word	0x20003eb0
 8003c6c:	20003ed0 	.word	0x20003ed0
 8003c70:	20003efc 	.word	0x20003efc
 8003c74:	20003ee8 	.word	0x20003ee8
 8003c78:	20003df0 	.word	0x20003df0
 8003c7c:	20003df4 	.word	0x20003df4

08003c80 <prvAddNewTaskToReadyList>:
{
 8003c80:	b510      	push	{r4, lr}
 8003c82:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8003c84:	f7ff fd4e 	bl	8003724 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8003c88:	4a20      	ldr	r2, [pc, #128]	; (8003d0c <prvAddNewTaskToReadyList+0x8c>)
 8003c8a:	6813      	ldr	r3, [r2, #0]
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003c90:	4b1f      	ldr	r3, [pc, #124]	; (8003d10 <prvAddNewTaskToReadyList+0x90>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d031      	beq.n	8003cfc <prvAddNewTaskToReadyList+0x7c>
			if( xSchedulerRunning == pdFALSE )
 8003c98:	4b1e      	ldr	r3, [pc, #120]	; (8003d14 <prvAddNewTaskToReadyList+0x94>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	b93b      	cbnz	r3, 8003cae <prvAddNewTaskToReadyList+0x2e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003c9e:	4b1c      	ldr	r3, [pc, #112]	; (8003d10 <prvAddNewTaskToReadyList+0x90>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ca4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d801      	bhi.n	8003cae <prvAddNewTaskToReadyList+0x2e>
					pxCurrentTCB = pxNewTCB;
 8003caa:	4b19      	ldr	r3, [pc, #100]	; (8003d10 <prvAddNewTaskToReadyList+0x90>)
 8003cac:	601c      	str	r4, [r3, #0]
		uxTaskNumber++;
 8003cae:	4a1a      	ldr	r2, [pc, #104]	; (8003d18 <prvAddNewTaskToReadyList+0x98>)
 8003cb0:	6813      	ldr	r3, [r2, #0]
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8003cb6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003cb8:	2201      	movs	r2, #1
 8003cba:	409a      	lsls	r2, r3
 8003cbc:	4917      	ldr	r1, [pc, #92]	; (8003d1c <prvAddNewTaskToReadyList+0x9c>)
 8003cbe:	6808      	ldr	r0, [r1, #0]
 8003cc0:	4302      	orrs	r2, r0
 8003cc2:	600a      	str	r2, [r1, #0]
 8003cc4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003cc8:	009a      	lsls	r2, r3, #2
 8003cca:	1d21      	adds	r1, r4, #4
 8003ccc:	4814      	ldr	r0, [pc, #80]	; (8003d20 <prvAddNewTaskToReadyList+0xa0>)
 8003cce:	4410      	add	r0, r2
 8003cd0:	f7ff fc89 	bl	80035e6 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8003cd4:	f7ff fd4c 	bl	8003770 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8003cd8:	4b0e      	ldr	r3, [pc, #56]	; (8003d14 <prvAddNewTaskToReadyList+0x94>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	b16b      	cbz	r3, 8003cfa <prvAddNewTaskToReadyList+0x7a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003cde:	4b0c      	ldr	r3, [pc, #48]	; (8003d10 <prvAddNewTaskToReadyList+0x90>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ce4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d207      	bcs.n	8003cfa <prvAddNewTaskToReadyList+0x7a>
			taskYIELD_IF_USING_PREEMPTION();
 8003cea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cee:	4b0d      	ldr	r3, [pc, #52]	; (8003d24 <prvAddNewTaskToReadyList+0xa4>)
 8003cf0:	601a      	str	r2, [r3, #0]
 8003cf2:	f3bf 8f4f 	dsb	sy
 8003cf6:	f3bf 8f6f 	isb	sy
 8003cfa:	bd10      	pop	{r4, pc}
			pxCurrentTCB = pxNewTCB;
 8003cfc:	4b04      	ldr	r3, [pc, #16]	; (8003d10 <prvAddNewTaskToReadyList+0x90>)
 8003cfe:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003d00:	6813      	ldr	r3, [r2, #0]
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d1d3      	bne.n	8003cae <prvAddNewTaskToReadyList+0x2e>
				prvInitialiseTaskLists();
 8003d06:	f7ff ff87 	bl	8003c18 <prvInitialiseTaskLists>
 8003d0a:	e7d0      	b.n	8003cae <prvAddNewTaskToReadyList+0x2e>
 8003d0c:	20003e84 	.word	0x20003e84
 8003d10:	20003dec 	.word	0x20003dec
 8003d14:	20003ee4 	.word	0x20003ee4
 8003d18:	20003e94 	.word	0x20003e94
 8003d1c:	20003e98 	.word	0x20003e98
 8003d20:	20003df8 	.word	0x20003df8
 8003d24:	e000ed04 	.word	0xe000ed04

08003d28 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003d28:	b570      	push	{r4, r5, r6, lr}
 8003d2a:	4604      	mov	r4, r0
 8003d2c:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003d2e:	4b1f      	ldr	r3, [pc, #124]	; (8003dac <prvAddCurrentTaskToDelayedList+0x84>)
 8003d30:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d32:	4b1f      	ldr	r3, [pc, #124]	; (8003db0 <prvAddCurrentTaskToDelayedList+0x88>)
 8003d34:	6818      	ldr	r0, [r3, #0]
 8003d36:	3004      	adds	r0, #4
 8003d38:	f7ff fc7b 	bl	8003632 <uxListRemove>
 8003d3c:	b950      	cbnz	r0, 8003d54 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003d3e:	4b1c      	ldr	r3, [pc, #112]	; (8003db0 <prvAddCurrentTaskToDelayedList+0x88>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d44:	2301      	movs	r3, #1
 8003d46:	fa03 f202 	lsl.w	r2, r3, r2
 8003d4a:	491a      	ldr	r1, [pc, #104]	; (8003db4 <prvAddCurrentTaskToDelayedList+0x8c>)
 8003d4c:	680b      	ldr	r3, [r1, #0]
 8003d4e:	ea23 0302 	bic.w	r3, r3, r2
 8003d52:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003d54:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003d58:	bf14      	ite	ne
 8003d5a:	2300      	movne	r3, #0
 8003d5c:	2301      	moveq	r3, #1
 8003d5e:	2e00      	cmp	r6, #0
 8003d60:	bf08      	it	eq
 8003d62:	2300      	moveq	r3, #0
 8003d64:	b99b      	cbnz	r3, 8003d8e <prvAddCurrentTaskToDelayedList+0x66>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003d66:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003d68:	4b11      	ldr	r3, [pc, #68]	; (8003db0 <prvAddCurrentTaskToDelayedList+0x88>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8003d6e:	42a5      	cmp	r5, r4
 8003d70:	d814      	bhi.n	8003d9c <prvAddCurrentTaskToDelayedList+0x74>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d72:	4b11      	ldr	r3, [pc, #68]	; (8003db8 <prvAddCurrentTaskToDelayedList+0x90>)
 8003d74:	6818      	ldr	r0, [r3, #0]
 8003d76:	4b0e      	ldr	r3, [pc, #56]	; (8003db0 <prvAddCurrentTaskToDelayedList+0x88>)
 8003d78:	6819      	ldr	r1, [r3, #0]
 8003d7a:	3104      	adds	r1, #4
 8003d7c:	f7ff fc3f 	bl	80035fe <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8003d80:	4b0e      	ldr	r3, [pc, #56]	; (8003dbc <prvAddCurrentTaskToDelayedList+0x94>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	429c      	cmp	r4, r3
 8003d86:	d201      	bcs.n	8003d8c <prvAddCurrentTaskToDelayedList+0x64>
				{
					xNextTaskUnblockTime = xTimeToWake;
 8003d88:	4b0c      	ldr	r3, [pc, #48]	; (8003dbc <prvAddCurrentTaskToDelayedList+0x94>)
 8003d8a:	601c      	str	r4, [r3, #0]
 8003d8c:	bd70      	pop	{r4, r5, r6, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d8e:	4b08      	ldr	r3, [pc, #32]	; (8003db0 <prvAddCurrentTaskToDelayedList+0x88>)
 8003d90:	6819      	ldr	r1, [r3, #0]
 8003d92:	3104      	adds	r1, #4
 8003d94:	480a      	ldr	r0, [pc, #40]	; (8003dc0 <prvAddCurrentTaskToDelayedList+0x98>)
 8003d96:	f7ff fc26 	bl	80035e6 <vListInsertEnd>
 8003d9a:	bd70      	pop	{r4, r5, r6, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d9c:	4b09      	ldr	r3, [pc, #36]	; (8003dc4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003d9e:	6818      	ldr	r0, [r3, #0]
 8003da0:	4b03      	ldr	r3, [pc, #12]	; (8003db0 <prvAddCurrentTaskToDelayedList+0x88>)
 8003da2:	6819      	ldr	r1, [r3, #0]
 8003da4:	3104      	adds	r1, #4
 8003da6:	f7ff fc2a 	bl	80035fe <vListInsert>
 8003daa:	bd70      	pop	{r4, r5, r6, pc}
 8003dac:	20003f10 	.word	0x20003f10
 8003db0:	20003dec 	.word	0x20003dec
 8003db4:	20003e98 	.word	0x20003e98
 8003db8:	20003df0 	.word	0x20003df0
 8003dbc:	20003ec8 	.word	0x20003ec8
 8003dc0:	20003ee8 	.word	0x20003ee8
 8003dc4:	20003df4 	.word	0x20003df4

08003dc8 <xTaskCreate>:
	{
 8003dc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003dcc:	b085      	sub	sp, #20
 8003dce:	4606      	mov	r6, r0
 8003dd0:	460f      	mov	r7, r1
 8003dd2:	4615      	mov	r5, r2
 8003dd4:	4698      	mov	r8, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003dd6:	0090      	lsls	r0, r2, #2
 8003dd8:	f7ff fdf4 	bl	80039c4 <pvPortMalloc>
			if( pxStack != NULL )
 8003ddc:	b300      	cbz	r0, 8003e20 <xTaskCreate+0x58>
 8003dde:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003de0:	2054      	movs	r0, #84	; 0x54
 8003de2:	f7ff fdef 	bl	80039c4 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8003de6:	4604      	mov	r4, r0
 8003de8:	b1b0      	cbz	r0, 8003e18 <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
 8003dea:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 8003dee:	b1cc      	cbz	r4, 8003e24 <xTaskCreate+0x5c>
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003df0:	2300      	movs	r3, #0
 8003df2:	9303      	str	r3, [sp, #12]
 8003df4:	9402      	str	r4, [sp, #8]
 8003df6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003df8:	9301      	str	r3, [sp, #4]
 8003dfa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	4643      	mov	r3, r8
 8003e00:	462a      	mov	r2, r5
 8003e02:	4639      	mov	r1, r7
 8003e04:	4630      	mov	r0, r6
 8003e06:	f7ff fec6 	bl	8003b96 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003e0a:	4620      	mov	r0, r4
 8003e0c:	f7ff ff38 	bl	8003c80 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003e10:	2001      	movs	r0, #1
	}
 8003e12:	b005      	add	sp, #20
 8003e14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8003e18:	4648      	mov	r0, r9
 8003e1a:	f7ff fe5d 	bl	8003ad8 <vPortFree>
 8003e1e:	e7e6      	b.n	8003dee <xTaskCreate+0x26>
				pxNewTCB = NULL;
 8003e20:	2400      	movs	r4, #0
 8003e22:	e7e4      	b.n	8003dee <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003e24:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8003e28:	e7f3      	b.n	8003e12 <xTaskCreate+0x4a>
	...

08003e2c <vTaskStartScheduler>:
{
 8003e2c:	b500      	push	{lr}
 8003e2e:	b083      	sub	sp, #12
		xReturn = xTaskCreate(	prvIdleTask,
 8003e30:	4b19      	ldr	r3, [pc, #100]	; (8003e98 <vTaskStartScheduler+0x6c>)
 8003e32:	9301      	str	r3, [sp, #4]
 8003e34:	2300      	movs	r3, #0
 8003e36:	9300      	str	r3, [sp, #0]
 8003e38:	2280      	movs	r2, #128	; 0x80
 8003e3a:	4918      	ldr	r1, [pc, #96]	; (8003e9c <vTaskStartScheduler+0x70>)
 8003e3c:	4818      	ldr	r0, [pc, #96]	; (8003ea0 <vTaskStartScheduler+0x74>)
 8003e3e:	f7ff ffc3 	bl	8003dc8 <xTaskCreate>
	if( xReturn == pdPASS )
 8003e42:	2801      	cmp	r0, #1
 8003e44:	d005      	beq.n	8003e52 <vTaskStartScheduler+0x26>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003e46:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003e4a:	d019      	beq.n	8003e80 <vTaskStartScheduler+0x54>
}
 8003e4c:	b003      	add	sp, #12
 8003e4e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e56:	b672      	cpsid	i
 8003e58:	f383 8811 	msr	BASEPRI, r3
 8003e5c:	f3bf 8f6f 	isb	sy
 8003e60:	f3bf 8f4f 	dsb	sy
 8003e64:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8003e66:	f04f 32ff 	mov.w	r2, #4294967295
 8003e6a:	4b0e      	ldr	r3, [pc, #56]	; (8003ea4 <vTaskStartScheduler+0x78>)
 8003e6c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003e6e:	2201      	movs	r2, #1
 8003e70:	4b0d      	ldr	r3, [pc, #52]	; (8003ea8 <vTaskStartScheduler+0x7c>)
 8003e72:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003e74:	2200      	movs	r2, #0
 8003e76:	4b0d      	ldr	r3, [pc, #52]	; (8003eac <vTaskStartScheduler+0x80>)
 8003e78:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8003e7a:	f7ff fcf1 	bl	8003860 <xPortStartScheduler>
 8003e7e:	e7e5      	b.n	8003e4c <vTaskStartScheduler+0x20>
 8003e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e84:	b672      	cpsid	i
 8003e86:	f383 8811 	msr	BASEPRI, r3
 8003e8a:	f3bf 8f6f 	isb	sy
 8003e8e:	f3bf 8f4f 	dsb	sy
 8003e92:	b662      	cpsie	i
 8003e94:	e7fe      	b.n	8003e94 <vTaskStartScheduler+0x68>
 8003e96:	bf00      	nop
 8003e98:	20003ec4 	.word	0x20003ec4
 8003e9c:	08006104 	.word	0x08006104
 8003ea0:	08004195 	.word	0x08004195
 8003ea4:	20003ec8 	.word	0x20003ec8
 8003ea8:	20003ee4 	.word	0x20003ee4
 8003eac:	20003f10 	.word	0x20003f10

08003eb0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8003eb0:	4a02      	ldr	r2, [pc, #8]	; (8003ebc <vTaskSuspendAll+0xc>)
 8003eb2:	6813      	ldr	r3, [r2, #0]
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	6013      	str	r3, [r2, #0]
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	20003e90 	.word	0x20003e90

08003ec0 <xTaskIncrementTick>:
{
 8003ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ec2:	4b3d      	ldr	r3, [pc, #244]	; (8003fb8 <xTaskIncrementTick+0xf8>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d16a      	bne.n	8003fa0 <xTaskIncrementTick+0xe0>
		const TickType_t xConstTickCount = xTickCount + 1;
 8003eca:	4b3c      	ldr	r3, [pc, #240]	; (8003fbc <xTaskIncrementTick+0xfc>)
 8003ecc:	681d      	ldr	r5, [r3, #0]
 8003ece:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8003ed0:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8003ed2:	b9d5      	cbnz	r5, 8003f0a <xTaskIncrementTick+0x4a>
			taskSWITCH_DELAYED_LISTS();
 8003ed4:	4b3a      	ldr	r3, [pc, #232]	; (8003fc0 <xTaskIncrementTick+0x100>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	b153      	cbz	r3, 8003ef2 <xTaskIncrementTick+0x32>
 8003edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ee0:	b672      	cpsid	i
 8003ee2:	f383 8811 	msr	BASEPRI, r3
 8003ee6:	f3bf 8f6f 	isb	sy
 8003eea:	f3bf 8f4f 	dsb	sy
 8003eee:	b662      	cpsie	i
 8003ef0:	e7fe      	b.n	8003ef0 <xTaskIncrementTick+0x30>
 8003ef2:	4a33      	ldr	r2, [pc, #204]	; (8003fc0 <xTaskIncrementTick+0x100>)
 8003ef4:	6811      	ldr	r1, [r2, #0]
 8003ef6:	4b33      	ldr	r3, [pc, #204]	; (8003fc4 <xTaskIncrementTick+0x104>)
 8003ef8:	6818      	ldr	r0, [r3, #0]
 8003efa:	6010      	str	r0, [r2, #0]
 8003efc:	6019      	str	r1, [r3, #0]
 8003efe:	4a32      	ldr	r2, [pc, #200]	; (8003fc8 <xTaskIncrementTick+0x108>)
 8003f00:	6813      	ldr	r3, [r2, #0]
 8003f02:	3301      	adds	r3, #1
 8003f04:	6013      	str	r3, [r2, #0]
 8003f06:	f7ff fe23 	bl	8003b50 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003f0a:	4b30      	ldr	r3, [pc, #192]	; (8003fcc <xTaskIncrementTick+0x10c>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	429d      	cmp	r5, r3
 8003f10:	d23a      	bcs.n	8003f88 <xTaskIncrementTick+0xc8>
BaseType_t xSwitchRequired = pdFALSE;
 8003f12:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003f14:	4b2e      	ldr	r3, [pc, #184]	; (8003fd0 <xTaskIncrementTick+0x110>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f1a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003f1e:	009a      	lsls	r2, r3, #2
 8003f20:	4b2c      	ldr	r3, [pc, #176]	; (8003fd4 <xTaskIncrementTick+0x114>)
 8003f22:	589b      	ldr	r3, [r3, r2]
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d940      	bls.n	8003faa <xTaskIncrementTick+0xea>
				xSwitchRequired = pdTRUE;
 8003f28:	2401      	movs	r4, #1
 8003f2a:	e03e      	b.n	8003faa <xTaskIncrementTick+0xea>
							xSwitchRequired = pdTRUE;
 8003f2c:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f2e:	4b24      	ldr	r3, [pc, #144]	; (8003fc0 <xTaskIncrementTick+0x100>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	b353      	cbz	r3, 8003f8c <xTaskIncrementTick+0xcc>
 8003f36:	2300      	movs	r3, #0
 8003f38:	bb53      	cbnz	r3, 8003f90 <xTaskIncrementTick+0xd0>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003f3a:	4b21      	ldr	r3, [pc, #132]	; (8003fc0 <xTaskIncrementTick+0x100>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f42:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
 8003f44:	429d      	cmp	r5, r3
 8003f46:	d328      	bcc.n	8003f9a <xTaskIncrementTick+0xda>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f48:	1d37      	adds	r7, r6, #4
 8003f4a:	4638      	mov	r0, r7
 8003f4c:	f7ff fb71 	bl	8003632 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003f50:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8003f52:	b11b      	cbz	r3, 8003f5c <xTaskIncrementTick+0x9c>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f54:	f106 0018 	add.w	r0, r6, #24
 8003f58:	f7ff fb6b 	bl	8003632 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003f5c:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8003f5e:	2201      	movs	r2, #1
 8003f60:	409a      	lsls	r2, r3
 8003f62:	491d      	ldr	r1, [pc, #116]	; (8003fd8 <xTaskIncrementTick+0x118>)
 8003f64:	6808      	ldr	r0, [r1, #0]
 8003f66:	4302      	orrs	r2, r0
 8003f68:	600a      	str	r2, [r1, #0]
 8003f6a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003f6e:	009a      	lsls	r2, r3, #2
 8003f70:	4639      	mov	r1, r7
 8003f72:	4818      	ldr	r0, [pc, #96]	; (8003fd4 <xTaskIncrementTick+0x114>)
 8003f74:	4410      	add	r0, r2
 8003f76:	f7ff fb36 	bl	80035e6 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f7a:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8003f7c:	4b14      	ldr	r3, [pc, #80]	; (8003fd0 <xTaskIncrementTick+0x110>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d2d2      	bcs.n	8003f2c <xTaskIncrementTick+0x6c>
 8003f86:	e7d2      	b.n	8003f2e <xTaskIncrementTick+0x6e>
 8003f88:	2400      	movs	r4, #0
 8003f8a:	e7d0      	b.n	8003f2e <xTaskIncrementTick+0x6e>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e7d3      	b.n	8003f38 <xTaskIncrementTick+0x78>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f90:	f04f 32ff 	mov.w	r2, #4294967295
 8003f94:	4b0d      	ldr	r3, [pc, #52]	; (8003fcc <xTaskIncrementTick+0x10c>)
 8003f96:	601a      	str	r2, [r3, #0]
					break;
 8003f98:	e7bc      	b.n	8003f14 <xTaskIncrementTick+0x54>
						xNextTaskUnblockTime = xItemValue;
 8003f9a:	4a0c      	ldr	r2, [pc, #48]	; (8003fcc <xTaskIncrementTick+0x10c>)
 8003f9c:	6013      	str	r3, [r2, #0]
						break;
 8003f9e:	e7b9      	b.n	8003f14 <xTaskIncrementTick+0x54>
		++uxPendedTicks;
 8003fa0:	4a0e      	ldr	r2, [pc, #56]	; (8003fdc <xTaskIncrementTick+0x11c>)
 8003fa2:	6813      	ldr	r3, [r2, #0]
 8003fa4:	3301      	adds	r3, #1
 8003fa6:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8003fa8:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
 8003faa:	4b0d      	ldr	r3, [pc, #52]	; (8003fe0 <xTaskIncrementTick+0x120>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	b103      	cbz	r3, 8003fb2 <xTaskIncrementTick+0xf2>
			xSwitchRequired = pdTRUE;
 8003fb0:	2401      	movs	r4, #1
}
 8003fb2:	4620      	mov	r0, r4
 8003fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	20003e90 	.word	0x20003e90
 8003fbc:	20003f10 	.word	0x20003f10
 8003fc0:	20003df0 	.word	0x20003df0
 8003fc4:	20003df4 	.word	0x20003df4
 8003fc8:	20003ecc 	.word	0x20003ecc
 8003fcc:	20003ec8 	.word	0x20003ec8
 8003fd0:	20003dec 	.word	0x20003dec
 8003fd4:	20003df8 	.word	0x20003df8
 8003fd8:	20003e98 	.word	0x20003e98
 8003fdc:	20003e8c 	.word	0x20003e8c
 8003fe0:	20003f14 	.word	0x20003f14

08003fe4 <xTaskResumeAll>:
{
 8003fe4:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 8003fe6:	4b36      	ldr	r3, [pc, #216]	; (80040c0 <xTaskResumeAll+0xdc>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	b953      	cbnz	r3, 8004002 <xTaskResumeAll+0x1e>
 8003fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ff0:	b672      	cpsid	i
 8003ff2:	f383 8811 	msr	BASEPRI, r3
 8003ff6:	f3bf 8f6f 	isb	sy
 8003ffa:	f3bf 8f4f 	dsb	sy
 8003ffe:	b662      	cpsie	i
 8004000:	e7fe      	b.n	8004000 <xTaskResumeAll+0x1c>
	taskENTER_CRITICAL();
 8004002:	f7ff fb8f 	bl	8003724 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8004006:	4b2e      	ldr	r3, [pc, #184]	; (80040c0 <xTaskResumeAll+0xdc>)
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	3a01      	subs	r2, #1
 800400c:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d150      	bne.n	80040b6 <xTaskResumeAll+0xd2>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004014:	4b2b      	ldr	r3, [pc, #172]	; (80040c4 <xTaskResumeAll+0xe0>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	b923      	cbnz	r3, 8004024 <xTaskResumeAll+0x40>
BaseType_t xAlreadyYielded = pdFALSE;
 800401a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800401c:	f7ff fba8 	bl	8003770 <vPortExitCritical>
}
 8004020:	4620      	mov	r0, r4
 8004022:	bd38      	pop	{r3, r4, r5, pc}
 8004024:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004026:	4b28      	ldr	r3, [pc, #160]	; (80040c8 <xTaskResumeAll+0xe4>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	b31b      	cbz	r3, 8004074 <xTaskResumeAll+0x90>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800402c:	4b26      	ldr	r3, [pc, #152]	; (80040c8 <xTaskResumeAll+0xe4>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004032:	f104 0018 	add.w	r0, r4, #24
 8004036:	f7ff fafc 	bl	8003632 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800403a:	1d25      	adds	r5, r4, #4
 800403c:	4628      	mov	r0, r5
 800403e:	f7ff faf8 	bl	8003632 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004042:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004044:	2201      	movs	r2, #1
 8004046:	409a      	lsls	r2, r3
 8004048:	4920      	ldr	r1, [pc, #128]	; (80040cc <xTaskResumeAll+0xe8>)
 800404a:	6808      	ldr	r0, [r1, #0]
 800404c:	4302      	orrs	r2, r0
 800404e:	600a      	str	r2, [r1, #0]
 8004050:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004054:	009a      	lsls	r2, r3, #2
 8004056:	4629      	mov	r1, r5
 8004058:	481d      	ldr	r0, [pc, #116]	; (80040d0 <xTaskResumeAll+0xec>)
 800405a:	4410      	add	r0, r2
 800405c:	f7ff fac3 	bl	80035e6 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004060:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004062:	4b1c      	ldr	r3, [pc, #112]	; (80040d4 <xTaskResumeAll+0xf0>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004068:	429a      	cmp	r2, r3
 800406a:	d3dc      	bcc.n	8004026 <xTaskResumeAll+0x42>
						xYieldPending = pdTRUE;
 800406c:	2201      	movs	r2, #1
 800406e:	4b1a      	ldr	r3, [pc, #104]	; (80040d8 <xTaskResumeAll+0xf4>)
 8004070:	601a      	str	r2, [r3, #0]
 8004072:	e7d8      	b.n	8004026 <xTaskResumeAll+0x42>
				if( pxTCB != NULL )
 8004074:	b10c      	cbz	r4, 800407a <xTaskResumeAll+0x96>
					prvResetNextTaskUnblockTime();
 8004076:	f7ff fd6b 	bl	8003b50 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800407a:	4b18      	ldr	r3, [pc, #96]	; (80040dc <xTaskResumeAll+0xf8>)
 800407c:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800407e:	b974      	cbnz	r4, 800409e <xTaskResumeAll+0xba>
				if( xYieldPending != pdFALSE )
 8004080:	4b15      	ldr	r3, [pc, #84]	; (80040d8 <xTaskResumeAll+0xf4>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	b1cb      	cbz	r3, 80040ba <xTaskResumeAll+0xd6>
					taskYIELD_IF_USING_PREEMPTION();
 8004086:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800408a:	4b15      	ldr	r3, [pc, #84]	; (80040e0 <xTaskResumeAll+0xfc>)
 800408c:	601a      	str	r2, [r3, #0]
 800408e:	f3bf 8f4f 	dsb	sy
 8004092:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8004096:	2401      	movs	r4, #1
 8004098:	e7c0      	b.n	800401c <xTaskResumeAll+0x38>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800409a:	3c01      	subs	r4, #1
 800409c:	d007      	beq.n	80040ae <xTaskResumeAll+0xca>
							if( xTaskIncrementTick() != pdFALSE )
 800409e:	f7ff ff0f 	bl	8003ec0 <xTaskIncrementTick>
 80040a2:	2800      	cmp	r0, #0
 80040a4:	d0f9      	beq.n	800409a <xTaskResumeAll+0xb6>
								xYieldPending = pdTRUE;
 80040a6:	2201      	movs	r2, #1
 80040a8:	4b0b      	ldr	r3, [pc, #44]	; (80040d8 <xTaskResumeAll+0xf4>)
 80040aa:	601a      	str	r2, [r3, #0]
 80040ac:	e7f5      	b.n	800409a <xTaskResumeAll+0xb6>
						uxPendedTicks = 0;
 80040ae:	2200      	movs	r2, #0
 80040b0:	4b0a      	ldr	r3, [pc, #40]	; (80040dc <xTaskResumeAll+0xf8>)
 80040b2:	601a      	str	r2, [r3, #0]
 80040b4:	e7e4      	b.n	8004080 <xTaskResumeAll+0x9c>
BaseType_t xAlreadyYielded = pdFALSE;
 80040b6:	2400      	movs	r4, #0
 80040b8:	e7b0      	b.n	800401c <xTaskResumeAll+0x38>
 80040ba:	2400      	movs	r4, #0
 80040bc:	e7ae      	b.n	800401c <xTaskResumeAll+0x38>
 80040be:	bf00      	nop
 80040c0:	20003e90 	.word	0x20003e90
 80040c4:	20003e84 	.word	0x20003e84
 80040c8:	20003ed0 	.word	0x20003ed0
 80040cc:	20003e98 	.word	0x20003e98
 80040d0:	20003df8 	.word	0x20003df8
 80040d4:	20003dec 	.word	0x20003dec
 80040d8:	20003f14 	.word	0x20003f14
 80040dc:	20003e8c 	.word	0x20003e8c
 80040e0:	e000ed04 	.word	0xe000ed04

080040e4 <vTaskDelay>:
	{
 80040e4:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80040e6:	b1b8      	cbz	r0, 8004118 <vTaskDelay+0x34>
 80040e8:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 80040ea:	4b11      	ldr	r3, [pc, #68]	; (8004130 <vTaskDelay+0x4c>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	b153      	cbz	r3, 8004106 <vTaskDelay+0x22>
 80040f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040f4:	b672      	cpsid	i
 80040f6:	f383 8811 	msr	BASEPRI, r3
 80040fa:	f3bf 8f6f 	isb	sy
 80040fe:	f3bf 8f4f 	dsb	sy
 8004102:	b662      	cpsie	i
 8004104:	e7fe      	b.n	8004104 <vTaskDelay+0x20>
			vTaskSuspendAll();
 8004106:	f7ff fed3 	bl	8003eb0 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800410a:	2100      	movs	r1, #0
 800410c:	4620      	mov	r0, r4
 800410e:	f7ff fe0b 	bl	8003d28 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8004112:	f7ff ff67 	bl	8003fe4 <xTaskResumeAll>
 8004116:	e000      	b.n	800411a <vTaskDelay+0x36>
	BaseType_t xAlreadyYielded = pdFALSE;
 8004118:	2000      	movs	r0, #0
		if( xAlreadyYielded == pdFALSE )
 800411a:	b938      	cbnz	r0, 800412c <vTaskDelay+0x48>
			portYIELD_WITHIN_API();
 800411c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004120:	4b04      	ldr	r3, [pc, #16]	; (8004134 <vTaskDelay+0x50>)
 8004122:	601a      	str	r2, [r3, #0]
 8004124:	f3bf 8f4f 	dsb	sy
 8004128:	f3bf 8f6f 	isb	sy
 800412c:	bd10      	pop	{r4, pc}
 800412e:	bf00      	nop
 8004130:	20003e90 	.word	0x20003e90
 8004134:	e000ed04 	.word	0xe000ed04

08004138 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004138:	4b13      	ldr	r3, [pc, #76]	; (8004188 <prvCheckTasksWaitingTermination+0x50>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	b313      	cbz	r3, 8004184 <prvCheckTasksWaitingTermination+0x4c>
{
 800413e:	b510      	push	{r4, lr}
			vTaskSuspendAll();
 8004140:	f7ff feb6 	bl	8003eb0 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004144:	4b11      	ldr	r3, [pc, #68]	; (800418c <prvCheckTasksWaitingTermination+0x54>)
 8004146:	681c      	ldr	r4, [r3, #0]
			( void ) xTaskResumeAll();
 8004148:	f7ff ff4c 	bl	8003fe4 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 800414c:	b924      	cbnz	r4, 8004158 <prvCheckTasksWaitingTermination+0x20>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800414e:	4b0e      	ldr	r3, [pc, #56]	; (8004188 <prvCheckTasksWaitingTermination+0x50>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1f4      	bne.n	8004140 <prvCheckTasksWaitingTermination+0x8>
}
 8004156:	bd10      	pop	{r4, pc}
				taskENTER_CRITICAL();
 8004158:	f7ff fae4 	bl	8003724 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800415c:	4b0b      	ldr	r3, [pc, #44]	; (800418c <prvCheckTasksWaitingTermination+0x54>)
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004162:	1d20      	adds	r0, r4, #4
 8004164:	f7ff fa65 	bl	8003632 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8004168:	4a09      	ldr	r2, [pc, #36]	; (8004190 <prvCheckTasksWaitingTermination+0x58>)
 800416a:	6813      	ldr	r3, [r2, #0]
 800416c:	3b01      	subs	r3, #1
 800416e:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8004170:	4a05      	ldr	r2, [pc, #20]	; (8004188 <prvCheckTasksWaitingTermination+0x50>)
 8004172:	6813      	ldr	r3, [r2, #0]
 8004174:	3b01      	subs	r3, #1
 8004176:	6013      	str	r3, [r2, #0]
				taskEXIT_CRITICAL();
 8004178:	f7ff fafa 	bl	8003770 <vPortExitCritical>
				prvDeleteTCB( pxTCB );
 800417c:	4620      	mov	r0, r4
 800417e:	f7ff fd01 	bl	8003b84 <prvDeleteTCB>
 8004182:	e7e4      	b.n	800414e <prvCheckTasksWaitingTermination+0x16>
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	20003e88 	.word	0x20003e88
 800418c:	20003efc 	.word	0x20003efc
 8004190:	20003e84 	.word	0x20003e84

08004194 <prvIdleTask>:
{
 8004194:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 8004196:	f7ff ffcf 	bl	8004138 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800419a:	4b06      	ldr	r3, [pc, #24]	; (80041b4 <prvIdleTask+0x20>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d9f9      	bls.n	8004196 <prvIdleTask+0x2>
				taskYIELD();
 80041a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041a6:	4b04      	ldr	r3, [pc, #16]	; (80041b8 <prvIdleTask+0x24>)
 80041a8:	601a      	str	r2, [r3, #0]
 80041aa:	f3bf 8f4f 	dsb	sy
 80041ae:	f3bf 8f6f 	isb	sy
 80041b2:	e7f0      	b.n	8004196 <prvIdleTask+0x2>
 80041b4:	20003df8 	.word	0x20003df8
 80041b8:	e000ed04 	.word	0xe000ed04

080041bc <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80041bc:	4b22      	ldr	r3, [pc, #136]	; (8004248 <vTaskSwitchContext+0x8c>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	b9d3      	cbnz	r3, 80041f8 <vTaskSwitchContext+0x3c>
		xYieldPending = pdFALSE;
 80041c2:	2200      	movs	r2, #0
 80041c4:	4b21      	ldr	r3, [pc, #132]	; (800424c <vTaskSwitchContext+0x90>)
 80041c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80041c8:	4b21      	ldr	r3, [pc, #132]	; (8004250 <vTaskSwitchContext+0x94>)
 80041ca:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80041cc:	fab3 f383 	clz	r3, r3
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	f1c3 031f 	rsb	r3, r3, #31
 80041d6:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80041da:	008a      	lsls	r2, r1, #2
 80041dc:	491d      	ldr	r1, [pc, #116]	; (8004254 <vTaskSwitchContext+0x98>)
 80041de:	588a      	ldr	r2, [r1, r2]
 80041e0:	b972      	cbnz	r2, 8004200 <vTaskSwitchContext+0x44>
	__asm volatile
 80041e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041e6:	b672      	cpsid	i
 80041e8:	f383 8811 	msr	BASEPRI, r3
 80041ec:	f3bf 8f6f 	isb	sy
 80041f0:	f3bf 8f4f 	dsb	sy
 80041f4:	b662      	cpsie	i
 80041f6:	e7fe      	b.n	80041f6 <vTaskSwitchContext+0x3a>
		xYieldPending = pdTRUE;
 80041f8:	2201      	movs	r2, #1
 80041fa:	4b14      	ldr	r3, [pc, #80]	; (800424c <vTaskSwitchContext+0x90>)
 80041fc:	601a      	str	r2, [r3, #0]
 80041fe:	4770      	bx	lr
{
 8004200:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004202:	4814      	ldr	r0, [pc, #80]	; (8004254 <vTaskSwitchContext+0x98>)
 8004204:	009a      	lsls	r2, r3, #2
 8004206:	18d4      	adds	r4, r2, r3
 8004208:	00a1      	lsls	r1, r4, #2
 800420a:	4401      	add	r1, r0
 800420c:	684c      	ldr	r4, [r1, #4]
 800420e:	6864      	ldr	r4, [r4, #4]
 8004210:	604c      	str	r4, [r1, #4]
 8004212:	441a      	add	r2, r3
 8004214:	0091      	lsls	r1, r2, #2
 8004216:	3108      	adds	r1, #8
 8004218:	4408      	add	r0, r1
 800421a:	4284      	cmp	r4, r0
 800421c:	d00b      	beq.n	8004236 <vTaskSwitchContext+0x7a>
 800421e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004222:	009a      	lsls	r2, r3, #2
 8004224:	4b0b      	ldr	r3, [pc, #44]	; (8004254 <vTaskSwitchContext+0x98>)
 8004226:	4413      	add	r3, r2
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	68da      	ldr	r2, [r3, #12]
 800422c:	4b0a      	ldr	r3, [pc, #40]	; (8004258 <vTaskSwitchContext+0x9c>)
 800422e:	601a      	str	r2, [r3, #0]
}
 8004230:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004234:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004236:	6860      	ldr	r0, [r4, #4]
 8004238:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800423c:	0091      	lsls	r1, r2, #2
 800423e:	4a05      	ldr	r2, [pc, #20]	; (8004254 <vTaskSwitchContext+0x98>)
 8004240:	440a      	add	r2, r1
 8004242:	6050      	str	r0, [r2, #4]
 8004244:	e7eb      	b.n	800421e <vTaskSwitchContext+0x62>
 8004246:	bf00      	nop
 8004248:	20003e90 	.word	0x20003e90
 800424c:	20003f14 	.word	0x20003f14
 8004250:	20003e98 	.word	0x20003e98
 8004254:	20003df8 	.word	0x20003df8
 8004258:	20003dec 	.word	0x20003dec

0800425c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800425c:	4b05      	ldr	r3, [pc, #20]	; (8004274 <xTaskGetSchedulerState+0x18>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	b123      	cbz	r3, 800426c <xTaskGetSchedulerState+0x10>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004262:	4b05      	ldr	r3, [pc, #20]	; (8004278 <xTaskGetSchedulerState+0x1c>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	b91b      	cbnz	r3, 8004270 <xTaskGetSchedulerState+0x14>
				xReturn = taskSCHEDULER_RUNNING;
 8004268:	2002      	movs	r0, #2
 800426a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800426c:	2001      	movs	r0, #1
 800426e:	4770      	bx	lr
				xReturn = taskSCHEDULER_SUSPENDED;
 8004270:	2000      	movs	r0, #0
	}
 8004272:	4770      	bx	lr
 8004274:	20003ee4 	.word	0x20003ee4
 8004278:	20003e90 	.word	0x20003e90

0800427c <_ZN10PozyxClass5delayEi>:

    static int _hw_version;         // Pozyx harware version
    static int _fw_version;         // Pozyx software (firmware) version. (By updating the firmware on the Pozyx device, this value can change)

    static char params[MAX_BUF_SIZE];
    static void delay(int ms){};
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	bf00      	nop
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr

08004290 <_ZN10PozyxClass6millisEv>:
    static unsigned int millis(void){return 0;}
 8004290:	b480      	push	{r7}
 8004292:	af00      	add	r7, sp, #0
 8004294:	2300      	movs	r3, #0
 8004296:	4618      	mov	r0, r3
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <_ZSt4ceilf>:
  using ::ceil;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  ceil(float __x)
  { return __builtin_ceilf(__x); }
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	ed87 0a01 	vstr	s0, [r7, #4]
 80042aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80042ae:	fefa 7a67 	vrintp.f32	s15, s15
 80042b2:	eeb0 0a67 	vmov.f32	s0, s15
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <_ZN10PozyxClass11waitForFlagEhiPh>:
{
  _interrupt = 1;
}

boolean PozyxClass::waitForFlag(uint8_t interrupt_flag, int timeout_ms, uint8_t *interrupt)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b088      	sub	sp, #32
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	4603      	mov	r3, r0
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
 80042cc:	73fb      	strb	r3, [r7, #15]
  long timer = millis();
 80042ce:	f7ff ffdf 	bl	8004290 <_ZN10PozyxClass6millisEv>
 80042d2:	4603      	mov	r3, r0
 80042d4:	61fb      	str	r3, [r7, #28]
  int status;

  // stay in this loop until the event interrupt flag is set or until the the timer runs out
  while(millis()-timer < timeout_ms)
 80042d6:	f7ff ffdb 	bl	8004290 <_ZN10PozyxClass6millisEv>
 80042da:	4602      	mov	r2, r0
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	1ad2      	subs	r2, r2, r3
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	bf34      	ite	cc
 80042e6:	2301      	movcc	r3, #1
 80042e8:	2300      	movcs	r3, #0
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d02d      	beq.n	800434c <_ZN10PozyxClass11waitForFlagEhiPh+0x8c>
  {
    // in polling mode, we insert a small delay such that we don't swamp the i2c bus
    if( _mode == MODE_POLLING ){
 80042f0:	4b19      	ldr	r3, [pc, #100]	; (8004358 <_ZN10PozyxClass11waitForFlagEhiPh+0x98>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d102      	bne.n	80042fe <_ZN10PozyxClass11waitForFlagEhiPh+0x3e>
      delay(1);
 80042f8:	2001      	movs	r0, #1
 80042fa:	f7ff ffbf 	bl	800427c <_ZN10PozyxClass5delayEi>
    }

    if( (_interrupt == 1) || (_mode == MODE_POLLING))
 80042fe:	4b17      	ldr	r3, [pc, #92]	; (800435c <_ZN10PozyxClass11waitForFlagEhiPh+0x9c>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d003      	beq.n	800430e <_ZN10PozyxClass11waitForFlagEhiPh+0x4e>
 8004306:	4b14      	ldr	r3, [pc, #80]	; (8004358 <_ZN10PozyxClass11waitForFlagEhiPh+0x98>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d1e3      	bne.n	80042d6 <_ZN10PozyxClass11waitForFlagEhiPh+0x16>
    {
      _interrupt = 0;
 800430e:	4b13      	ldr	r3, [pc, #76]	; (800435c <_ZN10PozyxClass11waitForFlagEhiPh+0x9c>)
 8004310:	2200      	movs	r2, #0
 8004312:	601a      	str	r2, [r3, #0]

      // Read out the interrupt status register. After reading from this register, pozyx automatically clears the interrupt flags.
      uint8_t interrupt_status = 0;
 8004314:	2300      	movs	r3, #0
 8004316:	75fb      	strb	r3, [r7, #23]
      status = regRead(POZYX_INT_STATUS, &interrupt_status, 1);
 8004318:	f107 0317 	add.w	r3, r7, #23
 800431c:	2201      	movs	r2, #1
 800431e:	4619      	mov	r1, r3
 8004320:	2005      	movs	r0, #5
 8004322:	f000 f8d9 	bl	80044d8 <_ZN10PozyxClass7regReadEhPhi>
 8004326:	4603      	mov	r3, r0
 8004328:	61bb      	str	r3, [r7, #24]
      if((interrupt_status & interrupt_flag) && status == POZYX_SUCCESS)
 800432a:	7dfa      	ldrb	r2, [r7, #23]
 800432c:	7bfb      	ldrb	r3, [r7, #15]
 800432e:	4013      	ands	r3, r2
 8004330:	b2db      	uxtb	r3, r3
 8004332:	2b00      	cmp	r3, #0
 8004334:	d0cf      	beq.n	80042d6 <_ZN10PozyxClass11waitForFlagEhiPh+0x16>
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	2b01      	cmp	r3, #1
 800433a:	d1cc      	bne.n	80042d6 <_ZN10PozyxClass11waitForFlagEhiPh+0x16>
      {
        // one of the interrupts we were waiting for arrived!
        if(interrupt != NULL)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d002      	beq.n	8004348 <_ZN10PozyxClass11waitForFlagEhiPh+0x88>
          *interrupt = interrupt_status;
 8004342:	7dfa      	ldrb	r2, [r7, #23]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	701a      	strb	r2, [r3, #0]
        return true;
 8004348:	2301      	movs	r3, #1
 800434a:	e000      	b.n	800434e <_ZN10PozyxClass11waitForFlagEhiPh+0x8e>
    }
  }
  // too bad, pozyx didn't respond
  // 1) pozyx can select from two pins to generate interrupts, make sure the correct pin is connected with the attachInterrupt() function.
  // 2) make sure the interrupt we are waiting for is enabled in the POZYX_INT_MASK register)
  return false;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3720      	adds	r7, #32
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	20000124 	.word	0x20000124
 800435c:	20000120 	.word	0x20000120

08004360 <_ZN10PozyxClass16waitForFlag_safeEhiPh>:

boolean PozyxClass::waitForFlag_safe(uint8_t interrupt_flag, int timeout_ms, uint8_t *interrupt)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af00      	add	r7, sp, #0
 8004366:	4603      	mov	r3, r0
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
 800436c:	73fb      	strb	r3, [r7, #15]
  int tmp = _mode;
 800436e:	4b0b      	ldr	r3, [pc, #44]	; (800439c <_ZN10PozyxClass16waitForFlag_safeEhiPh+0x3c>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	617b      	str	r3, [r7, #20]
  _mode = MODE_POLLING;
 8004374:	4b09      	ldr	r3, [pc, #36]	; (800439c <_ZN10PozyxClass16waitForFlag_safeEhiPh+0x3c>)
 8004376:	2200      	movs	r2, #0
 8004378:	601a      	str	r2, [r3, #0]
  boolean result = waitForFlag(interrupt_flag, timeout_ms, interrupt);
 800437a:	7bfb      	ldrb	r3, [r7, #15]
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	68b9      	ldr	r1, [r7, #8]
 8004380:	4618      	mov	r0, r3
 8004382:	f7ff ff9d 	bl	80042c0 <_ZN10PozyxClass11waitForFlagEhiPh>
 8004386:	4603      	mov	r3, r0
 8004388:	74fb      	strb	r3, [r7, #19]
  _mode = tmp;
 800438a:	4a04      	ldr	r2, [pc, #16]	; (800439c <_ZN10PozyxClass16waitForFlag_safeEhiPh+0x3c>)
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	6013      	str	r3, [r2, #0]
  return result;
 8004390:	7cfb      	ldrb	r3, [r7, #19]
}
 8004392:	4618      	mov	r0, r3
 8004394:	3718      	adds	r7, #24
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	20000124 	.word	0x20000124

080043a0 <_ZN10PozyxClass5beginEbiii>:

int PozyxClass::begin(boolean print_result, int mode, int interrupts, int interrupt_pin){
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b08a      	sub	sp, #40	; 0x28
 80043a4:	af02      	add	r7, sp, #8
 80043a6:	60b9      	str	r1, [r7, #8]
 80043a8:	607a      	str	r2, [r7, #4]
 80043aa:	603b      	str	r3, [r7, #0]
 80043ac:	4603      	mov	r3, r0
 80043ae:	73fb      	strb	r3, [r7, #15]

  int status = POZYX_SUCCESS;
 80043b0:	2301      	movs	r3, #1
 80043b2:	61fb      	str	r3, [r7, #28]



  // check if the mode parameter is valid
  if((mode != MODE_POLLING) && (mode != MODE_INTERRUPT))
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d004      	beq.n	80043c4 <_ZN10PozyxClass5beginEbiii+0x24>
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d001      	beq.n	80043c4 <_ZN10PozyxClass5beginEbiii+0x24>
    return POZYX_FAILURE;
 80043c0:	2300      	movs	r3, #0
 80043c2:	e07e      	b.n	80044c2 <_ZN10PozyxClass5beginEbiii+0x122>

  // check if the pin is valid
  if((interrupt_pin != 0) && (interrupt_pin != 1))
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d004      	beq.n	80043d4 <_ZN10PozyxClass5beginEbiii+0x34>
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d001      	beq.n	80043d4 <_ZN10PozyxClass5beginEbiii+0x34>
    return POZYX_FAILURE;
 80043d0:	2300      	movs	r3, #0
 80043d2:	e076      	b.n	80044c2 <_ZN10PozyxClass5beginEbiii+0x122>



  // wait a bit until the pozyx board is up and running
  delay(250);
 80043d4:	20fa      	movs	r0, #250	; 0xfa
 80043d6:	f7ff ff51 	bl	800427c <_ZN10PozyxClass5delayEi>

  _mode = mode;
 80043da:	4a3c      	ldr	r2, [pc, #240]	; (80044cc <_ZN10PozyxClass5beginEbiii+0x12c>)
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	6013      	str	r3, [r2, #0]

  uint8_t whoami, selftest;
  uint8_t regs[3];
  regs[2] = 0x12;
 80043e0:	2312      	movs	r3, #18
 80043e2:	75bb      	strb	r3, [r7, #22]

  // we read out the first 3 register values: who_am_i, firmware_version and harware version, respectively.
  if(regRead(POZYX_WHO_AM_I, regs, 3) == POZYX_FAILURE){
 80043e4:	f107 0314 	add.w	r3, r7, #20
 80043e8:	2203      	movs	r2, #3
 80043ea:	4619      	mov	r1, r3
 80043ec:	2000      	movs	r0, #0
 80043ee:	f000 f873 	bl	80044d8 <_ZN10PozyxClass7regReadEhPhi>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	bf0c      	ite	eq
 80043f8:	2301      	moveq	r3, #1
 80043fa:	2300      	movne	r3, #0
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d001      	beq.n	8004406 <_ZN10PozyxClass5beginEbiii+0x66>
    return POZYX_FAILURE;
 8004402:	2300      	movs	r3, #0
 8004404:	e05d      	b.n	80044c2 <_ZN10PozyxClass5beginEbiii+0x122>
  }
  whoami = regs[0];
 8004406:	7d3b      	ldrb	r3, [r7, #20]
 8004408:	76fb      	strb	r3, [r7, #27]
  _fw_version = regs[1];
 800440a:	7d7b      	ldrb	r3, [r7, #21]
 800440c:	461a      	mov	r2, r3
 800440e:	4b30      	ldr	r3, [pc, #192]	; (80044d0 <_ZN10PozyxClass5beginEbiii+0x130>)
 8004410:	601a      	str	r2, [r3, #0]
  _hw_version = regs[2];
 8004412:	7dbb      	ldrb	r3, [r7, #22]
 8004414:	461a      	mov	r2, r3
 8004416:	4b2f      	ldr	r3, [pc, #188]	; (80044d4 <_ZN10PozyxClass5beginEbiii+0x134>)
 8004418:	601a      	str	r2, [r3, #0]


  // verify if the whoami is correct
  if(whoami != 0x43) {
 800441a:	7efb      	ldrb	r3, [r7, #27]
 800441c:	2b43      	cmp	r3, #67	; 0x43
 800441e:	d001      	beq.n	8004424 <_ZN10PozyxClass5beginEbiii+0x84>
    // possibly the pozyx is not connected right. Also make sure the jumper of the boot pins is present.
    status = POZYX_FAILURE;
 8004420:	2300      	movs	r3, #0
 8004422:	61fb      	str	r3, [r7, #28]
  }

  // readout the selftest registers to validate the proper functioning of pozyx
  if(regRead(POZYX_ST_RESULT, &selftest, 1) == POZYX_FAILURE){
 8004424:	f107 031a 	add.w	r3, r7, #26
 8004428:	2201      	movs	r2, #1
 800442a:	4619      	mov	r1, r3
 800442c:	2003      	movs	r0, #3
 800442e:	f000 f853 	bl	80044d8 <_ZN10PozyxClass7regReadEhPhi>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	bf0c      	ite	eq
 8004438:	2301      	moveq	r3, #1
 800443a:	2300      	movne	r3, #0
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2b00      	cmp	r3, #0
 8004440:	d001      	beq.n	8004446 <_ZN10PozyxClass5beginEbiii+0xa6>
    return POZYX_FAILURE;
 8004442:	2300      	movs	r3, #0
 8004444:	e03d      	b.n	80044c2 <_ZN10PozyxClass5beginEbiii+0x122>
  }



  if((_hw_version & POZYX_TYPE) == POZYX_TAG)
 8004446:	4b23      	ldr	r3, [pc, #140]	; (80044d4 <_ZN10PozyxClass5beginEbiii+0x134>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800444e:	2b20      	cmp	r3, #32
 8004450:	d105      	bne.n	800445e <_ZN10PozyxClass5beginEbiii+0xbe>
  {
    // check if the uwb, pressure sensor, accelerometer, magnetometer and gyroscope are working
    if(selftest != 0b00111111) {
 8004452:	7ebb      	ldrb	r3, [r7, #26]
 8004454:	2b3f      	cmp	r3, #63	; 0x3f
 8004456:	d00f      	beq.n	8004478 <_ZN10PozyxClass5beginEbiii+0xd8>
      status = POZYX_FAILURE;
 8004458:	2300      	movs	r3, #0
 800445a:	61fb      	str	r3, [r7, #28]
 800445c:	e00c      	b.n	8004478 <_ZN10PozyxClass5beginEbiii+0xd8>
    }
  }else if((_hw_version & POZYX_TYPE) == POZYX_ANCHOR)
 800445e:	4b1d      	ldr	r3, [pc, #116]	; (80044d4 <_ZN10PozyxClass5beginEbiii+0x134>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d106      	bne.n	8004478 <_ZN10PozyxClass5beginEbiii+0xd8>
  {
    // check if the uwb transceiver and pressure sensor are working
    if(selftest != 0b00110000) {
 800446a:	7ebb      	ldrb	r3, [r7, #26]
 800446c:	2b30      	cmp	r3, #48	; 0x30
 800446e:	d001      	beq.n	8004474 <_ZN10PozyxClass5beginEbiii+0xd4>
      status = POZYX_FAILURE;
 8004470:	2300      	movs	r3, #0
 8004472:	61fb      	str	r3, [r7, #28]
    }
    return status;
 8004474:	69fb      	ldr	r3, [r7, #28]
 8004476:	e024      	b.n	80044c2 <_ZN10PozyxClass5beginEbiii+0x122>
  }

  if(_mode == MODE_INTERRUPT){
 8004478:	4b14      	ldr	r3, [pc, #80]	; (80044cc <_ZN10PozyxClass5beginEbiii+0x12c>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d11c      	bne.n	80044ba <_ZN10PozyxClass5beginEbiii+0x11a>
    // put your main code here, to run repeatedly:


    // use interrupt as provided and initiate the interrupt mask
	  //TODO dodac obsluge linii int
    uint8_t int_mask = interrupts;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	b2db      	uxtb	r3, r3
 8004484:	74fb      	strb	r3, [r7, #19]
    configInterruptPin(5+interrupt_pin, PIN_MODE_PUSHPULL, PIN_ACTIVE_LOW, 0);
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	1d58      	adds	r0, r3, #5
 800448a:	2300      	movs	r3, #0
 800448c:	9300      	str	r3, [sp, #0]
 800448e:	2300      	movs	r3, #0
 8004490:	2200      	movs	r2, #0
 8004492:	2100      	movs	r1, #0
 8004494:	f000 fd70 	bl	8004f78 <_ZN10PozyxClass18configInterruptPinEiiiit>

    if (regWrite(POZYX_INT_MASK, &int_mask, 1) == POZYX_FAILURE){
 8004498:	f107 0313 	add.w	r3, r7, #19
 800449c:	2201      	movs	r2, #1
 800449e:	4619      	mov	r1, r3
 80044a0:	2010      	movs	r0, #16
 80044a2:	f000 f897 	bl	80045d4 <_ZN10PozyxClass8regWriteEhPhi>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	bf0c      	ite	eq
 80044ac:	2301      	moveq	r3, #1
 80044ae:	2300      	movne	r3, #0
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d001      	beq.n	80044ba <_ZN10PozyxClass5beginEbiii+0x11a>
      return POZYX_FAILURE;
 80044b6:	2300      	movs	r3, #0
 80044b8:	e003      	b.n	80044c2 <_ZN10PozyxClass5beginEbiii+0x122>
    }
  }

  // all done
  delay(POZYX_DELAY_LOCAL_WRITE);
 80044ba:	2001      	movs	r0, #1
 80044bc:	f7ff fede 	bl	800427c <_ZN10PozyxClass5delayEi>
  return status;
 80044c0:	69fb      	ldr	r3, [r7, #28]
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3720      	adds	r7, #32
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	20000124 	.word	0x20000124
 80044d0:	2000012c 	.word	0x2000012c
 80044d4:	20000128 	.word	0x20000128

080044d8 <_ZN10PozyxClass7regReadEhPhi>:

/**
  * Reads a number of bytes from the specified pozyx register address using I2C
  */
int PozyxClass::regRead(uint8_t reg_address, uint8_t *pData, int size)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b08a      	sub	sp, #40	; 0x28
 80044dc:	af00      	add	r7, sp, #0
 80044de:	4603      	mov	r3, r0
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
 80044e4:	73fb      	strb	r3, [r7, #15]
  // BUFFER_LENGTH is defined in wire.h, it limits the maximum amount of bytes that can be transmitted/received with i2c in one go
  // because of this, we may have to split up the i2c reads in smaller chunks

  if(!IS_REG_READABLE(reg_address))
 80044e6:	7bfb      	ldrb	r3, [r7, #15]
 80044e8:	2b06      	cmp	r3, #6
 80044ea:	dd1f      	ble.n	800452c <_ZN10PozyxClass7regReadEhPhi+0x54>
 80044ec:	7bfb      	ldrb	r3, [r7, #15]
 80044ee:	2b0f      	cmp	r3, #15
 80044f0:	dd02      	ble.n	80044f8 <_ZN10PozyxClass7regReadEhPhi+0x20>
 80044f2:	7bfb      	ldrb	r3, [r7, #15]
 80044f4:	2b11      	cmp	r3, #17
 80044f6:	dd19      	ble.n	800452c <_ZN10PozyxClass7regReadEhPhi+0x54>
 80044f8:	7bfb      	ldrb	r3, [r7, #15]
 80044fa:	2b13      	cmp	r3, #19
 80044fc:	dd02      	ble.n	8004504 <_ZN10PozyxClass7regReadEhPhi+0x2c>
 80044fe:	7bfb      	ldrb	r3, [r7, #15]
 8004500:	2b23      	cmp	r3, #35	; 0x23
 8004502:	dd13      	ble.n	800452c <_ZN10PozyxClass7regReadEhPhi+0x54>
 8004504:	7bfb      	ldrb	r3, [r7, #15]
 8004506:	2b26      	cmp	r3, #38	; 0x26
 8004508:	dd02      	ble.n	8004510 <_ZN10PozyxClass7regReadEhPhi+0x38>
 800450a:	7bfb      	ldrb	r3, [r7, #15]
 800450c:	2b2a      	cmp	r3, #42	; 0x2a
 800450e:	dd0d      	ble.n	800452c <_ZN10PozyxClass7regReadEhPhi+0x54>
 8004510:	7bfb      	ldrb	r3, [r7, #15]
 8004512:	2b2f      	cmp	r3, #47	; 0x2f
 8004514:	dd02      	ble.n	800451c <_ZN10PozyxClass7regReadEhPhi+0x44>
 8004516:	7bfb      	ldrb	r3, [r7, #15]
 8004518:	2b47      	cmp	r3, #71	; 0x47
 800451a:	dd07      	ble.n	800452c <_ZN10PozyxClass7regReadEhPhi+0x54>
 800451c:	7bfb      	ldrb	r3, [r7, #15]
 800451e:	2b4d      	cmp	r3, #77	; 0x4d
 8004520:	dd02      	ble.n	8004528 <_ZN10PozyxClass7regReadEhPhi+0x50>
 8004522:	7bfb      	ldrb	r3, [r7, #15]
 8004524:	2b88      	cmp	r3, #136	; 0x88
 8004526:	dd01      	ble.n	800452c <_ZN10PozyxClass7regReadEhPhi+0x54>
    return POZYX_FAILURE;
 8004528:	2300      	movs	r3, #0
 800452a:	e04f      	b.n	80045cc <_ZN10PozyxClass7regReadEhPhi+0xf4>

  int n_runs = ceil((float)size / BUFFER_LENGTH);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	ee07 3a90 	vmov	s15, r3
 8004532:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004536:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800453a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800453e:	eeb0 0a66 	vmov.f32	s0, s13
 8004542:	f7ff fead 	bl	80042a0 <_ZSt4ceilf>
 8004546:	eef0 7a40 	vmov.f32	s15, s0
 800454a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800454e:	ee17 3a90 	vmov	r3, s15
 8004552:	61fb      	str	r3, [r7, #28]
  int i;
  int status = 1;
 8004554:	2301      	movs	r3, #1
 8004556:	623b      	str	r3, [r7, #32]
  uint8_t reg;

  for(i=0; i<n_runs; i++)
 8004558:	2300      	movs	r3, #0
 800455a:	627b      	str	r3, [r7, #36]	; 0x24
 800455c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	429a      	cmp	r2, r3
 8004562:	da32      	bge.n	80045ca <_ZN10PozyxClass7regReadEhPhi+0xf2>
  {
    int offset = i*BUFFER_LENGTH;
 8004564:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004566:	4613      	mov	r3, r2
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	4413      	add	r3, r2
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	61bb      	str	r3, [r7, #24]
    reg = reg_address+offset;
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	b2da      	uxtb	r2, r3
 8004574:	7bfb      	ldrb	r3, [r7, #15]
 8004576:	4413      	add	r3, r2
 8004578:	b2db      	uxtb	r3, r3
 800457a:	75fb      	strb	r3, [r7, #23]

    if(i+1 != n_runs){
 800457c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457e:	1c5a      	adds	r2, r3, #1
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	429a      	cmp	r2, r3
 8004584:	d00d      	beq.n	80045a2 <_ZN10PozyxClass7regReadEhPhi+0xca>
      status &= i2cWriteRead(&reg, 1, pData+offset, BUFFER_LENGTH);
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	68ba      	ldr	r2, [r7, #8]
 800458a:	441a      	add	r2, r3
 800458c:	f107 0017 	add.w	r0, r7, #23
 8004590:	2314      	movs	r3, #20
 8004592:	2101      	movs	r1, #1
 8004594:	f000 fc00 	bl	8004d98 <_ZN10PozyxClass12i2cWriteReadEPhiS0_i>
 8004598:	4602      	mov	r2, r0
 800459a:	6a3b      	ldr	r3, [r7, #32]
 800459c:	4013      	ands	r3, r2
 800459e:	623b      	str	r3, [r7, #32]
 80045a0:	e00f      	b.n	80045c2 <_ZN10PozyxClass7regReadEhPhi+0xea>
    }else{
      status &= i2cWriteRead(&reg, 1, pData+offset, size-offset);
 80045a2:	69bb      	ldr	r3, [r7, #24]
 80045a4:	68ba      	ldr	r2, [r7, #8]
 80045a6:	18d1      	adds	r1, r2, r3
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	69bb      	ldr	r3, [r7, #24]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	f107 0017 	add.w	r0, r7, #23
 80045b2:	460a      	mov	r2, r1
 80045b4:	2101      	movs	r1, #1
 80045b6:	f000 fbef 	bl	8004d98 <_ZN10PozyxClass12i2cWriteReadEPhiS0_i>
 80045ba:	4602      	mov	r2, r0
 80045bc:	6a3b      	ldr	r3, [r7, #32]
 80045be:	4013      	ands	r3, r2
 80045c0:	623b      	str	r3, [r7, #32]
  for(i=0; i<n_runs; i++)
 80045c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c4:	3301      	adds	r3, #1
 80045c6:	627b      	str	r3, [r7, #36]	; 0x24
 80045c8:	e7c8      	b.n	800455c <_ZN10PozyxClass7regReadEhPhi+0x84>
    }
  }

  return status;
 80045ca:	6a3b      	ldr	r3, [r7, #32]
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3728      	adds	r7, #40	; 0x28
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}

080045d4 <_ZN10PozyxClass8regWriteEhPhi>:

/**
  * Writes a number of bytes to the specified pozyx register address using I2C
  */
int PozyxClass::regWrite(uint8_t reg_address, uint8_t *pData, int size)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b088      	sub	sp, #32
 80045d8:	af00      	add	r7, sp, #0
 80045da:	4603      	mov	r3, r0
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
 80045e0:	73fb      	strb	r3, [r7, #15]
  // BUFFER_LENGTH is defined in wire.h, it limits the maximum amount of bytes that can be transmitted/received with i2c in one go
  // because of this, we may have to split up the i2c writes in smaller chunks

  if(!IS_REG_WRITABLE(reg_address))
 80045e2:	7bfb      	ldrb	r3, [r7, #15]
 80045e4:	2b0f      	cmp	r3, #15
 80045e6:	dd02      	ble.n	80045ee <_ZN10PozyxClass8regWriteEhPhi+0x1a>
 80045e8:	7bfb      	ldrb	r3, [r7, #15]
 80045ea:	2b11      	cmp	r3, #17
 80045ec:	dd19      	ble.n	8004622 <_ZN10PozyxClass8regWriteEhPhi+0x4e>
 80045ee:	7bfb      	ldrb	r3, [r7, #15]
 80045f0:	2b13      	cmp	r3, #19
 80045f2:	dd02      	ble.n	80045fa <_ZN10PozyxClass8regWriteEhPhi+0x26>
 80045f4:	7bfb      	ldrb	r3, [r7, #15]
 80045f6:	2b23      	cmp	r3, #35	; 0x23
 80045f8:	dd13      	ble.n	8004622 <_ZN10PozyxClass8regWriteEhPhi+0x4e>
 80045fa:	7bfb      	ldrb	r3, [r7, #15]
 80045fc:	2b26      	cmp	r3, #38	; 0x26
 80045fe:	dd02      	ble.n	8004606 <_ZN10PozyxClass8regWriteEhPhi+0x32>
 8004600:	7bfb      	ldrb	r3, [r7, #15]
 8004602:	2b2a      	cmp	r3, #42	; 0x2a
 8004604:	dd0d      	ble.n	8004622 <_ZN10PozyxClass8regWriteEhPhi+0x4e>
 8004606:	7bfb      	ldrb	r3, [r7, #15]
 8004608:	2b2f      	cmp	r3, #47	; 0x2f
 800460a:	dd02      	ble.n	8004612 <_ZN10PozyxClass8regWriteEhPhi+0x3e>
 800460c:	7bfb      	ldrb	r3, [r7, #15]
 800460e:	2b3b      	cmp	r3, #59	; 0x3b
 8004610:	dd07      	ble.n	8004622 <_ZN10PozyxClass8regWriteEhPhi+0x4e>
 8004612:	7bfb      	ldrb	r3, [r7, #15]
 8004614:	2b84      	cmp	r3, #132	; 0x84
 8004616:	dd02      	ble.n	800461e <_ZN10PozyxClass8regWriteEhPhi+0x4a>
 8004618:	7bfb      	ldrb	r3, [r7, #15]
 800461a:	2b88      	cmp	r3, #136	; 0x88
 800461c:	dd01      	ble.n	8004622 <_ZN10PozyxClass8regWriteEhPhi+0x4e>
    return POZYX_FAILURE;
 800461e:	2300      	movs	r3, #0
 8004620:	e04e      	b.n	80046c0 <_ZN10PozyxClass8regWriteEhPhi+0xec>

  int n_runs = ceil((float)size / BUFFER_LENGTH);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	ee07 3a90 	vmov	s15, r3
 8004628:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800462c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8004630:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004634:	eeb0 0a66 	vmov.f32	s0, s13
 8004638:	f7ff fe32 	bl	80042a0 <_ZSt4ceilf>
 800463c:	eef0 7a40 	vmov.f32	s15, s0
 8004640:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004644:	ee17 3a90 	vmov	r3, s15
 8004648:	617b      	str	r3, [r7, #20]
  int i;
  int status = 1;
 800464a:	2301      	movs	r3, #1
 800464c:	61bb      	str	r3, [r7, #24]

  for(i=0; i<n_runs; i++)
 800464e:	2300      	movs	r3, #0
 8004650:	61fb      	str	r3, [r7, #28]
 8004652:	69fa      	ldr	r2, [r7, #28]
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	429a      	cmp	r2, r3
 8004658:	da31      	bge.n	80046be <_ZN10PozyxClass8regWriteEhPhi+0xea>
  {
    int offset = i*BUFFER_LENGTH;
 800465a:	69fa      	ldr	r2, [r7, #28]
 800465c:	4613      	mov	r3, r2
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	4413      	add	r3, r2
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	613b      	str	r3, [r7, #16]
    if(i+1 != n_runs){
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	1c5a      	adds	r2, r3, #1
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	429a      	cmp	r2, r3
 800466e:	d010      	beq.n	8004692 <_ZN10PozyxClass8regWriteEhPhi+0xbe>
      status &= i2cWriteWrite(reg_address+offset, pData+offset, BUFFER_LENGTH);
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	b2da      	uxtb	r2, r3
 8004674:	7bfb      	ldrb	r3, [r7, #15]
 8004676:	4413      	add	r3, r2
 8004678:	b2d8      	uxtb	r0, r3
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	68ba      	ldr	r2, [r7, #8]
 800467e:	4413      	add	r3, r2
 8004680:	2214      	movs	r2, #20
 8004682:	4619      	mov	r1, r3
 8004684:	f000 fb66 	bl	8004d54 <_ZN10PozyxClass13i2cWriteWriteEhPKhi>
 8004688:	4602      	mov	r2, r0
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	4013      	ands	r3, r2
 800468e:	61bb      	str	r3, [r7, #24]
 8004690:	e011      	b.n	80046b6 <_ZN10PozyxClass8regWriteEhPhi+0xe2>
    }else{
      status &= i2cWriteWrite(reg_address+offset, pData+offset, size-offset);
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	b2da      	uxtb	r2, r3
 8004696:	7bfb      	ldrb	r3, [r7, #15]
 8004698:	4413      	add	r3, r2
 800469a:	b2d8      	uxtb	r0, r3
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	68ba      	ldr	r2, [r7, #8]
 80046a0:	18d1      	adds	r1, r2, r3
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	461a      	mov	r2, r3
 80046aa:	f000 fb53 	bl	8004d54 <_ZN10PozyxClass13i2cWriteWriteEhPKhi>
 80046ae:	4602      	mov	r2, r0
 80046b0:	69bb      	ldr	r3, [r7, #24]
 80046b2:	4013      	ands	r3, r2
 80046b4:	61bb      	str	r3, [r7, #24]
  for(i=0; i<n_runs; i++)
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	3301      	adds	r3, #1
 80046ba:	61fb      	str	r3, [r7, #28]
 80046bc:	e7c9      	b.n	8004652 <_ZN10PozyxClass8regWriteEhPhi+0x7e>
    }
  }

  return status;
 80046be:	69bb      	ldr	r3, [r7, #24]
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	3720      	adds	r7, #32
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <_ZN10PozyxClass11regFunctionEhPhiS0_i>:

/**
  * Call a register function using i2c with given parameters, the data from the function is stored in pData
  */
int PozyxClass::regFunction(uint8_t reg_address, uint8_t *params, int param_size, uint8_t *pData, int size)
{
 80046c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046cc:	b08f      	sub	sp, #60	; 0x3c
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	61b9      	str	r1, [r7, #24]
 80046d2:	617a      	str	r2, [r7, #20]
 80046d4:	613b      	str	r3, [r7, #16]
 80046d6:	4603      	mov	r3, r0
 80046d8:	77fb      	strb	r3, [r7, #31]

  memcpy(pData, read_data+1, size);


  // the first byte that a function returns is always it's success indicator, so we simply pass this through
  return read_data[0];
 80046da:	466b      	mov	r3, sp
 80046dc:	607b      	str	r3, [r7, #4]
  assert(BUFFER_LENGTH >= size+1);           // Arduino-specific code for the i2c
 80046de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80046e0:	3301      	adds	r3, #1
 80046e2:	2b14      	cmp	r3, #20
 80046e4:	dd04      	ble.n	80046f0 <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x28>
 80046e6:	22e9      	movs	r2, #233	; 0xe9
 80046e8:	4943      	ldr	r1, [pc, #268]	; (80047f8 <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x130>)
 80046ea:	4844      	ldr	r0, [pc, #272]	; (80047fc <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x134>)
 80046ec:	f000 fc9e 	bl	800502c <_Z14__assert_pozyxPKcS0_i>
  assert(BUFFER_LENGTH >= param_size+1);     // Arduino-specific code for the i2c
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	3301      	adds	r3, #1
 80046f4:	2b14      	cmp	r3, #20
 80046f6:	dd04      	ble.n	8004702 <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x3a>
 80046f8:	22ea      	movs	r2, #234	; 0xea
 80046fa:	493f      	ldr	r1, [pc, #252]	; (80047f8 <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x130>)
 80046fc:	483f      	ldr	r0, [pc, #252]	; (80047fc <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x134>)
 80046fe:	f000 fc95 	bl	800502c <_Z14__assert_pozyxPKcS0_i>
  if(!IS_FUNCTIONCALL(reg_address))
 8004702:	7ffb      	ldrb	r3, [r7, #31]
 8004704:	2baf      	cmp	r3, #175	; 0xaf
 8004706:	dd02      	ble.n	800470e <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x46>
 8004708:	7ffb      	ldrb	r3, [r7, #31]
 800470a:	2bbb      	cmp	r3, #187	; 0xbb
 800470c:	dd07      	ble.n	800471e <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x56>
 800470e:	7ffb      	ldrb	r3, [r7, #31]
 8004710:	2bbf      	cmp	r3, #191	; 0xbf
 8004712:	dd02      	ble.n	800471a <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x52>
 8004714:	7ffb      	ldrb	r3, [r7, #31]
 8004716:	2bc8      	cmp	r3, #200	; 0xc8
 8004718:	dd01      	ble.n	800471e <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x56>
    return POZYX_FAILURE;
 800471a:	2300      	movs	r3, #0
 800471c:	e064      	b.n	80047e8 <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x120>
  uint8_t write_data[param_size+1];
 800471e:	697a      	ldr	r2, [r7, #20]
 8004720:	637a      	str	r2, [r7, #52]	; 0x34
 8004722:	4613      	mov	r3, r2
 8004724:	3301      	adds	r3, #1
 8004726:	f04f 0400 	mov.w	r4, #0
 800472a:	00e1      	lsls	r1, r4, #3
 800472c:	60f9      	str	r1, [r7, #12]
 800472e:	68f9      	ldr	r1, [r7, #12]
 8004730:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8004734:	60f9      	str	r1, [r7, #12]
 8004736:	00db      	lsls	r3, r3, #3
 8004738:	60bb      	str	r3, [r7, #8]
 800473a:	4613      	mov	r3, r2
 800473c:	3301      	adds	r3, #1
 800473e:	f04f 0400 	mov.w	r4, #0
 8004742:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 8004746:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 800474a:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 800474e:	4613      	mov	r3, r2
 8004750:	3301      	adds	r3, #1
 8004752:	3307      	adds	r3, #7
 8004754:	08db      	lsrs	r3, r3, #3
 8004756:	00db      	lsls	r3, r3, #3
 8004758:	ebad 0d03 	sub.w	sp, sp, r3
 800475c:	466b      	mov	r3, sp
 800475e:	3300      	adds	r3, #0
 8004760:	633b      	str	r3, [r7, #48]	; 0x30
  write_data[0] = reg_address;
 8004762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004764:	7ffa      	ldrb	r2, [r7, #31]
 8004766:	701a      	strb	r2, [r3, #0]
  memcpy(write_data+1, params, param_size);
 8004768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800476a:	3301      	adds	r3, #1
 800476c:	697a      	ldr	r2, [r7, #20]
 800476e:	69b9      	ldr	r1, [r7, #24]
 8004770:	4618      	mov	r0, r3
 8004772:	f001 f80f 	bl	8005794 <memcpy>
  uint8_t read_data[size+1];
 8004776:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004778:	62fa      	str	r2, [r7, #44]	; 0x2c
 800477a:	4613      	mov	r3, r2
 800477c:	3301      	adds	r3, #1
 800477e:	f04f 0400 	mov.w	r4, #0
 8004782:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8004786:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 800478a:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 800478e:	4613      	mov	r3, r2
 8004790:	3301      	adds	r3, #1
 8004792:	f04f 0400 	mov.w	r4, #0
 8004796:	00e6      	lsls	r6, r4, #3
 8004798:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 800479c:	00dd      	lsls	r5, r3, #3
 800479e:	4613      	mov	r3, r2
 80047a0:	3301      	adds	r3, #1
 80047a2:	3307      	adds	r3, #7
 80047a4:	08db      	lsrs	r3, r3, #3
 80047a6:	00db      	lsls	r3, r3, #3
 80047a8:	ebad 0d03 	sub.w	sp, sp, r3
 80047ac:	466b      	mov	r3, sp
 80047ae:	3300      	adds	r3, #0
 80047b0:	62bb      	str	r3, [r7, #40]	; 0x28
  status = i2cWriteRead(write_data, param_size + 1, read_data, size+1);
 80047b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	1c59      	adds	r1, r3, #1
 80047b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80047bc:	3301      	adds	r3, #1
 80047be:	f000 faeb 	bl	8004d98 <_ZN10PozyxClass12i2cWriteReadEPhiS0_i>
 80047c2:	4603      	mov	r3, r0
 80047c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status == POZYX_FAILURE)
 80047c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d102      	bne.n	80047d6 <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x10e>
    return status;
 80047d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80047d4:	e008      	b.n	80047e8 <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x120>
  memcpy(pData, read_data+1, size);
 80047d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047d8:	3301      	adds	r3, #1
 80047da:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80047dc:	4619      	mov	r1, r3
 80047de:	6938      	ldr	r0, [r7, #16]
 80047e0:	f000 ffd8 	bl	8005794 <memcpy>
  return read_data[0];
 80047e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	f8d7 d004 	ldr.w	sp, [r7, #4]
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	373c      	adds	r7, #60	; 0x3c
 80047f0:	46bd      	mov	sp, r7
 80047f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047f6:	bf00      	nop
 80047f8:	0800587c 	.word	0x0800587c
 80047fc:	0800589c 	.word	0x0800589c

08004800 <_ZN10PozyxClass14remoteRegWriteEthPhi>:

/**
 * Wirelessly write a number of bytes to a specified register address on a remote Pozyx device using UWB.
 */
int PozyxClass::remoteRegWrite(uint16_t destination, uint8_t reg_address, uint8_t *pData, int size)
{
 8004800:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004804:	b08d      	sub	sp, #52	; 0x34
 8004806:	af02      	add	r7, sp, #8
 8004808:	60ba      	str	r2, [r7, #8]
 800480a:	607b      	str	r3, [r7, #4]
 800480c:	4603      	mov	r3, r0
 800480e:	81fb      	strh	r3, [r7, #14]
 8004810:	460b      	mov	r3, r1
 8004812:	737b      	strb	r3, [r7, #13]
    }
  }else{
    return POZYX_TIMEOUT;
  }

  return status;
 8004814:	466b      	mov	r3, sp
 8004816:	461e      	mov	r6, r3
  if(!IS_REG_WRITABLE(reg_address))      return POZYX_FAILURE;    // the register is not writable
 8004818:	7b7b      	ldrb	r3, [r7, #13]
 800481a:	2b0f      	cmp	r3, #15
 800481c:	dd02      	ble.n	8004824 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x24>
 800481e:	7b7b      	ldrb	r3, [r7, #13]
 8004820:	2b11      	cmp	r3, #17
 8004822:	dd19      	ble.n	8004858 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x58>
 8004824:	7b7b      	ldrb	r3, [r7, #13]
 8004826:	2b13      	cmp	r3, #19
 8004828:	dd02      	ble.n	8004830 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x30>
 800482a:	7b7b      	ldrb	r3, [r7, #13]
 800482c:	2b23      	cmp	r3, #35	; 0x23
 800482e:	dd13      	ble.n	8004858 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x58>
 8004830:	7b7b      	ldrb	r3, [r7, #13]
 8004832:	2b26      	cmp	r3, #38	; 0x26
 8004834:	dd02      	ble.n	800483c <_ZN10PozyxClass14remoteRegWriteEthPhi+0x3c>
 8004836:	7b7b      	ldrb	r3, [r7, #13]
 8004838:	2b2a      	cmp	r3, #42	; 0x2a
 800483a:	dd0d      	ble.n	8004858 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x58>
 800483c:	7b7b      	ldrb	r3, [r7, #13]
 800483e:	2b2f      	cmp	r3, #47	; 0x2f
 8004840:	dd02      	ble.n	8004848 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x48>
 8004842:	7b7b      	ldrb	r3, [r7, #13]
 8004844:	2b3b      	cmp	r3, #59	; 0x3b
 8004846:	dd07      	ble.n	8004858 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x58>
 8004848:	7b7b      	ldrb	r3, [r7, #13]
 800484a:	2b84      	cmp	r3, #132	; 0x84
 800484c:	dd02      	ble.n	8004854 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x54>
 800484e:	7b7b      	ldrb	r3, [r7, #13]
 8004850:	2b88      	cmp	r3, #136	; 0x88
 8004852:	dd01      	ble.n	8004858 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x58>
 8004854:	2300      	movs	r3, #0
 8004856:	e074      	b.n	8004942 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x142>
  if(size > MAX_BUF_SIZE-1)              return POZYX_FAILURE;    // trying to write too much data
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b63      	cmp	r3, #99	; 0x63
 800485c:	dd01      	ble.n	8004862 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x62>
 800485e:	2300      	movs	r3, #0
 8004860:	e06f      	b.n	8004942 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x142>
  int status = 0;
 8004862:	2300      	movs	r3, #0
 8004864:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t tmp_data[size+1];
 8004866:	6879      	ldr	r1, [r7, #4]
 8004868:	6239      	str	r1, [r7, #32]
 800486a:	460b      	mov	r3, r1
 800486c:	3301      	adds	r3, #1
 800486e:	461a      	mov	r2, r3
 8004870:	f04f 0300 	mov.w	r3, #0
 8004874:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8004878:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800487c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8004880:	460b      	mov	r3, r1
 8004882:	3301      	adds	r3, #1
 8004884:	461a      	mov	r2, r3
 8004886:	f04f 0300 	mov.w	r3, #0
 800488a:	00dd      	lsls	r5, r3, #3
 800488c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004890:	00d4      	lsls	r4, r2, #3
 8004892:	460b      	mov	r3, r1
 8004894:	3301      	adds	r3, #1
 8004896:	3307      	adds	r3, #7
 8004898:	08db      	lsrs	r3, r3, #3
 800489a:	00db      	lsls	r3, r3, #3
 800489c:	ebad 0d03 	sub.w	sp, sp, r3
 80048a0:	ab02      	add	r3, sp, #8
 80048a2:	3300      	adds	r3, #0
 80048a4:	61fb      	str	r3, [r7, #28]
  tmp_data[0] = 0;
 80048a6:	69fb      	ldr	r3, [r7, #28]
 80048a8:	2200      	movs	r2, #0
 80048aa:	701a      	strb	r2, [r3, #0]
  tmp_data[1] = reg_address;              // the first byte is the register address we want to start writing to.
 80048ac:	69fb      	ldr	r3, [r7, #28]
 80048ae:	7b7a      	ldrb	r2, [r7, #13]
 80048b0:	705a      	strb	r2, [r3, #1]
  memcpy(tmp_data+2, pData, size);         // the remaining bytes are the data bytes to be written starting at the register address.
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	3302      	adds	r3, #2
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	68b9      	ldr	r1, [r7, #8]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f000 ff6a 	bl	8005794 <memcpy>
  status = regFunction(POZYX_TX_DATA, (uint8_t *)&tmp_data, size+2, NULL, 0);
 80048c0:	69f9      	ldr	r1, [r7, #28]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	1c9a      	adds	r2, r3, #2
 80048c6:	2300      	movs	r3, #0
 80048c8:	9300      	str	r3, [sp, #0]
 80048ca:	2300      	movs	r3, #0
 80048cc:	20b2      	movs	r0, #178	; 0xb2
 80048ce:	f7ff fefb 	bl	80046c8 <_ZN10PozyxClass11regFunctionEhPhiS0_i>
 80048d2:	4603      	mov	r3, r0
 80048d4:	627b      	str	r3, [r7, #36]	; 0x24
  if(status == POZYX_FAILURE)
 80048d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d101      	bne.n	80048e0 <_ZN10PozyxClass14remoteRegWriteEthPhi+0xe0>
    return status;
 80048dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048de:	e030      	b.n	8004942 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x142>
  params[0] = (uint8_t)destination;
 80048e0:	89fb      	ldrh	r3, [r7, #14]
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	763b      	strb	r3, [r7, #24]
  params[1] = (uint8_t)(destination>>8);
 80048e6:	89fb      	ldrh	r3, [r7, #14]
 80048e8:	121b      	asrs	r3, r3, #8
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	767b      	strb	r3, [r7, #25]
  params[2] = 0x04;    // flag to indicate a register write
 80048ee:	2304      	movs	r3, #4
 80048f0:	76bb      	strb	r3, [r7, #26]
  uint8_t int_status = 0;
 80048f2:	2300      	movs	r3, #0
 80048f4:	75fb      	strb	r3, [r7, #23]
  regRead(POZYX_INT_STATUS, &int_status, 1);      // first clear out the interrupt status register by reading from it
 80048f6:	f107 0317 	add.w	r3, r7, #23
 80048fa:	2201      	movs	r2, #1
 80048fc:	4619      	mov	r1, r3
 80048fe:	2005      	movs	r0, #5
 8004900:	f7ff fdea 	bl	80044d8 <_ZN10PozyxClass7regReadEhPhi>
  status = regFunction(POZYX_TX_SEND, (uint8_t *)&params, 3, NULL, 0);
 8004904:	f107 0118 	add.w	r1, r7, #24
 8004908:	2300      	movs	r3, #0
 800490a:	9300      	str	r3, [sp, #0]
 800490c:	2300      	movs	r3, #0
 800490e:	2203      	movs	r2, #3
 8004910:	20b3      	movs	r0, #179	; 0xb3
 8004912:	f7ff fed9 	bl	80046c8 <_ZN10PozyxClass11regFunctionEhPhiS0_i>
 8004916:	4603      	mov	r3, r0
 8004918:	627b      	str	r3, [r7, #36]	; 0x24
  if (waitForFlag_safe(POZYX_INT_STATUS_FUNC | POZYX_INT_STATUS_ERR, 100, &int_status)){
 800491a:	f107 0317 	add.w	r3, r7, #23
 800491e:	461a      	mov	r2, r3
 8004920:	2164      	movs	r1, #100	; 0x64
 8004922:	2011      	movs	r0, #17
 8004924:	f7ff fd1c 	bl	8004360 <_ZN10PozyxClass16waitForFlag_safeEhiPh>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d008      	beq.n	8004940 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x140>
    if((int_status & POZYX_INT_STATUS_ERR) == POZYX_INT_STATUS_ERR)
 800492e:	7dfb      	ldrb	r3, [r7, #23]
 8004930:	f003 0301 	and.w	r3, r3, #1
 8004934:	2b00      	cmp	r3, #0
 8004936:	d001      	beq.n	800493c <_ZN10PozyxClass14remoteRegWriteEthPhi+0x13c>
      return POZYX_FAILURE;
 8004938:	2300      	movs	r3, #0
 800493a:	e002      	b.n	8004942 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x142>
      return POZYX_SUCCESS;
 800493c:	2301      	movs	r3, #1
 800493e:	e000      	b.n	8004942 <_ZN10PozyxClass14remoteRegWriteEthPhi+0x142>
    return POZYX_TIMEOUT;
 8004940:	2308      	movs	r3, #8
 8004942:	46b5      	mov	sp, r6
}
 8004944:	4618      	mov	r0, r3
 8004946:	372c      	adds	r7, #44	; 0x2c
 8004948:	46bd      	mov	sp, r7
 800494a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800494e <_ZN10PozyxClass13remoteRegReadEthPhi>:

/**
 * Wirelessly read a number of bytes from a specified register address on a remote Pozyx device using UWB.
 */
int PozyxClass::remoteRegRead(uint16_t destination, uint8_t reg_address, uint8_t *pData, int size)
{
 800494e:	b580      	push	{r7, lr}
 8004950:	b08c      	sub	sp, #48	; 0x30
 8004952:	af02      	add	r7, sp, #8
 8004954:	60ba      	str	r2, [r7, #8]
 8004956:	607b      	str	r3, [r7, #4]
 8004958:	4603      	mov	r3, r0
 800495a:	81fb      	strh	r3, [r7, #14]
 800495c:	460b      	mov	r3, r1
 800495e:	737b      	strb	r3, [r7, #13]
  // some checks
  if(!IS_REG_READABLE(reg_address))      return POZYX_FAILURE;        // the register is not readable
 8004960:	7b7b      	ldrb	r3, [r7, #13]
 8004962:	2b06      	cmp	r3, #6
 8004964:	dd1f      	ble.n	80049a6 <_ZN10PozyxClass13remoteRegReadEthPhi+0x58>
 8004966:	7b7b      	ldrb	r3, [r7, #13]
 8004968:	2b0f      	cmp	r3, #15
 800496a:	dd02      	ble.n	8004972 <_ZN10PozyxClass13remoteRegReadEthPhi+0x24>
 800496c:	7b7b      	ldrb	r3, [r7, #13]
 800496e:	2b11      	cmp	r3, #17
 8004970:	dd19      	ble.n	80049a6 <_ZN10PozyxClass13remoteRegReadEthPhi+0x58>
 8004972:	7b7b      	ldrb	r3, [r7, #13]
 8004974:	2b13      	cmp	r3, #19
 8004976:	dd02      	ble.n	800497e <_ZN10PozyxClass13remoteRegReadEthPhi+0x30>
 8004978:	7b7b      	ldrb	r3, [r7, #13]
 800497a:	2b23      	cmp	r3, #35	; 0x23
 800497c:	dd13      	ble.n	80049a6 <_ZN10PozyxClass13remoteRegReadEthPhi+0x58>
 800497e:	7b7b      	ldrb	r3, [r7, #13]
 8004980:	2b26      	cmp	r3, #38	; 0x26
 8004982:	dd02      	ble.n	800498a <_ZN10PozyxClass13remoteRegReadEthPhi+0x3c>
 8004984:	7b7b      	ldrb	r3, [r7, #13]
 8004986:	2b2a      	cmp	r3, #42	; 0x2a
 8004988:	dd0d      	ble.n	80049a6 <_ZN10PozyxClass13remoteRegReadEthPhi+0x58>
 800498a:	7b7b      	ldrb	r3, [r7, #13]
 800498c:	2b2f      	cmp	r3, #47	; 0x2f
 800498e:	dd02      	ble.n	8004996 <_ZN10PozyxClass13remoteRegReadEthPhi+0x48>
 8004990:	7b7b      	ldrb	r3, [r7, #13]
 8004992:	2b47      	cmp	r3, #71	; 0x47
 8004994:	dd07      	ble.n	80049a6 <_ZN10PozyxClass13remoteRegReadEthPhi+0x58>
 8004996:	7b7b      	ldrb	r3, [r7, #13]
 8004998:	2b4d      	cmp	r3, #77	; 0x4d
 800499a:	dd02      	ble.n	80049a2 <_ZN10PozyxClass13remoteRegReadEthPhi+0x54>
 800499c:	7b7b      	ldrb	r3, [r7, #13]
 800499e:	2b88      	cmp	r3, #136	; 0x88
 80049a0:	dd01      	ble.n	80049a6 <_ZN10PozyxClass13remoteRegReadEthPhi+0x58>
 80049a2:	2300      	movs	r3, #0
 80049a4:	e082      	b.n	8004aac <_ZN10PozyxClass13remoteRegReadEthPhi+0x15e>
  if(size > MAX_BUF_SIZE)                return POZYX_FAILURE;        // trying to read too much data
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2b64      	cmp	r3, #100	; 0x64
 80049aa:	dd01      	ble.n	80049b0 <_ZN10PozyxClass13remoteRegReadEthPhi+0x62>
 80049ac:	2300      	movs	r3, #0
 80049ae:	e07d      	b.n	8004aac <_ZN10PozyxClass13remoteRegReadEthPhi+0x15e>
  if(destination == 0)                   return POZYX_FAILURE;        // remote read not allowed in broadcast mode
 80049b0:	89fb      	ldrh	r3, [r7, #14]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d101      	bne.n	80049ba <_ZN10PozyxClass13remoteRegReadEthPhi+0x6c>
 80049b6:	2300      	movs	r3, #0
 80049b8:	e078      	b.n	8004aac <_ZN10PozyxClass13remoteRegReadEthPhi+0x15e>

  int status = 0;
 80049ba:	2300      	movs	r3, #0
 80049bc:	627b      	str	r3, [r7, #36]	; 0x24

  // first prepare the packet to send
  uint8_t tmp_data[3];
  tmp_data[0] = 0;                  // the offset in the TX buffer
 80049be:	2300      	movs	r3, #0
 80049c0:	773b      	strb	r3, [r7, #28]
  tmp_data[1] = reg_address;        // the first byte is the register address we want to start reading from
 80049c2:	7b7b      	ldrb	r3, [r7, #13]
 80049c4:	777b      	strb	r3, [r7, #29]
  tmp_data[2] = size;               // the number of bytes to read starting from the register address
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	77bb      	strb	r3, [r7, #30]
  status = regFunction(POZYX_TX_DATA, (uint8_t *)&tmp_data, 3, NULL, 0);
 80049cc:	f107 011c 	add.w	r1, r7, #28
 80049d0:	2300      	movs	r3, #0
 80049d2:	9300      	str	r3, [sp, #0]
 80049d4:	2300      	movs	r3, #0
 80049d6:	2203      	movs	r2, #3
 80049d8:	20b2      	movs	r0, #178	; 0xb2
 80049da:	f7ff fe75 	bl	80046c8 <_ZN10PozyxClass11regFunctionEhPhiS0_i>
 80049de:	4603      	mov	r3, r0
 80049e0:	627b      	str	r3, [r7, #36]	; 0x24

  // stop if POZYX_TX_DATA returned an error.
  if(status == POZYX_FAILURE)
 80049e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d101      	bne.n	80049ec <_ZN10PozyxClass13remoteRegReadEthPhi+0x9e>
    return status;
 80049e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ea:	e05f      	b.n	8004aac <_ZN10PozyxClass13remoteRegReadEthPhi+0x15e>

  // send the packet
  uint8_t params[3];
  params[0] = (uint8_t)destination;
 80049ec:	89fb      	ldrh	r3, [r7, #14]
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	763b      	strb	r3, [r7, #24]
  params[1] = (uint8_t)(destination>>8);
 80049f2:	89fb      	ldrh	r3, [r7, #14]
 80049f4:	121b      	asrs	r3, r3, #8
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	767b      	strb	r3, [r7, #25]
  params[2] = 0x02;    // flag to indicate a register read
 80049fa:	2302      	movs	r3, #2
 80049fc:	76bb      	strb	r3, [r7, #26]

  uint8_t int_status = 0;
 80049fe:	2300      	movs	r3, #0
 8004a00:	75fb      	strb	r3, [r7, #23]
  regRead(POZYX_INT_STATUS, &int_status, 1);      // first clear out the interrupt status register by reading from it
 8004a02:	f107 0317 	add.w	r3, r7, #23
 8004a06:	2201      	movs	r2, #1
 8004a08:	4619      	mov	r1, r3
 8004a0a:	2005      	movs	r0, #5
 8004a0c:	f7ff fd64 	bl	80044d8 <_ZN10PozyxClass7regReadEhPhi>
  status = regFunction(POZYX_TX_SEND, (uint8_t *)&params, 3, NULL, 0);
 8004a10:	f107 0118 	add.w	r1, r7, #24
 8004a14:	2300      	movs	r3, #0
 8004a16:	9300      	str	r3, [sp, #0]
 8004a18:	2300      	movs	r3, #0
 8004a1a:	2203      	movs	r2, #3
 8004a1c:	20b3      	movs	r0, #179	; 0xb3
 8004a1e:	f7ff fe53 	bl	80046c8 <_ZN10PozyxClass11regFunctionEhPhiS0_i>
 8004a22:	4603      	mov	r3, r0
 8004a24:	627b      	str	r3, [r7, #36]	; 0x24

  // stop if POZYX_TX_SEND returned an error.
  if(status == POZYX_FAILURE)
 8004a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d101      	bne.n	8004a30 <_ZN10PozyxClass13remoteRegReadEthPhi+0xe2>
    return status;
 8004a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a2e:	e03d      	b.n	8004aac <_ZN10PozyxClass13remoteRegReadEthPhi+0x15e>

  // wait up to x ms to receive a response
  if(waitForFlag_safe(POZYX_INT_STATUS_FUNC | POZYX_INT_STATUS_ERR, 1000, &int_status))
 8004a30:	f107 0317 	add.w	r3, r7, #23
 8004a34:	461a      	mov	r2, r3
 8004a36:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004a3a:	2011      	movs	r0, #17
 8004a3c:	f7ff fc90 	bl	8004360 <_ZN10PozyxClass16waitForFlag_safeEhiPh>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d031      	beq.n	8004aaa <_ZN10PozyxClass13remoteRegReadEthPhi+0x15c>
  {
    if((int_status & POZYX_INT_STATUS_ERR) == POZYX_INT_STATUS_ERR)
 8004a46:	7dfb      	ldrb	r3, [r7, #23]
 8004a48:	f003 0301 	and.w	r3, r3, #1
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d001      	beq.n	8004a54 <_ZN10PozyxClass13remoteRegReadEthPhi+0x106>
    {
      // An error occured during positioning.
      // Please read out the register POZYX_ERRORCODE to obtain more information about the error
      return POZYX_FAILURE;
 8004a50:	2300      	movs	r3, #0
 8004a52:	e02b      	b.n	8004aac <_ZN10PozyxClass13remoteRegReadEthPhi+0x15e>
    }else{
      // we received a response, now get some information about the response
      uint8_t rx_info[3]= {0,0,0};
 8004a54:	2300      	movs	r3, #0
 8004a56:	753b      	strb	r3, [r7, #20]
 8004a58:	2300      	movs	r3, #0
 8004a5a:	757b      	strb	r3, [r7, #21]
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	75bb      	strb	r3, [r7, #22]
      regRead(POZYX_RX_NETWORK_ID, rx_info, 3);
 8004a60:	f107 0314 	add.w	r3, r7, #20
 8004a64:	2203      	movs	r2, #3
 8004a66:	4619      	mov	r1, r3
 8004a68:	2082      	movs	r0, #130	; 0x82
 8004a6a:	f7ff fd35 	bl	80044d8 <_ZN10PozyxClass7regReadEhPhi>
      uint16_t remote_network_id = rx_info[0] + ((uint16_t)rx_info[1]<<8);
 8004a6e:	7d3b      	ldrb	r3, [r7, #20]
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	7d7b      	ldrb	r3, [r7, #21]
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	021b      	lsls	r3, r3, #8
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	4413      	add	r3, r2
 8004a7c:	847b      	strh	r3, [r7, #34]	; 0x22
      uint8_t data_len = rx_info[2];
 8004a7e:	7dbb      	ldrb	r3, [r7, #22]
 8004a80:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

      if( remote_network_id == destination && data_len == size)
 8004a84:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8004a86:	89fb      	ldrh	r3, [r7, #14]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d10c      	bne.n	8004aa6 <_ZN10PozyxClass13remoteRegReadEthPhi+0x158>
 8004a8c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d107      	bne.n	8004aa6 <_ZN10PozyxClass13remoteRegReadEthPhi+0x158>
      {
        status = readRXBufferData(pData, size);
 8004a96:	6879      	ldr	r1, [r7, #4]
 8004a98:	68b8      	ldr	r0, [r7, #8]
 8004a9a:	f000 f8fd 	bl	8004c98 <_ZN10PozyxClass16readRXBufferDataEPhi>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	627b      	str	r3, [r7, #36]	; 0x24
        return status;
 8004aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa4:	e002      	b.n	8004aac <_ZN10PozyxClass13remoteRegReadEthPhi+0x15e>
      }else{
        return POZYX_FAILURE;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	e000      	b.n	8004aac <_ZN10PozyxClass13remoteRegReadEthPhi+0x15e>
      }
    }

  }else{
    // timeout
    return POZYX_TIMEOUT;
 8004aaa:	2308      	movs	r3, #8
  }
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3728      	adds	r7, #40	; 0x28
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i>:

/*
 * Wirelessly call a register function with given parameters on a remote Pozyx device using UWB, the data from the function is stored in pData
 */
int PozyxClass::remoteRegFunction(uint16_t destination, uint8_t reg_address, uint8_t *params, int param_size, uint8_t *pData, int size)
{
 8004ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ab8:	b091      	sub	sp, #68	; 0x44
 8004aba:	af02      	add	r7, sp, #8
 8004abc:	613a      	str	r2, [r7, #16]
 8004abe:	60fb      	str	r3, [r7, #12]
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	82fb      	strh	r3, [r7, #22]
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	757b      	strb	r3, [r7, #21]
    }

  }else{
    // timeout
    return POZYX_TIMEOUT;
  }
 8004ac8:	466b      	mov	r3, sp
 8004aca:	461e      	mov	r6, r3
  if(!IS_FUNCTIONCALL(reg_address))      return POZYX_FAILURE;        // the register is not a function
 8004acc:	7d7b      	ldrb	r3, [r7, #21]
 8004ace:	2baf      	cmp	r3, #175	; 0xaf
 8004ad0:	dd02      	ble.n	8004ad8 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x24>
 8004ad2:	7d7b      	ldrb	r3, [r7, #21]
 8004ad4:	2bbb      	cmp	r3, #187	; 0xbb
 8004ad6:	dd07      	ble.n	8004ae8 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x34>
 8004ad8:	7d7b      	ldrb	r3, [r7, #21]
 8004ada:	2bbf      	cmp	r3, #191	; 0xbf
 8004adc:	dd02      	ble.n	8004ae4 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x30>
 8004ade:	7d7b      	ldrb	r3, [r7, #21]
 8004ae0:	2bc8      	cmp	r3, #200	; 0xc8
 8004ae2:	dd01      	ble.n	8004ae8 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x34>
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	e0d1      	b.n	8004c8c <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d8>
  int status = 0;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	637b      	str	r3, [r7, #52]	; 0x34
  uint8_t tmp_data[param_size+2];
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	1c59      	adds	r1, r3, #1
 8004af0:	6339      	str	r1, [r7, #48]	; 0x30
 8004af2:	460b      	mov	r3, r1
 8004af4:	3301      	adds	r3, #1
 8004af6:	461a      	mov	r2, r3
 8004af8:	f04f 0300 	mov.w	r3, #0
 8004afc:	00d8      	lsls	r0, r3, #3
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	6878      	ldr	r0, [r7, #4]
 8004b02:	ea40 7052 	orr.w	r0, r0, r2, lsr #29
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	00d3      	lsls	r3, r2, #3
 8004b0a:	603b      	str	r3, [r7, #0]
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	3301      	adds	r3, #1
 8004b10:	461a      	mov	r2, r3
 8004b12:	f04f 0300 	mov.w	r3, #0
 8004b16:	ea4f 0bc3 	mov.w	fp, r3, lsl #3
 8004b1a:	ea4b 7b52 	orr.w	fp, fp, r2, lsr #29
 8004b1e:	ea4f 0ac2 	mov.w	sl, r2, lsl #3
 8004b22:	460b      	mov	r3, r1
 8004b24:	3301      	adds	r3, #1
 8004b26:	3307      	adds	r3, #7
 8004b28:	08db      	lsrs	r3, r3, #3
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	ebad 0d03 	sub.w	sp, sp, r3
 8004b30:	ab02      	add	r3, sp, #8
 8004b32:	3300      	adds	r3, #0
 8004b34:	62fb      	str	r3, [r7, #44]	; 0x2c
  tmp_data[0] = 0;
 8004b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b38:	2200      	movs	r2, #0
 8004b3a:	701a      	strb	r2, [r3, #0]
  tmp_data[1] = reg_address;                // the first byte is the function register address we want to call.
 8004b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b3e:	7d7a      	ldrb	r2, [r7, #21]
 8004b40:	705a      	strb	r2, [r3, #1]
  memcpy(tmp_data+2, params, param_size);   // the remaining bytes are the parameter bytes for the function.
 8004b42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b44:	3302      	adds	r3, #2
 8004b46:	68fa      	ldr	r2, [r7, #12]
 8004b48:	6939      	ldr	r1, [r7, #16]
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f000 fe22 	bl	8005794 <memcpy>
  status = regFunction(POZYX_TX_DATA, tmp_data, param_size+2, NULL, 0);
 8004b50:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	1c9a      	adds	r2, r3, #2
 8004b56:	2300      	movs	r3, #0
 8004b58:	9300      	str	r3, [sp, #0]
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	20b2      	movs	r0, #178	; 0xb2
 8004b5e:	f7ff fdb3 	bl	80046c8 <_ZN10PozyxClass11regFunctionEhPhiS0_i>
 8004b62:	4603      	mov	r3, r0
 8004b64:	637b      	str	r3, [r7, #52]	; 0x34
  if(status == POZYX_FAILURE)
 8004b66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d101      	bne.n	8004b70 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0xbc>
    return status;
 8004b6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b6e:	e08d      	b.n	8004c8c <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d8>
  tx_params[0] = (uint8_t)destination;
 8004b70:	8afb      	ldrh	r3, [r7, #22]
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	773b      	strb	r3, [r7, #28]
  tx_params[1] = (uint8_t)(destination>>8);
 8004b76:	8afb      	ldrh	r3, [r7, #22]
 8004b78:	121b      	asrs	r3, r3, #8
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	777b      	strb	r3, [r7, #29]
  tx_params[2] = 0x08;    // flag to indicate a register function call
 8004b7e:	2308      	movs	r3, #8
 8004b80:	77bb      	strb	r3, [r7, #30]
  uint8_t int_status = 0;
 8004b82:	2300      	movs	r3, #0
 8004b84:	76fb      	strb	r3, [r7, #27]
  regRead(POZYX_INT_STATUS, &int_status, 1);      // first clear out the interrupt status register by reading from it
 8004b86:	f107 031b 	add.w	r3, r7, #27
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	2005      	movs	r0, #5
 8004b90:	f7ff fca2 	bl	80044d8 <_ZN10PozyxClass7regReadEhPhi>
  status = regFunction(POZYX_TX_SEND, tx_params, 3, NULL, 0);
 8004b94:	f107 011c 	add.w	r1, r7, #28
 8004b98:	2300      	movs	r3, #0
 8004b9a:	9300      	str	r3, [sp, #0]
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	2203      	movs	r2, #3
 8004ba0:	20b3      	movs	r0, #179	; 0xb3
 8004ba2:	f7ff fd91 	bl	80046c8 <_ZN10PozyxClass11regFunctionEhPhiS0_i>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	637b      	str	r3, [r7, #52]	; 0x34
  if(status == POZYX_FAILURE){
 8004baa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d101      	bne.n	8004bb4 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x100>
    return status;
 8004bb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bb2:	e06b      	b.n	8004c8c <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d8>
  if(waitForFlag_safe(POZYX_INT_STATUS_FUNC | POZYX_INT_STATUS_ERR, 1000, &int_status))
 8004bb4:	f107 031b 	add.w	r3, r7, #27
 8004bb8:	461a      	mov	r2, r3
 8004bba:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004bbe:	2011      	movs	r0, #17
 8004bc0:	f7ff fbce 	bl	8004360 <_ZN10PozyxClass16waitForFlag_safeEhiPh>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d05f      	beq.n	8004c8a <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d6>
    if((int_status & POZYX_INT_STATUS_ERR) == POZYX_INT_STATUS_ERR)
 8004bca:	7efb      	ldrb	r3, [r7, #27]
 8004bcc:	f003 0301 	and.w	r3, r3, #1
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d001      	beq.n	8004bd8 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x124>
      return POZYX_FAILURE;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	e059      	b.n	8004c8c <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d8>
      regRead(POZYX_RX_NETWORK_ID, rx_info, 3);
 8004bd8:	f107 0318 	add.w	r3, r7, #24
 8004bdc:	2203      	movs	r2, #3
 8004bde:	4619      	mov	r1, r3
 8004be0:	2082      	movs	r0, #130	; 0x82
 8004be2:	f7ff fc79 	bl	80044d8 <_ZN10PozyxClass7regReadEhPhi>
      uint16_t remote_network_id = rx_info[0] + ((uint16_t)rx_info[1]<<8);
 8004be6:	7e3b      	ldrb	r3, [r7, #24]
 8004be8:	b29a      	uxth	r2, r3
 8004bea:	7e7b      	ldrb	r3, [r7, #25]
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	021b      	lsls	r3, r3, #8
 8004bf0:	b29b      	uxth	r3, r3
 8004bf2:	4413      	add	r3, r2
 8004bf4:	857b      	strh	r3, [r7, #42]	; 0x2a
      uint8_t data_len = rx_info[2];
 8004bf6:	7ebb      	ldrb	r3, [r7, #26]
 8004bf8:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
      if( remote_network_id == destination && data_len == size+1)
 8004bfc:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8004bfe:	8afb      	ldrh	r3, [r7, #22]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d140      	bne.n	8004c86 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d2>
 8004c04:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8004c08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c0a:	3301      	adds	r3, #1
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d13a      	bne.n	8004c86 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d2>
        return return_data[0];
 8004c10:	466b      	mov	r3, sp
 8004c12:	469a      	mov	sl, r3
        uint8_t return_data[size+1];
 8004c14:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8004c16:	6279      	str	r1, [r7, #36]	; 0x24
 8004c18:	460b      	mov	r3, r1
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	f04f 0300 	mov.w	r3, #0
 8004c22:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8004c26:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8004c2a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8004c2e:	460b      	mov	r3, r1
 8004c30:	3301      	adds	r3, #1
 8004c32:	461a      	mov	r2, r3
 8004c34:	f04f 0300 	mov.w	r3, #0
 8004c38:	00dd      	lsls	r5, r3, #3
 8004c3a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004c3e:	00d4      	lsls	r4, r2, #3
 8004c40:	460b      	mov	r3, r1
 8004c42:	3301      	adds	r3, #1
 8004c44:	3307      	adds	r3, #7
 8004c46:	08db      	lsrs	r3, r3, #3
 8004c48:	00db      	lsls	r3, r3, #3
 8004c4a:	ebad 0d03 	sub.w	sp, sp, r3
 8004c4e:	ab02      	add	r3, sp, #8
 8004c50:	3300      	adds	r3, #0
 8004c52:	623b      	str	r3, [r7, #32]
        status = readRXBufferData(return_data, size+1);
 8004c54:	6a3a      	ldr	r2, [r7, #32]
 8004c56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c58:	3301      	adds	r3, #1
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	4610      	mov	r0, r2
 8004c5e:	f000 f81b 	bl	8004c98 <_ZN10PozyxClass16readRXBufferDataEPhi>
 8004c62:	4603      	mov	r3, r0
 8004c64:	637b      	str	r3, [r7, #52]	; 0x34
        if(status == POZYX_FAILURE){
 8004c66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d101      	bne.n	8004c70 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1bc>
          return status;
 8004c6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c6e:	e008      	b.n	8004c82 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1ce>
        memcpy(pData, return_data+1, size);
 8004c70:	6a3b      	ldr	r3, [r7, #32]
 8004c72:	3301      	adds	r3, #1
 8004c74:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004c76:	4619      	mov	r1, r3
 8004c78:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004c7a:	f000 fd8b 	bl	8005794 <memcpy>
        return return_data[0];
 8004c7e:	6a3b      	ldr	r3, [r7, #32]
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	46d5      	mov	sp, sl
 8004c84:	e002      	b.n	8004c8c <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d8>
        return POZYX_FAILURE;
 8004c86:	2300      	movs	r3, #0
 8004c88:	e000      	b.n	8004c8c <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d8>
    return POZYX_TIMEOUT;
 8004c8a:	2308      	movs	r3, #8
 8004c8c:	46b5      	mov	sp, r6
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	373c      	adds	r7, #60	; 0x3c
 8004c92:	46bd      	mov	sp, r7
 8004c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004c98 <_ZN10PozyxClass16readRXBufferDataEPhi>:

  return status;
}

int PozyxClass::readRXBufferData(uint8_t* pData, int size)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b08a      	sub	sp, #40	; 0x28
 8004c9c:	af02      	add	r7, sp, #8
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  if (size > MAX_BUF_SIZE){
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	2b64      	cmp	r3, #100	; 0x64
 8004ca6:	dd01      	ble.n	8004cac <_ZN10PozyxClass16readRXBufferDataEPhi+0x14>
    return POZYX_FAILURE;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	e04e      	b.n	8004d4a <_ZN10PozyxClass16readRXBufferDataEPhi+0xb2>
  }

  int status;
  int i;
  uint8_t params[2];
  int max_bytes = BUFFER_LENGTH-1;
 8004cac:	2313      	movs	r3, #19
 8004cae:	617b      	str	r3, [r7, #20]
  int n_runs = ceil((float)size / max_bytes);
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	ee07 3a90 	vmov	s15, r3
 8004cb6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	ee07 3a90 	vmov	s15, r3
 8004cc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004cc4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004cc8:	eeb0 0a66 	vmov.f32	s0, s13
 8004ccc:	f7ff fae8 	bl	80042a0 <_ZSt4ceilf>
 8004cd0:	eef0 7a40 	vmov.f32	s15, s0
 8004cd4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004cd8:	ee17 3a90 	vmov	r3, s15
 8004cdc:	613b      	str	r3, [r7, #16]

  // read out the received data.
  for(i=0; i<n_runs; i++)
 8004cde:	2300      	movs	r3, #0
 8004ce0:	61bb      	str	r3, [r7, #24]
 8004ce2:	69ba      	ldr	r2, [r7, #24]
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	da2e      	bge.n	8004d48 <_ZN10PozyxClass16readRXBufferDataEPhi+0xb0>
  {
    params[0] = i*max_bytes;      // the offset
 8004cea:	69bb      	ldr	r3, [r7, #24]
 8004cec:	b2da      	uxtb	r2, r3
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	fb12 f303 	smulbb	r3, r2, r3
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	733b      	strb	r3, [r7, #12]
    if(i+1 != n_runs){
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	1c5a      	adds	r2, r3, #1
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d003      	beq.n	8004d0c <_ZN10PozyxClass16readRXBufferDataEPhi+0x74>
      params[1] = max_bytes;      // the number of bytes to read
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	737b      	strb	r3, [r7, #13]
 8004d0a:	e00b      	b.n	8004d24 <_ZN10PozyxClass16readRXBufferDataEPhi+0x8c>
    }else{
      params[1] = size - i*max_bytes;      // the number of bytes to read
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	b2da      	uxtb	r2, r3
 8004d10:	69bb      	ldr	r3, [r7, #24]
 8004d12:	b2d9      	uxtb	r1, r3
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	fb11 f303 	smulbb	r3, r1, r3
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	737b      	strb	r3, [r7, #13]
    }
    status = regFunction(POZYX_RX_DATA, params, 2, pData+params[0], params[1]);
 8004d24:	7b3b      	ldrb	r3, [r7, #12]
 8004d26:	461a      	mov	r2, r3
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4413      	add	r3, r2
 8004d2c:	7b7a      	ldrb	r2, [r7, #13]
 8004d2e:	f107 010c 	add.w	r1, r7, #12
 8004d32:	9200      	str	r2, [sp, #0]
 8004d34:	2202      	movs	r2, #2
 8004d36:	20b4      	movs	r0, #180	; 0xb4
 8004d38:	f7ff fcc6 	bl	80046c8 <_ZN10PozyxClass11regFunctionEhPhiS0_i>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	61fb      	str	r3, [r7, #28]
  for(i=0; i<n_runs; i++)
 8004d40:	69bb      	ldr	r3, [r7, #24]
 8004d42:	3301      	adds	r3, #1
 8004d44:	61bb      	str	r3, [r7, #24]
 8004d46:	e7cc      	b.n	8004ce2 <_ZN10PozyxClass16readRXBufferDataEPhi+0x4a>
  }

  return status;
 8004d48:	69fb      	ldr	r3, [r7, #28]
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3720      	adds	r7, #32
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
	...

08004d54 <_ZN10PozyxClass13i2cWriteWriteEhPKhi>:

/**
  * Writes a number of bytes to the specified pozyx register address using I2C
  */
int PozyxClass::i2cWriteWrite(const uint8_t reg_address, const uint8_t *pData, int size)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b08a      	sub	sp, #40	; 0x28
 8004d58:	af04      	add	r7, sp, #16
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	607a      	str	r2, [r7, #4]
 8004d60:	73fb      	strb	r3, [r7, #15]

	uint8_t status = 1;
 8004d62:	2301      	movs	r3, #1
 8004d64:	75fb      	strb	r3, [r7, #23]

	status = HAL_I2C_Mem_Write(&hi2c1, POZYX_I2C_ADDRESS , reg_address, 1, (unsigned char *)pData, size, HAL_MAX_DELAY);
 8004d66:	7bfb      	ldrb	r3, [r7, #15]
 8004d68:	b299      	uxth	r1, r3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	f04f 32ff 	mov.w	r2, #4294967295
 8004d72:	9202      	str	r2, [sp, #8]
 8004d74:	9301      	str	r3, [sp, #4]
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	9300      	str	r3, [sp, #0]
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	460a      	mov	r2, r1
 8004d7e:	2196      	movs	r1, #150	; 0x96
 8004d80:	4804      	ldr	r0, [pc, #16]	; (8004d94 <_ZN10PozyxClass13i2cWriteWriteEhPKhi+0x40>)
 8004d82:	f7fc fd9b 	bl	80018bc <HAL_I2C_Mem_Write>
 8004d86:	4603      	mov	r3, r0
 8004d88:	75fb      	strb	r3, [r7, #23]
	return (status);
 8004d8a:	7dfb      	ldrb	r3, [r7, #23]

}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3718      	adds	r7, #24
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	20003f1c 	.word	0x20003f1c

08004d98 <_ZN10PozyxClass12i2cWriteReadEPhiS0_i>:

/**
  * Call a register function using I2C with given parameters
  */
int PozyxClass::i2cWriteRead(uint8_t* write_data, int write_len, uint8_t* read_data, int read_len)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b08a      	sub	sp, #40	; 0x28
 8004d9c:	af04      	add	r7, sp, #16
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	607a      	str	r2, [r7, #4]
 8004da4:	603b      	str	r3, [r7, #0]
	//uint8_t *pData = 0;
	//status &= HAL_I2C_Master_Transmit(&hi2c1,POZYX_I2C_ADDRESS ,(uint8_t*)&write_data, write_len,HAL_MAX_DELAY);
	//status &= HAL_I2C_Mem_Write(&hi2c1, POZYX_I2C_ADDRESS ,write_data, 1, (uint8_t*)&pData, write_len, HAL_MAX_DELAY);

	//if(!status)return(status);
	status = HAL_I2C_WriteReadCustom(&hi2c1,POZYX_I2C_ADDRESS,write_data,write_len,read_data,read_len,100)==HAL_OK;
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	b299      	uxth	r1, r3
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	2264      	movs	r2, #100	; 0x64
 8004db0:	9202      	str	r2, [sp, #8]
 8004db2:	9301      	str	r3, [sp, #4]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	9300      	str	r3, [sp, #0]
 8004db8:	460b      	mov	r3, r1
 8004dba:	68fa      	ldr	r2, [r7, #12]
 8004dbc:	2196      	movs	r1, #150	; 0x96
 8004dbe:	4807      	ldr	r0, [pc, #28]	; (8004ddc <_ZN10PozyxClass12i2cWriteReadEPhiS0_i+0x44>)
 8004dc0:	f7fc fe5e 	bl	8001a80 <HAL_I2C_WriteReadCustom>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	bf0c      	ite	eq
 8004dca:	2301      	moveq	r3, #1
 8004dcc:	2300      	movne	r3, #0
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	75fb      	strb	r3, [r7, #23]
		///* dodac obsg wysyania wikszej iloci danych */
		/*HAL_I2C_Master_Transmit(&hi2c1, POZYX_I2C_ADDRESS, write_data,write_len,100);
		HAL_I2C_Master_Receive(&hi2c1, POZYX_I2C_ADDRESS, read_data, read_len,100);
		while(1);
	}*/
	return (status);
 8004dd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3718      	adds	r7, #24
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	20003f1c 	.word	0x20003f1c

08004de0 <_ZN10PozyxClass7getReadEhPhit>:
extern "C" {
  #include "Pozyx_definitions.h"
}

int PozyxClass::getRead(uint8_t reg_address, uint8_t *pData, int size, uint16_t remote_id)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60b9      	str	r1, [r7, #8]
 8004de8:	607a      	str	r2, [r7, #4]
 8004dea:	461a      	mov	r2, r3
 8004dec:	4603      	mov	r3, r0
 8004dee:	73fb      	strb	r3, [r7, #15]
 8004df0:	4613      	mov	r3, r2
 8004df2:	81bb      	strh	r3, [r7, #12]
  assert (pData != NULL);
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d104      	bne.n	8004e04 <_ZN10PozyxClass7getReadEhPhit+0x24>
 8004dfa:	2210      	movs	r2, #16
 8004dfc:	490c      	ldr	r1, [pc, #48]	; (8004e30 <_ZN10PozyxClass7getReadEhPhit+0x50>)
 8004dfe:	480d      	ldr	r0, [pc, #52]	; (8004e34 <_ZN10PozyxClass7getReadEhPhit+0x54>)
 8004e00:	f000 f914 	bl	800502c <_Z14__assert_pozyxPKcS0_i>

  if (remote_id == NULL){
 8004e04:	89bb      	ldrh	r3, [r7, #12]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d107      	bne.n	8004e1a <_ZN10PozyxClass7getReadEhPhit+0x3a>
    return regRead(reg_address, pData, size);
 8004e0a:	7bfb      	ldrb	r3, [r7, #15]
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	68b9      	ldr	r1, [r7, #8]
 8004e10:	4618      	mov	r0, r3
 8004e12:	f7ff fb61 	bl	80044d8 <_ZN10PozyxClass7regReadEhPhi>
 8004e16:	4603      	mov	r3, r0
 8004e18:	e006      	b.n	8004e28 <_ZN10PozyxClass7getReadEhPhit+0x48>
  }
  else{
    return remoteRegRead(remote_id, reg_address, pData, size);
 8004e1a:	7bf9      	ldrb	r1, [r7, #15]
 8004e1c:	89b8      	ldrh	r0, [r7, #12]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	f7ff fd94 	bl	800494e <_ZN10PozyxClass13remoteRegReadEthPhi>
 8004e26:	4603      	mov	r3, r0
  }
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3710      	adds	r7, #16
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	080058a8 	.word	0x080058a8
 8004e34:	08005da4 	.word	0x08005da4

08004e38 <_ZN10PozyxClass8setWriteEhPhit>:

int PozyxClass::setWrite(uint8_t reg_address, uint8_t *pData, int size, uint16_t remote_id)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b084      	sub	sp, #16
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60b9      	str	r1, [r7, #8]
 8004e40:	607a      	str	r2, [r7, #4]
 8004e42:	461a      	mov	r2, r3
 8004e44:	4603      	mov	r3, r0
 8004e46:	73fb      	strb	r3, [r7, #15]
 8004e48:	4613      	mov	r3, r2
 8004e4a:	81bb      	strh	r3, [r7, #12]
  if (remote_id == NULL){
 8004e4c:	89bb      	ldrh	r3, [r7, #12]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d107      	bne.n	8004e62 <_ZN10PozyxClass8setWriteEhPhit+0x2a>
    return regWrite(reg_address, pData, size);
 8004e52:	7bfb      	ldrb	r3, [r7, #15]
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	68b9      	ldr	r1, [r7, #8]
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f7ff fbbb 	bl	80045d4 <_ZN10PozyxClass8regWriteEhPhi>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	e006      	b.n	8004e70 <_ZN10PozyxClass8setWriteEhPhit+0x38>
    delay(POZYX_DELAY_LOCAL_WRITE);
  }
  else{
    return remoteRegWrite(remote_id, reg_address, pData, size);
 8004e62:	7bf9      	ldrb	r1, [r7, #15]
 8004e64:	89b8      	ldrh	r0, [r7, #12]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	68ba      	ldr	r2, [r7, #8]
 8004e6a:	f7ff fcc9 	bl	8004800 <_ZN10PozyxClass14remoteRegWriteEthPhi>
 8004e6e:	4603      	mov	r3, r0
    delay(POZYX_DELAY_REMOTE_WRITE);
  }
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	3710      	adds	r7, #16
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}

08004e78 <_ZN10PozyxClass11useFunctionEhPhiS0_it>:

int PozyxClass::useFunction(uint8_t reg_address, uint8_t *params, int param_size, uint8_t *pData, int size, uint16_t remote_id)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b086      	sub	sp, #24
 8004e7c:	af02      	add	r7, sp, #8
 8004e7e:	60b9      	str	r1, [r7, #8]
 8004e80:	607a      	str	r2, [r7, #4]
 8004e82:	603b      	str	r3, [r7, #0]
 8004e84:	4603      	mov	r3, r0
 8004e86:	73fb      	strb	r3, [r7, #15]
  if (remote_id == NULL){
 8004e88:	8bbb      	ldrh	r3, [r7, #28]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d109      	bne.n	8004ea2 <_ZN10PozyxClass11useFunctionEhPhiS0_it+0x2a>
    return regFunction(reg_address, params, param_size, pData, size);
 8004e8e:	7bf8      	ldrb	r0, [r7, #15]
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	9300      	str	r3, [sp, #0]
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	68b9      	ldr	r1, [r7, #8]
 8004e9a:	f7ff fc15 	bl	80046c8 <_ZN10PozyxClass11regFunctionEhPhiS0_i>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	e00a      	b.n	8004eb8 <_ZN10PozyxClass11useFunctionEhPhiS0_it+0x40>
  }
  else{
    return remoteRegFunction(remote_id, reg_address, params, param_size, pData, size);
 8004ea2:	7bf9      	ldrb	r1, [r7, #15]
 8004ea4:	8bb8      	ldrh	r0, [r7, #28]
 8004ea6:	69bb      	ldr	r3, [r7, #24]
 8004ea8:	9301      	str	r3, [sp, #4]
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	9300      	str	r3, [sp, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	68ba      	ldr	r2, [r7, #8]
 8004eb2:	f7ff fdff 	bl	8004ab4 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i>
 8004eb6:	4603      	mov	r3, r0
  }
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3710      	adds	r7, #16
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <_ZN10PozyxClass16getRawSensorDataEP11_sensor_rawt>:
{
  return getRead(POZYX_POS_ERR_X, (uint8_t *) pos_error, sizeof(pos_error_t), remote_id);
}

int PozyxClass::getRawSensorData(sensor_raw_t *sensor_raw, uint16_t remote_id)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	460b      	mov	r3, r1
 8004eca:	807b      	strh	r3, [r7, #2]
  return getRead(POZYX_PRESSURE, (uint8_t *)sensor_raw, sizeof(sensor_raw_t), remote_id);
 8004ecc:	887b      	ldrh	r3, [r7, #2]
 8004ece:	2231      	movs	r2, #49	; 0x31
 8004ed0:	6879      	ldr	r1, [r7, #4]
 8004ed2:	2050      	movs	r0, #80	; 0x50
 8004ed4:	f7ff ff84 	bl	8004de0 <_ZN10PozyxClass7getReadEhPhit>
 8004ed8:	4603      	mov	r3, r0
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3708      	adds	r7, #8
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
	...

08004ee4 <_ZN10PozyxClass6setLedEibt>:
  }

}

int PozyxClass::setLed(int led_num, boolean state, uint16_t remote_id)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b086      	sub	sp, #24
 8004ee8:	af02      	add	r7, sp, #8
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	460b      	mov	r3, r1
 8004eee:	70fb      	strb	r3, [r7, #3]
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	803b      	strh	r3, [r7, #0]
  assert(led_num >= 1);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	dc05      	bgt.n	8004f06 <_ZN10PozyxClass6setLedEibt+0x22>
 8004efa:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8004efe:	491c      	ldr	r1, [pc, #112]	; (8004f70 <_ZN10PozyxClass6setLedEibt+0x8c>)
 8004f00:	481c      	ldr	r0, [pc, #112]	; (8004f74 <_ZN10PozyxClass6setLedEibt+0x90>)
 8004f02:	f000 f893 	bl	800502c <_Z14__assert_pozyxPKcS0_i>
  assert(led_num <= 4);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2b04      	cmp	r3, #4
 8004f0a:	dd05      	ble.n	8004f18 <_ZN10PozyxClass6setLedEibt+0x34>
 8004f0c:	f240 22c5 	movw	r2, #709	; 0x2c5
 8004f10:	4917      	ldr	r1, [pc, #92]	; (8004f70 <_ZN10PozyxClass6setLedEibt+0x8c>)
 8004f12:	4818      	ldr	r0, [pc, #96]	; (8004f74 <_ZN10PozyxClass6setLedEibt+0x90>)
 8004f14:	f000 f88a 	bl	800502c <_Z14__assert_pozyxPKcS0_i>
  assert( (state == true) || (state == false) );
 8004f18:	78fb      	ldrb	r3, [r7, #3]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d008      	beq.n	8004f30 <_ZN10PozyxClass6setLedEibt+0x4c>
 8004f1e:	78fb      	ldrb	r3, [r7, #3]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d005      	beq.n	8004f30 <_ZN10PozyxClass6setLedEibt+0x4c>
 8004f24:	f240 22c6 	movw	r2, #710	; 0x2c6
 8004f28:	4911      	ldr	r1, [pc, #68]	; (8004f70 <_ZN10PozyxClass6setLedEibt+0x8c>)
 8004f2a:	4812      	ldr	r0, [pc, #72]	; (8004f74 <_ZN10PozyxClass6setLedEibt+0x90>)
 8004f2c:	f000 f87e 	bl	800502c <_Z14__assert_pozyxPKcS0_i>

  // the 4 MSB indicate which led we wish to control, the 4 LSB indicate the state of the leds
  uint8_t params = (0x1 << (led_num-1+4)) | (((uint8_t)state) << (led_num-1));
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	3303      	adds	r3, #3
 8004f34:	2201      	movs	r2, #1
 8004f36:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3a:	b25a      	sxtb	r2, r3
 8004f3c:	78f9      	ldrb	r1, [r7, #3]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	3b01      	subs	r3, #1
 8004f42:	fa01 f303 	lsl.w	r3, r1, r3
 8004f46:	b25b      	sxtb	r3, r3
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	b25b      	sxtb	r3, r3
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	73fb      	strb	r3, [r7, #15]

  return useFunction(POZYX_LED_CTRL, &params, 1, NULL, 0, remote_id);
 8004f50:	f107 010f 	add.w	r1, r7, #15
 8004f54:	883b      	ldrh	r3, [r7, #0]
 8004f56:	9301      	str	r3, [sp, #4]
 8004f58:	2300      	movs	r3, #0
 8004f5a:	9300      	str	r3, [sp, #0]
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	2201      	movs	r2, #1
 8004f60:	20b1      	movs	r0, #177	; 0xb1
 8004f62:	f7ff ff89 	bl	8004e78 <_ZN10PozyxClass11useFunctionEhPhiS0_it>
 8004f66:	4603      	mov	r3, r0
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3710      	adds	r7, #16
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	080058a8 	.word	0x080058a8
 8004f74:	08005fd0 	.word	0x08005fd0

08004f78 <_ZN10PozyxClass18configInterruptPinEiiiit>:

  return useFunction(POZYX_DEVICE_GETRANGEINFO, (uint8_t *) &device_id, 2, (uint8_t *) device_range, sizeof(device_range_t), remote_id);
}

int PozyxClass::configInterruptPin(int pin, int mode, int bActiveHigh, int bLatch, uint16_t remote_id)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b086      	sub	sp, #24
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	607a      	str	r2, [r7, #4]
 8004f84:	603b      	str	r3, [r7, #0]
  assert( (pin <= 6) && (pin >= 0));
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2b06      	cmp	r3, #6
 8004f8a:	dc02      	bgt.n	8004f92 <_ZN10PozyxClass18configInterruptPinEiiiit+0x1a>
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	da05      	bge.n	8004f9e <_ZN10PozyxClass18configInterruptPinEiiiit+0x26>
 8004f92:	f44f 629e 	mov.w	r2, #1264	; 0x4f0
 8004f96:	4923      	ldr	r1, [pc, #140]	; (8005024 <_ZN10PozyxClass18configInterruptPinEiiiit+0xac>)
 8004f98:	4823      	ldr	r0, [pc, #140]	; (8005028 <_ZN10PozyxClass18configInterruptPinEiiiit+0xb0>)
 8004f9a:	f000 f847 	bl	800502c <_Z14__assert_pozyxPKcS0_i>
  assert( mode == 0  || mode == 1);
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d008      	beq.n	8004fb6 <_ZN10PozyxClass18configInterruptPinEiiiit+0x3e>
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d005      	beq.n	8004fb6 <_ZN10PozyxClass18configInterruptPinEiiiit+0x3e>
 8004faa:	f240 42f1 	movw	r2, #1265	; 0x4f1
 8004fae:	491d      	ldr	r1, [pc, #116]	; (8005024 <_ZN10PozyxClass18configInterruptPinEiiiit+0xac>)
 8004fb0:	481d      	ldr	r0, [pc, #116]	; (8005028 <_ZN10PozyxClass18configInterruptPinEiiiit+0xb0>)
 8004fb2:	f000 f83b 	bl	800502c <_Z14__assert_pozyxPKcS0_i>
  assert( bActiveHigh == 0  || bActiveHigh == 1);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d008      	beq.n	8004fce <_ZN10PozyxClass18configInterruptPinEiiiit+0x56>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	d005      	beq.n	8004fce <_ZN10PozyxClass18configInterruptPinEiiiit+0x56>
 8004fc2:	f240 42f2 	movw	r2, #1266	; 0x4f2
 8004fc6:	4917      	ldr	r1, [pc, #92]	; (8005024 <_ZN10PozyxClass18configInterruptPinEiiiit+0xac>)
 8004fc8:	4817      	ldr	r0, [pc, #92]	; (8005028 <_ZN10PozyxClass18configInterruptPinEiiiit+0xb0>)
 8004fca:	f000 f82f 	bl	800502c <_Z14__assert_pozyxPKcS0_i>
  assert( bLatch == 0  || bLatch == 1);
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d008      	beq.n	8004fe6 <_ZN10PozyxClass18configInterruptPinEiiiit+0x6e>
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d005      	beq.n	8004fe6 <_ZN10PozyxClass18configInterruptPinEiiiit+0x6e>
 8004fda:	f240 42f3 	movw	r2, #1267	; 0x4f3
 8004fde:	4911      	ldr	r1, [pc, #68]	; (8005024 <_ZN10PozyxClass18configInterruptPinEiiiit+0xac>)
 8004fe0:	4811      	ldr	r0, [pc, #68]	; (8005028 <_ZN10PozyxClass18configInterruptPinEiiiit+0xb0>)
 8004fe2:	f000 f823 	bl	800502c <_Z14__assert_pozyxPKcS0_i>

  uint8_t int_config = pin | (mode<<3) | (bActiveHigh<<4) | (bLatch<<5);
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	00db      	lsls	r3, r3, #3
 8004fea:	b25a      	sxtb	r2, r3
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	b25b      	sxtb	r3, r3
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	b25a      	sxtb	r2, r3
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	011b      	lsls	r3, r3, #4
 8004ff8:	b25b      	sxtb	r3, r3
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	b25a      	sxtb	r2, r3
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	015b      	lsls	r3, r3, #5
 8005002:	b25b      	sxtb	r3, r3
 8005004:	4313      	orrs	r3, r2
 8005006:	b25b      	sxtb	r3, r3
 8005008:	b2db      	uxtb	r3, r3
 800500a:	75fb      	strb	r3, [r7, #23]

  return setWrite(POZYX_INT_CONFIG, &int_config, 1, remote_id);
 800500c:	8c3b      	ldrh	r3, [r7, #32]
 800500e:	f107 0117 	add.w	r1, r7, #23
 8005012:	2201      	movs	r2, #1
 8005014:	2011      	movs	r0, #17
 8005016:	f7ff ff0f 	bl	8004e38 <_ZN10PozyxClass8setWriteEhPhit>
 800501a:	4603      	mov	r3, r0
}
 800501c:	4618      	mov	r0, r3
 800501e:	3718      	adds	r7, #24
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	080058a8 	.word	0x080058a8
 8005028:	080060c0 	.word	0x080060c0

0800502c <_Z14__assert_pozyxPKcS0_i>:
    // halt after outputting information
    abort();
}
#else
void __attribute__((weak)) __assert_pozyx (const char *__func, const char *__file, int __lineno)
{
 800502c:	b480      	push	{r7}
 800502e:	b085      	sub	sp, #20
 8005030:	af00      	add	r7, sp, #0
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	60b9      	str	r1, [r7, #8]
 8005036:	607a      	str	r2, [r7, #4]
    // print out whatever you like here, function name, filename, line#, expression that failed.


  // halt after outputting information

}
 8005038:	bf00      	nop
 800503a:	3714      	adds	r7, #20
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <All_begin>:
uint8_t regs[3],selftest; //test
sensor_raw_t sensor_raw;
int16_t acceleration[3];
uint32_t press;

void All_begin(void){
 8005044:	b580      	push	{r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af02      	add	r7, sp, #8
	 xTaskCreate(PozyxTask,"pozyx", 200,0, 1, &PozyxTaskHandle);
 800504a:	4b06      	ldr	r3, [pc, #24]	; (8005064 <All_begin+0x20>)
 800504c:	9301      	str	r3, [sp, #4]
 800504e:	2301      	movs	r3, #1
 8005050:	9300      	str	r3, [sp, #0]
 8005052:	2300      	movs	r3, #0
 8005054:	22c8      	movs	r2, #200	; 0xc8
 8005056:	4904      	ldr	r1, [pc, #16]	; (8005068 <All_begin+0x24>)
 8005058:	4804      	ldr	r0, [pc, #16]	; (800506c <All_begin+0x28>)
 800505a:	f7fe feb5 	bl	8003dc8 <xTaskCreate>
}
 800505e:	bf00      	nop
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	20000180 	.word	0x20000180
 8005068:	080060e8 	.word	0x080060e8
 800506c:	08005071 	.word	0x08005071

08005070 <_Z9PozyxTaskPv>:

 void PozyxTask(void * argument){
 8005070:	b580      	push	{r7, lr}
 8005072:	b082      	sub	sp, #8
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]

	 Pozyx.begin(false, MODE_POLLING, POZYX_INT_MASK_IMU);
 8005078:	2300      	movs	r3, #0
 800507a:	2204      	movs	r2, #4
 800507c:	2100      	movs	r1, #0
 800507e:	2000      	movs	r0, #0
 8005080:	f7ff f98e 	bl	80043a0 <_ZN10PozyxClass5beginEbiii>
	 Pozyx.getRawSensorData(&sensor_raw);
 8005084:	2100      	movs	r1, #0
 8005086:	4814      	ldr	r0, [pc, #80]	; (80050d8 <_Z9PozyxTaskPv+0x68>)
 8005088:	f7ff ff1a 	bl	8004ec0 <_ZN10PozyxClass16getRawSensorDataEP11_sensor_rawt>

	  while(1){
		  Pozyx.getRawSensorData(&sensor_raw);
 800508c:	2100      	movs	r1, #0
 800508e:	4812      	ldr	r0, [pc, #72]	; (80050d8 <_Z9PozyxTaskPv+0x68>)
 8005090:	f7ff ff16 	bl	8004ec0 <_ZN10PozyxClass16getRawSensorDataEP11_sensor_rawt>
		  acceleration[0] = sensor_raw.acceleration[0];
 8005094:	4b10      	ldr	r3, [pc, #64]	; (80050d8 <_Z9PozyxTaskPv+0x68>)
 8005096:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800509a:	4b10      	ldr	r3, [pc, #64]	; (80050dc <_Z9PozyxTaskPv+0x6c>)
 800509c:	801a      	strh	r2, [r3, #0]
		  acceleration[1] = sensor_raw.acceleration[1];
 800509e:	4b0e      	ldr	r3, [pc, #56]	; (80050d8 <_Z9PozyxTaskPv+0x68>)
 80050a0:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 80050a4:	4b0d      	ldr	r3, [pc, #52]	; (80050dc <_Z9PozyxTaskPv+0x6c>)
 80050a6:	805a      	strh	r2, [r3, #2]
		  acceleration[2] = sensor_raw.acceleration[2];
 80050a8:	4b0b      	ldr	r3, [pc, #44]	; (80050d8 <_Z9PozyxTaskPv+0x68>)
 80050aa:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 80050ae:	4b0b      	ldr	r3, [pc, #44]	; (80050dc <_Z9PozyxTaskPv+0x6c>)
 80050b0:	809a      	strh	r2, [r3, #4]
		  press = sensor_raw.pressure;
 80050b2:	4b09      	ldr	r3, [pc, #36]	; (80050d8 <_Z9PozyxTaskPv+0x68>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a0a      	ldr	r2, [pc, #40]	; (80050e0 <_Z9PozyxTaskPv+0x70>)
 80050b8:	6013      	str	r3, [r2, #0]
		  Pozyx.setLed(4,1);
 80050ba:	2200      	movs	r2, #0
 80050bc:	2101      	movs	r1, #1
 80050be:	2004      	movs	r0, #4
 80050c0:	f7ff ff10 	bl	8004ee4 <_ZN10PozyxClass6setLedEibt>
		  Pozyx.setLed(2,1);
 80050c4:	2200      	movs	r2, #0
 80050c6:	2101      	movs	r1, #1
 80050c8:	2002      	movs	r0, #2
 80050ca:	f7ff ff0b 	bl	8004ee4 <_ZN10PozyxClass6setLedEibt>
		  vTaskDelay(100);
 80050ce:	2064      	movs	r0, #100	; 0x64
 80050d0:	f7ff f808 	bl	80040e4 <vTaskDelay>
		  Pozyx.getRawSensorData(&sensor_raw);
 80050d4:	e7da      	b.n	800508c <_Z9PozyxTaskPv+0x1c>
 80050d6:	bf00      	nop
 80050d8:	20000188 	.word	0x20000188
 80050dc:	200001bc 	.word	0x200001bc
 80050e0:	200001c4 	.word	0x200001c4

080050e4 <HAL_GPIO_EXTI_Callback>:

}
#include "main.h"
#include "Pozyx.hpp"

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	4603      	mov	r3, r0
 80050ec:	80fb      	strh	r3, [r7, #6]
	// zmiana flagi przerwania w POZYX
	if (GPIO_Pin == POZYX_INT_1_EXTI_IRQn) {  // PF15 -> pin 2 z Arduino
 80050ee:	88fb      	ldrh	r3, [r7, #6]
 80050f0:	2b28      	cmp	r3, #40	; 0x28
 80050f2:	d005      	beq.n	8005100 <HAL_GPIO_EXTI_Callback+0x1c>
//		Pozyx.SendMsgFromIrq();

	}
    else if (GPIO_Pin == POZYX_INT_2_EXTI_IRQn) { // PF13 -> pin 3 z Arduino
 80050f4:	88fb      	ldrh	r3, [r7, #6]
 80050f6:	2b28      	cmp	r3, #40	; 0x28
 80050f8:	d102      	bne.n	8005100 <HAL_GPIO_EXTI_Callback+0x1c>
    	Pozyx._interrupt = 1;
 80050fa:	4b04      	ldr	r3, [pc, #16]	; (800510c <HAL_GPIO_EXTI_Callback+0x28>)
 80050fc:	2201      	movs	r2, #1
 80050fe:	601a      	str	r2, [r3, #0]
    	//HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
    }
}
 8005100:	bf00      	nop
 8005102:	370c      	adds	r7, #12
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr
 800510c:	20000120 	.word	0x20000120

08005110 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8005110:	b508      	push	{r3, lr}

  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8005112:	2001      	movs	r0, #1
 8005114:	f7fe fa48 	bl	80035a8 <osDelay>
 8005118:	e7fb      	b.n	8005112 <StartDefaultTask+0x2>
	...

0800511c <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 800511c:	b530      	push	{r4, r5, lr}
 800511e:	b087      	sub	sp, #28
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8005120:	ac01      	add	r4, sp, #4
 8005122:	4d07      	ldr	r5, [pc, #28]	; (8005140 <MX_FREERTOS_Init+0x24>)
 8005124:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005126:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005128:	682b      	ldr	r3, [r5, #0]
 800512a:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800512c:	2100      	movs	r1, #0
 800512e:	a801      	add	r0, sp, #4
 8005130:	f7fe fa20 	bl	8003574 <osThreadCreate>
 8005134:	4b03      	ldr	r3, [pc, #12]	; (8005144 <MX_FREERTOS_Init+0x28>)
 8005136:	6018      	str	r0, [r3, #0]
  All_begin();
 8005138:	f7ff ff84 	bl	8005044 <All_begin>
}
 800513c:	b007      	add	sp, #28
 800513e:	bd30      	pop	{r4, r5, pc}
 8005140:	080060f0 	.word	0x080060f0
 8005144:	20003f18 	.word	0x20003f18

08005148 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8005148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800514c:	b08f      	sub	sp, #60	; 0x3c

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800514e:	4b80      	ldr	r3, [pc, #512]	; (8005350 <MX_GPIO_Init+0x208>)
 8005150:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005154:	f042 0204 	orr.w	r2, r2, #4
 8005158:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800515c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005160:	f002 0204 	and.w	r2, r2, #4
 8005164:	9201      	str	r2, [sp, #4]
 8005166:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005168:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800516c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005170:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005174:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005178:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800517c:	9202      	str	r2, [sp, #8]
 800517e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005180:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005184:	f042 0201 	orr.w	r2, r2, #1
 8005188:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800518c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005190:	f002 0201 	and.w	r2, r2, #1
 8005194:	9203      	str	r2, [sp, #12]
 8005196:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005198:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800519c:	f042 0220 	orr.w	r2, r2, #32
 80051a0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80051a4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80051a8:	f002 0220 	and.w	r2, r2, #32
 80051ac:	9204      	str	r2, [sp, #16]
 80051ae:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80051b0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80051b4:	f042 0210 	orr.w	r2, r2, #16
 80051b8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80051bc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80051c0:	f002 0210 	and.w	r2, r2, #16
 80051c4:	9205      	str	r2, [sp, #20]
 80051c6:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80051c8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80051cc:	f042 0202 	orr.w	r2, r2, #2
 80051d0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80051d4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80051d8:	f002 0202 	and.w	r2, r2, #2
 80051dc:	9206      	str	r2, [sp, #24]
 80051de:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80051e0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80051e4:	f042 0208 	orr.w	r2, r2, #8
 80051e8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80051ec:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80051f0:	f002 0208 	and.w	r2, r2, #8
 80051f4:	9207      	str	r2, [sp, #28]
 80051f6:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80051f8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80051fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005200:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005204:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800520c:	9308      	str	r3, [sp, #32]
 800520e:	9b08      	ldr	r3, [sp, #32]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8005210:	f8df 8150 	ldr.w	r8, [pc, #336]	; 8005364 <MX_GPIO_Init+0x21c>
 8005214:	2200      	movs	r2, #0
 8005216:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 800521a:	4640      	mov	r0, r8
 800521c:	f7fc f96a 	bl	80014f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8005220:	4e4c      	ldr	r6, [pc, #304]	; (8005354 <MX_GPIO_Init+0x20c>)
 8005222:	2200      	movs	r2, #0
 8005224:	2140      	movs	r1, #64	; 0x40
 8005226:	4630      	mov	r0, r6
 8005228:	f7fc f964 	bl	80014f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800522c:	2332      	movs	r3, #50	; 0x32
 800522e:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005230:	2502      	movs	r5, #2
 8005232:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005234:	2400      	movs	r4, #0
 8005236:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005238:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800523a:	270b      	movs	r7, #11
 800523c:	970d      	str	r7, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800523e:	a909      	add	r1, sp, #36	; 0x24
 8005240:	4845      	ldr	r0, [pc, #276]	; (8005358 <MX_GPIO_Init+0x210>)
 8005242:	f7fc f861 	bl	8001308 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8005246:	2386      	movs	r3, #134	; 0x86
 8005248:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800524a:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800524c:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800524e:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005250:	970d      	str	r7, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005252:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8005368 <MX_GPIO_Init+0x220>
 8005256:	a909      	add	r1, sp, #36	; 0x24
 8005258:	4648      	mov	r0, r9
 800525a:	f7fc f855 	bl	8001308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = POZYX_INT_1_Pin;
 800525e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005262:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005264:	f8df b104 	ldr.w	fp, [pc, #260]	; 800536c <MX_GPIO_Init+0x224>
 8005268:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800526c:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(POZYX_INT_1_GPIO_Port, &GPIO_InitStruct);
 800526e:	a909      	add	r1, sp, #36	; 0x24
 8005270:	483a      	ldr	r0, [pc, #232]	; (800535c <MX_GPIO_Init+0x214>)
 8005272:	f7fc f849 	bl	8001308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = POZYX_INT_2_Pin;
 8005276:	f44f 5a00 	mov.w	sl, #8192	; 0x2000
 800527a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800527e:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005282:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(POZYX_INT_2_GPIO_Port, &GPIO_InitStruct);
 8005284:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 8005370 <MX_GPIO_Init+0x228>
 8005288:	a909      	add	r1, sp, #36	; 0x24
 800528a:	4658      	mov	r0, fp
 800528c:	f7fc f83c 	bl	8001308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE15 */
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005290:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005292:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005294:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 8005296:	230f      	movs	r3, #15
 8005298:	930d      	str	r3, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800529a:	a909      	add	r1, sp, #36	; 0x24
 800529c:	4658      	mov	r0, fp
 800529e:	f7fc f833 	bl	8001308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80052a2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052a6:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052a8:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052aa:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80052ac:	970d      	str	r7, [sp, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80052ae:	a909      	add	r1, sp, #36	; 0x24
 80052b0:	4640      	mov	r0, r8
 80052b2:	f7fc f829 	bl	8001308 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80052b6:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 80052ba:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80052bc:	f04f 0a01 	mov.w	sl, #1
 80052c0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052c4:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052c6:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052c8:	a909      	add	r1, sp, #36	; 0x24
 80052ca:	4640      	mov	r0, r8
 80052cc:	f7fc f81c 	bl	8001308 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80052d0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80052d4:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052d6:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052d8:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052da:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80052dc:	2307      	movs	r3, #7
 80052de:	930d      	str	r3, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80052e0:	a909      	add	r1, sp, #36	; 0x24
 80052e2:	481f      	ldr	r0, [pc, #124]	; (8005360 <MX_GPIO_Init+0x218>)
 80052e4:	f7fc f810 	bl	8001308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80052e8:	2340      	movs	r3, #64	; 0x40
 80052ea:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80052ec:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052f0:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052f2:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80052f4:	a909      	add	r1, sp, #36	; 0x24
 80052f6:	4630      	mov	r0, r6
 80052f8:	f7fc f806 	bl	8001308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80052fc:	2380      	movs	r3, #128	; 0x80
 80052fe:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005300:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005302:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8005304:	a909      	add	r1, sp, #36	; 0x24
 8005306:	4630      	mov	r0, r6
 8005308:	f7fb fffe 	bl	8001308 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800530c:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8005310:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005312:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005314:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005316:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8005318:	230a      	movs	r3, #10
 800531a:	930d      	str	r3, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800531c:	a909      	add	r1, sp, #36	; 0x24
 800531e:	4648      	mov	r0, r9
 8005320:	f7fb fff2 	bl	8001308 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8005324:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8005328:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800532a:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800532c:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800532e:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005330:	970d      	str	r7, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005332:	a909      	add	r1, sp, #36	; 0x24
 8005334:	4630      	mov	r0, r6
 8005336:	f7fb ffe7 	bl	8001308 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800533a:	4622      	mov	r2, r4
 800533c:	2105      	movs	r1, #5
 800533e:	2028      	movs	r0, #40	; 0x28
 8005340:	f7fb ff7e 	bl	8001240 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005344:	2028      	movs	r0, #40	; 0x28
 8005346:	f7fb ffab 	bl	80012a0 <HAL_NVIC_EnableIRQ>

}
 800534a:	b00f      	add	sp, #60	; 0x3c
 800534c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005350:	58024400 	.word	0x58024400
 8005354:	58021800 	.word	0x58021800
 8005358:	58020800 	.word	0x58020800
 800535c:	58021400 	.word	0x58021400
 8005360:	58020c00 	.word	0x58020c00
 8005364:	58020400 	.word	0x58020400
 8005368:	58020000 	.word	0x58020000
 800536c:	11110000 	.word	0x11110000
 8005370:	58021000 	.word	0x58021000

08005374 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8005374:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8005376:	4815      	ldr	r0, [pc, #84]	; (80053cc <MX_I2C1_Init+0x58>)
 8005378:	4b15      	ldr	r3, [pc, #84]	; (80053d0 <MX_I2C1_Init+0x5c>)
 800537a:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 800537c:	4b15      	ldr	r3, [pc, #84]	; (80053d4 <MX_I2C1_Init+0x60>)
 800537e:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8005380:	2300      	movs	r3, #0
 8005382:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005384:	2201      	movs	r2, #1
 8005386:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005388:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800538a:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800538c:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800538e:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005390:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005392:	f7fc fa35 	bl	8001800 <HAL_I2C_Init>
 8005396:	b950      	cbnz	r0, 80053ae <MX_I2C1_Init+0x3a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005398:	2100      	movs	r1, #0
 800539a:	480c      	ldr	r0, [pc, #48]	; (80053cc <MX_I2C1_Init+0x58>)
 800539c:	f7fc fc52 	bl	8001c44 <HAL_I2CEx_ConfigAnalogFilter>
 80053a0:	b950      	cbnz	r0, 80053b8 <MX_I2C1_Init+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80053a2:	2100      	movs	r1, #0
 80053a4:	4809      	ldr	r0, [pc, #36]	; (80053cc <MX_I2C1_Init+0x58>)
 80053a6:	f7fc fc7b 	bl	8001ca0 <HAL_I2CEx_ConfigDigitalFilter>
 80053aa:	b950      	cbnz	r0, 80053c2 <MX_I2C1_Init+0x4e>
 80053ac:	bd08      	pop	{r3, pc}
    _Error_Handler(__FILE__, __LINE__);
 80053ae:	214c      	movs	r1, #76	; 0x4c
 80053b0:	4809      	ldr	r0, [pc, #36]	; (80053d8 <MX_I2C1_Init+0x64>)
 80053b2:	f000 f84d 	bl	8005450 <_Error_Handler>
 80053b6:	e7ef      	b.n	8005398 <MX_I2C1_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 80053b8:	2153      	movs	r1, #83	; 0x53
 80053ba:	4807      	ldr	r0, [pc, #28]	; (80053d8 <MX_I2C1_Init+0x64>)
 80053bc:	f000 f848 	bl	8005450 <_Error_Handler>
 80053c0:	e7ef      	b.n	80053a2 <MX_I2C1_Init+0x2e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80053c2:	215a      	movs	r1, #90	; 0x5a
 80053c4:	4804      	ldr	r0, [pc, #16]	; (80053d8 <MX_I2C1_Init+0x64>)
 80053c6:	f000 f843 	bl	8005450 <_Error_Handler>
  }

}
 80053ca:	e7ef      	b.n	80053ac <MX_I2C1_Init+0x38>
 80053cc:	20003f1c 	.word	0x20003f1c
 80053d0:	40005400 	.word	0x40005400
 80053d4:	10909cec 	.word	0x10909cec
 80053d8:	08006118 	.word	0x08006118

080053dc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 80053dc:	6802      	ldr	r2, [r0, #0]
 80053de:	4b13      	ldr	r3, [pc, #76]	; (800542c <HAL_I2C_MspInit+0x50>)
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d000      	beq.n	80053e6 <HAL_I2C_MspInit+0xa>
 80053e4:	4770      	bx	lr
{
 80053e6:	b500      	push	{lr}
 80053e8:	b087      	sub	sp, #28
  
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80053ea:	f44f 7340 	mov.w	r3, #768	; 0x300
 80053ee:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80053f0:	2312      	movs	r3, #18
 80053f2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80053f4:	2301      	movs	r3, #1
 80053f6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80053f8:	2302      	movs	r3, #2
 80053fa:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80053fc:	2304      	movs	r3, #4
 80053fe:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005400:	eb0d 0103 	add.w	r1, sp, r3
 8005404:	480a      	ldr	r0, [pc, #40]	; (8005430 <HAL_I2C_MspInit+0x54>)
 8005406:	f7fb ff7f 	bl	8001308 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800540a:	4b0a      	ldr	r3, [pc, #40]	; (8005434 <HAL_I2C_MspInit+0x58>)
 800540c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8005410:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8005414:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8005418:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800541c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005420:	9300      	str	r3, [sp, #0]
 8005422:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8005424:	b007      	add	sp, #28
 8005426:	f85d fb04 	ldr.w	pc, [sp], #4
 800542a:	bf00      	nop
 800542c:	40005400 	.word	0x40005400
 8005430:	58020400 	.word	0x58020400
 8005434:	58024400 	.word	0x58024400

08005438 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005438:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800543a:	6802      	ldr	r2, [r0, #0]
 800543c:	4b03      	ldr	r3, [pc, #12]	; (800544c <HAL_TIM_PeriodElapsedCallback+0x14>)
 800543e:	429a      	cmp	r2, r3
 8005440:	d000      	beq.n	8005444 <HAL_TIM_PeriodElapsedCallback+0xc>
 8005442:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8005444:	f7fb fed8 	bl	80011f8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8005448:	e7fb      	b.n	8005442 <HAL_TIM_PeriodElapsedCallback+0xa>
 800544a:	bf00      	nop
 800544c:	40010000 	.word	0x40010000

08005450 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8005450:	e7fe      	b.n	8005450 <_Error_Handler>
	...

08005454 <SystemClock_Config>:
{
 8005454:	b500      	push	{lr}
 8005456:	b0cd      	sub	sp, #308	; 0x134
  MODIFY_REG(PWR->CR3, PWR_CR3_SCUEN, 0);
 8005458:	4b33      	ldr	r3, [pc, #204]	; (8005528 <SystemClock_Config+0xd4>)
 800545a:	68da      	ldr	r2, [r3, #12]
 800545c:	f022 0204 	bic.w	r2, r2, #4
 8005460:	60da      	str	r2, [r3, #12]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8005462:	2200      	movs	r2, #0
 8005464:	9201      	str	r2, [sp, #4]
 8005466:	699a      	ldr	r2, [r3, #24]
 8005468:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800546c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005470:	619a      	str	r2, [r3, #24]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005478:	9301      	str	r3, [sp, #4]
 800547a:	9b01      	ldr	r3, [sp, #4]
  while ((PWR->D3CR & (PWR_D3CR_VOSRDY)) != PWR_D3CR_VOSRDY) 
 800547c:	4b2a      	ldr	r3, [pc, #168]	; (8005528 <SystemClock_Config+0xd4>)
 800547e:	699b      	ldr	r3, [r3, #24]
 8005480:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8005484:	d0fa      	beq.n	800547c <SystemClock_Config+0x28>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005486:	2302      	movs	r3, #2
 8005488:	9339      	str	r3, [sp, #228]	; 0xe4
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800548a:	2201      	movs	r2, #1
 800548c:	923c      	str	r2, [sp, #240]	; 0xf0
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800548e:	2210      	movs	r2, #16
 8005490:	923d      	str	r2, [sp, #244]	; 0xf4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005492:	9342      	str	r3, [sp, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005494:	2200      	movs	r2, #0
 8005496:	9243      	str	r2, [sp, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005498:	2104      	movs	r1, #4
 800549a:	9144      	str	r1, [sp, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 10;
 800549c:	200a      	movs	r0, #10
 800549e:	9045      	str	r0, [sp, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 80054a0:	9346      	str	r3, [sp, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80054a2:	9147      	str	r1, [sp, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80054a4:	9348      	str	r3, [sp, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80054a6:	210c      	movs	r1, #12
 80054a8:	9149      	str	r1, [sp, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80054aa:	934a      	str	r3, [sp, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80054ac:	924b      	str	r2, [sp, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80054ae:	a839      	add	r0, sp, #228	; 0xe4
 80054b0:	f7fc fc22 	bl	8001cf8 <HAL_RCC_OscConfig>
 80054b4:	bb58      	cbnz	r0, 800550e <SystemClock_Config+0xba>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80054b6:	233f      	movs	r3, #63	; 0x3f
 80054b8:	9331      	str	r3, [sp, #196]	; 0xc4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80054ba:	2303      	movs	r3, #3
 80054bc:	9332      	str	r3, [sp, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80054be:	2300      	movs	r3, #0
 80054c0:	9333      	str	r3, [sp, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80054c2:	9334      	str	r3, [sp, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80054c4:	9335      	str	r3, [sp, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80054c6:	9336      	str	r3, [sp, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80054c8:	9337      	str	r3, [sp, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80054ca:	9338      	str	r3, [sp, #224]	; 0xe0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80054cc:	2101      	movs	r1, #1
 80054ce:	a831      	add	r0, sp, #196	; 0xc4
 80054d0:	f7fc ffbe 	bl	8002450 <HAL_RCC_ClockConfig>
 80054d4:	b9f8      	cbnz	r0, 8005516 <SystemClock_Config+0xc2>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80054d6:	2308      	movs	r3, #8
 80054d8:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80054da:	2300      	movs	r3, #0
 80054dc:	9322      	str	r3, [sp, #136]	; 0x88
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80054de:	a802      	add	r0, sp, #8
 80054e0:	f7fd f9f0 	bl	80028c4 <HAL_RCCEx_PeriphCLKConfig>
 80054e4:	b9d8      	cbnz	r0, 800551e <SystemClock_Config+0xca>
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 80054e6:	4b11      	ldr	r3, [pc, #68]	; (800552c <SystemClock_Config+0xd8>)
 80054e8:	6818      	ldr	r0, [r3, #0]
 80054ea:	4b11      	ldr	r3, [pc, #68]	; (8005530 <SystemClock_Config+0xdc>)
 80054ec:	fba3 3000 	umull	r3, r0, r3, r0
 80054f0:	0980      	lsrs	r0, r0, #6
 80054f2:	f7fb fee3 	bl	80012bc <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80054f6:	2004      	movs	r0, #4
 80054f8:	f7fb fef6 	bl	80012e8 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80054fc:	2200      	movs	r2, #0
 80054fe:	210f      	movs	r1, #15
 8005500:	f04f 30ff 	mov.w	r0, #4294967295
 8005504:	f7fb fe9c 	bl	8001240 <HAL_NVIC_SetPriority>
}
 8005508:	b04d      	add	sp, #308	; 0x134
 800550a:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 800550e:	21b0      	movs	r1, #176	; 0xb0
 8005510:	4808      	ldr	r0, [pc, #32]	; (8005534 <SystemClock_Config+0xe0>)
 8005512:	f7ff ff9d 	bl	8005450 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005516:	21c2      	movs	r1, #194	; 0xc2
 8005518:	4806      	ldr	r0, [pc, #24]	; (8005534 <SystemClock_Config+0xe0>)
 800551a:	f7ff ff99 	bl	8005450 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 800551e:	21c9      	movs	r1, #201	; 0xc9
 8005520:	4804      	ldr	r0, [pc, #16]	; (8005534 <SystemClock_Config+0xe0>)
 8005522:	f7ff ff95 	bl	8005450 <_Error_Handler>
 8005526:	bf00      	nop
 8005528:	58024800 	.word	0x58024800
 800552c:	20000008 	.word	0x20000008
 8005530:	10624dd3 	.word	0x10624dd3
 8005534:	08006128 	.word	0x08006128

08005538 <main>:
{
 8005538:	b508      	push	{r3, lr}
  HAL_Init();
 800553a:	f7fb fe4d 	bl	80011d8 <HAL_Init>
  SystemClock_Config();
 800553e:	f7ff ff89 	bl	8005454 <SystemClock_Config>
  MX_GPIO_Init();
 8005542:	f7ff fe01 	bl	8005148 <MX_GPIO_Init>
  MX_I2C1_Init();
 8005546:	f7ff ff15 	bl	8005374 <MX_I2C1_Init>
  MX_FREERTOS_Init();
 800554a:	f7ff fde7 	bl	800511c <MX_FREERTOS_Init>
  osKernelStart();
 800554e:	f7fe f80c 	bl	800356a <osKernelStart>
 8005552:	e7fe      	b.n	8005552 <main+0x1a>

08005554 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005554:	b500      	push	{lr}
 8005556:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005558:	4b1e      	ldr	r3, [pc, #120]	; (80055d4 <HAL_MspInit+0x80>)
 800555a:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 800555e:	f042 0202 	orr.w	r2, r2, #2
 8005562:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8005566:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800556a:	f003 0302 	and.w	r3, r3, #2
 800556e:	9301      	str	r3, [sp, #4]
 8005570:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005572:	2003      	movs	r0, #3
 8005574:	f7fb fe52 	bl	800121c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005578:	2200      	movs	r2, #0
 800557a:	4611      	mov	r1, r2
 800557c:	f06f 000b 	mvn.w	r0, #11
 8005580:	f7fb fe5e 	bl	8001240 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8005584:	2200      	movs	r2, #0
 8005586:	4611      	mov	r1, r2
 8005588:	f06f 000a 	mvn.w	r0, #10
 800558c:	f7fb fe58 	bl	8001240 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8005590:	2200      	movs	r2, #0
 8005592:	4611      	mov	r1, r2
 8005594:	f06f 0009 	mvn.w	r0, #9
 8005598:	f7fb fe52 	bl	8001240 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800559c:	2200      	movs	r2, #0
 800559e:	4611      	mov	r1, r2
 80055a0:	f06f 0004 	mvn.w	r0, #4
 80055a4:	f7fb fe4c 	bl	8001240 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80055a8:	2200      	movs	r2, #0
 80055aa:	4611      	mov	r1, r2
 80055ac:	f06f 0003 	mvn.w	r0, #3
 80055b0:	f7fb fe46 	bl	8001240 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80055b4:	2200      	movs	r2, #0
 80055b6:	210f      	movs	r1, #15
 80055b8:	f06f 0001 	mvn.w	r0, #1
 80055bc:	f7fb fe40 	bl	8001240 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80055c0:	2200      	movs	r2, #0
 80055c2:	210f      	movs	r1, #15
 80055c4:	f04f 30ff 	mov.w	r0, #4294967295
 80055c8:	f7fb fe3a 	bl	8001240 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80055cc:	b003      	add	sp, #12
 80055ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80055d2:	bf00      	nop
 80055d4:	58024400 	.word	0x58024400

080055d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80055d8:	b500      	push	{lr}
 80055da:	b08b      	sub	sp, #44	; 0x2c
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 80055dc:	2200      	movs	r2, #0
 80055de:	4601      	mov	r1, r0
 80055e0:	2019      	movs	r0, #25
 80055e2:	f7fb fe2d 	bl	8001240 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 80055e6:	2019      	movs	r0, #25
 80055e8:	f7fb fe5a 	bl	80012a0 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80055ec:	4b16      	ldr	r3, [pc, #88]	; (8005648 <HAL_InitTick+0x70>)
 80055ee:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80055f2:	f042 0201 	orr.w	r2, r2, #1
 80055f6:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 80055fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80055fe:	f003 0301 	and.w	r3, r3, #1
 8005602:	9300      	str	r3, [sp, #0]
 8005604:	9b00      	ldr	r3, [sp, #0]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005606:	a901      	add	r1, sp, #4
 8005608:	a802      	add	r0, sp, #8
 800560a:	f7fd f849 	bl	80026a0 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800560e:	f7fd f831 	bl	8002674 <HAL_RCC_GetPCLK2Freq>
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8005612:	4b0e      	ldr	r3, [pc, #56]	; (800564c <HAL_InitTick+0x74>)
 8005614:	fba3 2300 	umull	r2, r3, r3, r0
 8005618:	0c9b      	lsrs	r3, r3, #18
 800561a:	3b01      	subs	r3, #1
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800561c:	480c      	ldr	r0, [pc, #48]	; (8005650 <HAL_InitTick+0x78>)
 800561e:	4a0d      	ldr	r2, [pc, #52]	; (8005654 <HAL_InitTick+0x7c>)
 8005620:	6002      	str	r2, [r0, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8005622:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005626:	60c2      	str	r2, [r0, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8005628:	6043      	str	r3, [r0, #4]
  htim1.Init.ClockDivision = 0;
 800562a:	2300      	movs	r3, #0
 800562c:	6103      	str	r3, [r0, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800562e:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8005630:	f7fd ff7a 	bl	8003528 <HAL_TIM_Base_Init>
 8005634:	b118      	cbz	r0, 800563e <HAL_InitTick+0x66>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
  }
  
  /* Return function status */
  return HAL_ERROR;
 8005636:	2001      	movs	r0, #1
}
 8005638:	b00b      	add	sp, #44	; 0x2c
 800563a:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim1);
 800563e:	4804      	ldr	r0, [pc, #16]	; (8005650 <HAL_InitTick+0x78>)
 8005640:	f7fd fe11 	bl	8003266 <HAL_TIM_Base_Start_IT>
 8005644:	e7f8      	b.n	8005638 <HAL_InitTick+0x60>
 8005646:	bf00      	nop
 8005648:	58024400 	.word	0x58024400
 800564c:	431bde83 	.word	0x431bde83
 8005650:	20003f68 	.word	0x20003f68
 8005654:	40010000 	.word	0x40010000

08005658 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8005658:	4770      	bx	lr

0800565a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800565a:	e7fe      	b.n	800565a <HardFault_Handler>

0800565c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800565c:	e7fe      	b.n	800565c <MemManage_Handler>

0800565e <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800565e:	e7fe      	b.n	800565e <BusFault_Handler>

08005660 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8005660:	e7fe      	b.n	8005660 <UsageFault_Handler>

08005662 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8005662:	4770      	bx	lr

08005664 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005664:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 8005666:	f7fd ffa8 	bl	80035ba <osSystickHandler>
 800566a:	bd08      	pop	{r3, pc}

0800566c <TIM1_UP_IRQHandler>:

/**
* @brief This function handles TIM1 update interrupt.
*/
void TIM1_UP_IRQHandler(void)
{
 800566c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800566e:	4802      	ldr	r0, [pc, #8]	; (8005678 <TIM1_UP_IRQHandler+0xc>)
 8005670:	f7fd fe0a 	bl	8003288 <HAL_TIM_IRQHandler>
 8005674:	bd08      	pop	{r3, pc}
 8005676:	bf00      	nop
 8005678:	20003f68 	.word	0x20003f68

0800567c <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 800567c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800567e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005682:	f7fb ff3d 	bl	8001500 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8005686:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800568a:	f7fb ff39 	bl	8001500 <HAL_GPIO_EXTI_IRQHandler>
 800568e:	bd08      	pop	{r3, pc}

08005690 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005690:	b410      	push	{r4}
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005692:	4915      	ldr	r1, [pc, #84]	; (80056e8 <SystemInit+0x58>)
 8005694:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005698:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800569c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80056a0:	4b12      	ldr	r3, [pc, #72]	; (80056ec <SystemInit+0x5c>)
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	f042 0201 	orr.w	r2, r2, #1
 80056a8:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80056aa:	2200      	movs	r2, #0
 80056ac:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 80056ae:	681c      	ldr	r4, [r3, #0]
 80056b0:	480f      	ldr	r0, [pc, #60]	; (80056f0 <SystemInit+0x60>)
 80056b2:	4020      	ands	r0, r4
 80056b4:	6018      	str	r0, [r3, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80056b6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80056b8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80056ba:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 80056bc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 80056be:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 80056c0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80056c2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 80056c4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80056c6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 80056c8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80056ca:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80056cc:	6818      	ldr	r0, [r3, #0]
 80056ce:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 80056d2:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80056d4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
  *((__IO uint32_t*)0x51008108) = 0x00000001;
 80056d6:	2201      	movs	r2, #1
 80056d8:	4b06      	ldr	r3, [pc, #24]	; (80056f4 <SystemInit+0x64>)
 80056da:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal ITCMSRAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 80056dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80056e0:	608b      	str	r3, [r1, #8]
#endif

}
 80056e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80056e6:	4770      	bx	lr
 80056e8:	e000ed00 	.word	0xe000ed00
 80056ec:	58024400 	.word	0x58024400
 80056f0:	eaf6ed7f 	.word	0xeaf6ed7f
 80056f4:	51008108 	.word	0x51008108

080056f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80056f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005730 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80056fc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80056fe:	e003      	b.n	8005708 <LoopCopyDataInit>

08005700 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005700:	4b0c      	ldr	r3, [pc, #48]	; (8005734 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005702:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005704:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005706:	3104      	adds	r1, #4

08005708 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005708:	480b      	ldr	r0, [pc, #44]	; (8005738 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800570a:	4b0c      	ldr	r3, [pc, #48]	; (800573c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800570c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800570e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005710:	d3f6      	bcc.n	8005700 <CopyDataInit>
  ldr  r2, =_sbss
 8005712:	4a0b      	ldr	r2, [pc, #44]	; (8005740 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005714:	e002      	b.n	800571c <LoopFillZerobss>

08005716 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005716:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005718:	f842 3b04 	str.w	r3, [r2], #4

0800571c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800571c:	4b09      	ldr	r3, [pc, #36]	; (8005744 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800571e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005720:	d3f9      	bcc.n	8005716 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005722:	f7ff ffb5 	bl	8005690 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005726:	f000 f811 	bl	800574c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800572a:	f7ff ff05 	bl	8005538 <main>
  bx  lr    
 800572e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005730:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005734:	08006390 	.word	0x08006390
  ldr  r0, =_sdata
 8005738:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800573c:	20000104 	.word	0x20000104
  ldr  r2, =_sbss
 8005740:	20000104 	.word	0x20000104
  ldr  r3, = _ebss
 8005744:	20003fac 	.word	0x20003fac

08005748 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005748:	e7fe      	b.n	8005748 <ADC3_IRQHandler>
	...

0800574c <__libc_init_array>:
 800574c:	b570      	push	{r4, r5, r6, lr}
 800574e:	4e0d      	ldr	r6, [pc, #52]	; (8005784 <__libc_init_array+0x38>)
 8005750:	4c0d      	ldr	r4, [pc, #52]	; (8005788 <__libc_init_array+0x3c>)
 8005752:	1ba4      	subs	r4, r4, r6
 8005754:	10a4      	asrs	r4, r4, #2
 8005756:	2500      	movs	r5, #0
 8005758:	42a5      	cmp	r5, r4
 800575a:	d109      	bne.n	8005770 <__libc_init_array+0x24>
 800575c:	4e0b      	ldr	r6, [pc, #44]	; (800578c <__libc_init_array+0x40>)
 800575e:	4c0c      	ldr	r4, [pc, #48]	; (8005790 <__libc_init_array+0x44>)
 8005760:	f000 f880 	bl	8005864 <_init>
 8005764:	1ba4      	subs	r4, r4, r6
 8005766:	10a4      	asrs	r4, r4, #2
 8005768:	2500      	movs	r5, #0
 800576a:	42a5      	cmp	r5, r4
 800576c:	d105      	bne.n	800577a <__libc_init_array+0x2e>
 800576e:	bd70      	pop	{r4, r5, r6, pc}
 8005770:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005774:	4798      	blx	r3
 8005776:	3501      	adds	r5, #1
 8005778:	e7ee      	b.n	8005758 <__libc_init_array+0xc>
 800577a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800577e:	4798      	blx	r3
 8005780:	3501      	adds	r5, #1
 8005782:	e7f2      	b.n	800576a <__libc_init_array+0x1e>
 8005784:	08006388 	.word	0x08006388
 8005788:	08006388 	.word	0x08006388
 800578c:	08006388 	.word	0x08006388
 8005790:	0800638c 	.word	0x0800638c

08005794 <memcpy>:
 8005794:	b510      	push	{r4, lr}
 8005796:	1e43      	subs	r3, r0, #1
 8005798:	440a      	add	r2, r1
 800579a:	4291      	cmp	r1, r2
 800579c:	d100      	bne.n	80057a0 <memcpy+0xc>
 800579e:	bd10      	pop	{r4, pc}
 80057a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80057a8:	e7f7      	b.n	800579a <memcpy+0x6>

080057aa <abort>:
 80057aa:	b508      	push	{r3, lr}
 80057ac:	2006      	movs	r0, #6
 80057ae:	f000 f82b 	bl	8005808 <raise>
 80057b2:	2001      	movs	r0, #1
 80057b4:	f000 f854 	bl	8005860 <_exit>

080057b8 <_raise_r>:
 80057b8:	291f      	cmp	r1, #31
 80057ba:	b538      	push	{r3, r4, r5, lr}
 80057bc:	4604      	mov	r4, r0
 80057be:	460d      	mov	r5, r1
 80057c0:	d904      	bls.n	80057cc <_raise_r+0x14>
 80057c2:	2316      	movs	r3, #22
 80057c4:	6003      	str	r3, [r0, #0]
 80057c6:	f04f 30ff 	mov.w	r0, #4294967295
 80057ca:	bd38      	pop	{r3, r4, r5, pc}
 80057cc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80057ce:	b112      	cbz	r2, 80057d6 <_raise_r+0x1e>
 80057d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80057d4:	b94b      	cbnz	r3, 80057ea <_raise_r+0x32>
 80057d6:	4620      	mov	r0, r4
 80057d8:	f000 f830 	bl	800583c <_getpid_r>
 80057dc:	462a      	mov	r2, r5
 80057de:	4601      	mov	r1, r0
 80057e0:	4620      	mov	r0, r4
 80057e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80057e6:	f000 b817 	b.w	8005818 <_kill_r>
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d00a      	beq.n	8005804 <_raise_r+0x4c>
 80057ee:	1c59      	adds	r1, r3, #1
 80057f0:	d103      	bne.n	80057fa <_raise_r+0x42>
 80057f2:	2316      	movs	r3, #22
 80057f4:	6003      	str	r3, [r0, #0]
 80057f6:	2001      	movs	r0, #1
 80057f8:	bd38      	pop	{r3, r4, r5, pc}
 80057fa:	2400      	movs	r4, #0
 80057fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005800:	4628      	mov	r0, r5
 8005802:	4798      	blx	r3
 8005804:	2000      	movs	r0, #0
 8005806:	bd38      	pop	{r3, r4, r5, pc}

08005808 <raise>:
 8005808:	4b02      	ldr	r3, [pc, #8]	; (8005814 <raise+0xc>)
 800580a:	4601      	mov	r1, r0
 800580c:	6818      	ldr	r0, [r3, #0]
 800580e:	f7ff bfd3 	b.w	80057b8 <_raise_r>
 8005812:	bf00      	nop
 8005814:	20000010 	.word	0x20000010

08005818 <_kill_r>:
 8005818:	b538      	push	{r3, r4, r5, lr}
 800581a:	4c07      	ldr	r4, [pc, #28]	; (8005838 <_kill_r+0x20>)
 800581c:	2300      	movs	r3, #0
 800581e:	4605      	mov	r5, r0
 8005820:	4608      	mov	r0, r1
 8005822:	4611      	mov	r1, r2
 8005824:	6023      	str	r3, [r4, #0]
 8005826:	f000 f813 	bl	8005850 <_kill>
 800582a:	1c43      	adds	r3, r0, #1
 800582c:	d102      	bne.n	8005834 <_kill_r+0x1c>
 800582e:	6823      	ldr	r3, [r4, #0]
 8005830:	b103      	cbz	r3, 8005834 <_kill_r+0x1c>
 8005832:	602b      	str	r3, [r5, #0]
 8005834:	bd38      	pop	{r3, r4, r5, pc}
 8005836:	bf00      	nop
 8005838:	20003fa8 	.word	0x20003fa8

0800583c <_getpid_r>:
 800583c:	f000 b800 	b.w	8005840 <_getpid>

08005840 <_getpid>:
 8005840:	4b02      	ldr	r3, [pc, #8]	; (800584c <_getpid+0xc>)
 8005842:	2258      	movs	r2, #88	; 0x58
 8005844:	601a      	str	r2, [r3, #0]
 8005846:	f04f 30ff 	mov.w	r0, #4294967295
 800584a:	4770      	bx	lr
 800584c:	20003fa8 	.word	0x20003fa8

08005850 <_kill>:
 8005850:	4b02      	ldr	r3, [pc, #8]	; (800585c <_kill+0xc>)
 8005852:	2258      	movs	r2, #88	; 0x58
 8005854:	601a      	str	r2, [r3, #0]
 8005856:	f04f 30ff 	mov.w	r0, #4294967295
 800585a:	4770      	bx	lr
 800585c:	20003fa8 	.word	0x20003fa8

08005860 <_exit>:
 8005860:	e7fe      	b.n	8005860 <_exit>
	...

08005864 <_init>:
 8005864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005866:	bf00      	nop
 8005868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800586a:	bc08      	pop	{r3}
 800586c:	469e      	mov	lr, r3
 800586e:	4770      	bx	lr

08005870 <_fini>:
 8005870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005872:	bf00      	nop
 8005874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005876:	bc08      	pop	{r3}
 8005878:	469e      	mov	lr, r3
 800587a:	4770      	bx	lr
