// Seed: 3712114474
module module_0 #(
    parameter id_3 = 32'd26
);
  wire id_1;
  defparam id_3 = id_3;
  wor  id_4;
  assign id_1 = id_2[1];
  assign module_1.type_8 = 0;
  assign id_4 = id_3;
  wire id_5;
  wire id_6, id_7;
  wire id_8;
  integer id_9;
  initial begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        begin : LABEL_0
          id_5 = id_4;
        end
      end
    end
  end
  wire id_10, id_11;
endmodule
module module_1 (
    output supply0 id_0,
    input  logic   id_1
);
  reg id_3, id_4;
  always
    if (1) id_4 <= id_1;
    else $display(1'd0);
  wand id_5;
  wire id_6;
  module_0 modCall_1 ();
endmodule
