/**
 * @file include/arm/raspi3/gpio.h
 *
 * @author Hiroyuki Chishiro
 */
#ifndef	__MCUBE_ARM_RASPI3_GPIO_H__
#define	__MCUBE_ARM_RASPI3_GPIO_H__

#define GPFSEL0   (PERIPHERAL_BASE + 0x00200000)
#define GPFSEL1   (PERIPHERAL_BASE + 0x00200004)
#define GPFSEL2   (PERIPHERAL_BASE + 0x00200008)
#define GPFSEL3   (PERIPHERAL_BASE + 0x0020000c)
#define GPFSEL4   (PERIPHERAL_BASE + 0x00200010)
#define GPFSEL5   (PERIPHERAL_BASE + 0x00200014)
/* PERIPHERAL_BASE + 0x00200018: reserved */
#define GPSET0    (PERIPHERAL_BASE + 0x0020001c)
#define GPSET1    (PERIPHERAL_BASE + 0x00200020)
/* PERIPHERAL_BASE + 0x00200024: reserved */
#define GPCLR0    (PERIPHERAL_BASE + 0x00200028)
#define GPCLR1    (PERIPHERAL_BASE + 0x0020002c)
/* PERIPHERAL_BASE + 0x00200030: reserved */
#define GPLEV0    (PERIPHERAL_BASE + 0x00200034)
#define GPLEV1    (PERIPHERAL_BASE + 0x00200038)
/* PERIPHERAL_BASE + 0x0020003c: reserved */
#define GPEDS0    (PERIPHERAL_BASE + 0x00200040)
#define GPEDS1    (PERIPHERAL_BASE + 0x00200044)
/* PERIPHERAL_BASE + 0x00200048: reserved */
#define GPREN0    (PERIPHERAL_BASE + 0x0020004c)
#define GPREN1    (PERIPHERAL_BASE + 0x00200050)
/* PERIPHERAL_BASE + 0x00200054: reserved */
#define GPFEN0    (PERIPHERAL_BASE + 0x00200058)
#define GPFEN1    (PERIPHERAL_BASE + 0x0020005c)
/* PERIPHERAL_BASE + 0x00200060: reserved */
#define GPHEN0    (PERIPHERAL_BASE + 0x00200064)
#define GPHEN1    (PERIPHERAL_BASE + 0x00200068)
/* PERIPHERAL_BASE + 0x0020006c: reserved */
#define GPLEN0    (PERIPHERAL_BASE + 0x00200070)
#define GPLEN1    (PERIPHERAL_BASE + 0x0020007c)
/* PERIPHERAL_BASE + 0x00200078: reserved */
#define GPAREN0   (PERIPHERAL_BASE + 0x0020007c)
#define GPAREN1   (PERIPHERAL_BASE + 0x00200080)
/* PERIPHERAL_BASE + 0x00200084: reserved */
#define GPAFEN0   (PERIPHERAL_BASE + 0x00200088)
#define GPAFEN1   (PERIPHERAL_BASE + 0x0020008c)
/* PERIPHERAL_BASE + 0x00200090: reserved */
#define GPPUD     (PERIPHERAL_BASE + 0x00200094)
#define GPPUDCLK0 (PERIPHERAL_BASE + 0x00200098)
#define GPPUDCLK1 (PERIPHERAL_BASE + 0x0020009c)
/* PERIPHERAL_BASE + 0x002000a0: reserved */
/* PERIPHERAL_BASE + 0x002000b0: test */


#endif /*	__MCUBE_ARM_RASPI3_GPIO_H__ */

