

================================================================
== Vitis HLS Report for 'forward_Pipeline_44'
================================================================
* Date:           Thu Jan  6 20:40:04 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2104-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 ns|  1.468 ns|     0.27 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      210|      210|  0.308 us|  0.308 us|  210|  210|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      208|      208|       105|        104|          1|     2|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      19|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     599|    -|
|Register             |        -|     -|      176|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      176|     618|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |val_1187_fu_79_p2      |         +|   0|  0|   9|           2|           1|
    |exitcond2022_fu_73_p2  |      icmp|   0|  0|   8|           2|           3|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  19|           5|           6|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  522|        105|    1|        105|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_p_load      |    9|          2|   32|         64|
    |empty_fu_34                  |    9|          2|   32|         64|
    |grp_fu_51_p0                 |   14|          3|   32|         96|
    |val_11652_fu_30              |    9|          2|    2|          4|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  599|        122|  103|        341|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |  104|   0|  104|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |empty_fu_34                  |   32|   0|   32|          0|
    |exitcond2022_reg_122         |    1|   0|    1|          0|
    |reg_55                       |   32|   0|   32|          0|
    |val_11652_fu_30              |    2|   0|    2|          0|
    |val_1187_reg_126             |    2|   0|    2|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  176|   0|  176|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  forward_Pipeline_44|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  forward_Pipeline_44|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  forward_Pipeline_44|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  forward_Pipeline_44|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  forward_Pipeline_44|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  forward_Pipeline_44|  return value|
|grp_fu_622_p_din0    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_44|  return value|
|grp_fu_622_p_din1    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_44|  return value|
|grp_fu_622_p_opcode  |  out|    2|  ap_ctrl_hs|  forward_Pipeline_44|  return value|
|grp_fu_622_p_dout0   |   in|   32|  ap_ctrl_hs|  forward_Pipeline_44|  return value|
|grp_fu_622_p_ce      |  out|    1|  ap_ctrl_hs|  forward_Pipeline_44|  return value|
|val_39               |   in|   32|     ap_none|               val_39|        scalar|
|arg_32               |  out|   32|      ap_vld|               arg_32|       pointer|
|arg_32_ap_vld        |  out|    1|      ap_vld|               arg_32|       pointer|
+---------------------+-----+-----+------------+---------------------+--------------+

