// Seed: 2419323991
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_6 = 1;
  assign id_2 = id_1;
  supply0 [1 : 1] id_7;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd11,
    parameter id_1 = 32'd60
) (
    output uwire _id_0
    , id_4,
    output wand _id_1,
    output supply0 id_2
);
  logic [{  id_1  {  id_0  }  } : 1] id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_5
  );
endmodule
