<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nv40_fb.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nv40_fb.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_drm.h&quot;</span>

<span class="kt">void</span>
<span class="nf">nv40_fb_set_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span><span class="n">tile</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">tile</span><span class="p">.</span><span class="n">reg</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x40</span>:
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PFB_TLIMIT</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">limit</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PFB_TSIZE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">pitch</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PFB_TILE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV40_PFB_TLIMIT</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">limit</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV40_PFB_TSIZE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">pitch</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV40_PFB_TILE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv40_fb_init_gart</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gart</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">sg_ctxdma</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">type</span> <span class="o">!=</span> <span class="n">NOUVEAU_GART_HW</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100800</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100800</span><span class="p">,</span> <span class="n">gart</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">|</span> <span class="mh">0x00000002</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10008c</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100820</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv44_fb_init_gart</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gart</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">sg_ctxdma</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vinst</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">type</span> <span class="o">!=</span> <span class="n">NOUVEAU_GART_HW</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100850</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100800</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* calculate vram address of this PRAMIN block, object</span>
<span class="cm">	 * must be allocated on 512KiB alignment, and not exceed</span>
<span class="cm">	 * a total size of 512KiB for this to work correctly</span>
<span class="cm">	 */</span>
	<span class="n">vinst</span>  <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10020c</span><span class="p">);</span>
	<span class="n">vinst</span> <span class="o">-=</span> <span class="p">((</span><span class="n">gart</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">&gt;&gt;</span> <span class="mi">19</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">;</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100850</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100818</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">dummy</span><span class="p">.</span><span class="n">addr</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100804</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_size</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100850</span><span class="p">,</span> <span class="mh">0x00008000</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10008c</span><span class="p">,</span> <span class="mh">0x00000200</span><span class="p">,</span> <span class="mh">0x00000200</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100820</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10082c</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100800</span><span class="p">,</span> <span class="n">vinst</span> <span class="o">|</span> <span class="mh">0x00000010</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv40_fb_vram_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="cm">/* 0x001218 is actually present on a few other NV4X I looked at,</span>
<span class="cm">	 * and even contains sane values matching 0x100474.  From looking</span>
<span class="cm">	 * at various vbios images however, this isn&#39;t the case everywhere.</span>
<span class="cm">	 * So, I chose to use the same regs I&#39;ve seen NVIDIA reading around</span>
<span class="cm">	 * the memory detection, hopefully that&#39;ll get us the right numbers</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x40</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">pbus1218</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001218</span><span class="p">);</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pbus1218</span> <span class="o">&amp;</span> <span class="mh">0x00000300</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x00000000</span>: <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">=</span> <span class="n">NV_MEM_TYPE_SDRAM</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x00000100</span>: <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">=</span> <span class="n">NV_MEM_TYPE_DDR1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x00000200</span>: <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">=</span> <span class="n">NV_MEM_TYPE_GDDR3</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x00000300</span>: <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">=</span> <span class="n">NV_MEM_TYPE_DDR2</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x49</span> <span class="o">||</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x4b</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">pfb914</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100914</span><span class="p">);</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pfb914</span> <span class="o">&amp;</span> <span class="mh">0x00000003</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x00000000</span>: <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">=</span> <span class="n">NV_MEM_TYPE_DDR1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x00000001</span>: <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">=</span> <span class="n">NV_MEM_TYPE_DDR2</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x00000002</span>: <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">=</span> <span class="n">NV_MEM_TYPE_GDDR3</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x00000003</span>: <span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">!=</span> <span class="mh">0x4e</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">pfb474</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100474</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pfb474</span> <span class="o">&amp;</span> <span class="mh">0x00000004</span><span class="p">)</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">=</span> <span class="n">NV_MEM_TYPE_GDDR3</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pfb474</span> <span class="o">&amp;</span> <span class="mh">0x00000002</span><span class="p">)</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">=</span> <span class="n">NV_MEM_TYPE_DDR2</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pfb474</span> <span class="o">&amp;</span> <span class="mh">0x00000001</span><span class="p">)</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">=</span> <span class="n">NV_MEM_TYPE_DDR1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">=</span> <span class="n">NV_MEM_TYPE_STOLEN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_size</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10020c</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff000000</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv40_fb_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_fb_engine</span> <span class="o">*</span><span class="n">pfb</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">fb</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">!=</span> <span class="mh">0x40</span> <span class="o">&amp;&amp;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">!=</span> <span class="mh">0x45</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">nv44_graph_class</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
			<span class="n">nv44_fb_init_gart</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">nv40_fb_init_gart</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x40</span>:
	<span class="k">case</span> <span class="mh">0x45</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PFB_CLOSE_PAGE2</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PFB_CLOSE_PAGE2</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">));</span>
		<span class="n">pfb</span><span class="o">-&gt;</span><span class="n">num_tiles</span> <span class="o">=</span> <span class="n">NV10_PFB_TILE__SIZE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x46</span>: <span class="cm">/* G72 */</span>
	<span class="k">case</span> <span class="mh">0x47</span>: <span class="cm">/* G70 */</span>
	<span class="k">case</span> <span class="mh">0x49</span>: <span class="cm">/* G71 */</span>
	<span class="k">case</span> <span class="mh">0x4b</span>: <span class="cm">/* G73 */</span>
	<span class="k">case</span> <span class="mh">0x4c</span>: <span class="cm">/* C51 (G7X version) */</span>
		<span class="n">pfb</span><span class="o">-&gt;</span><span class="n">num_tiles</span> <span class="o">=</span> <span class="n">NV40_PFB_TILE__SIZE_1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">pfb</span><span class="o">-&gt;</span><span class="n">num_tiles</span> <span class="o">=</span> <span class="n">NV40_PFB_TILE__SIZE_0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Turn all the tiling regions off. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pfb</span><span class="o">-&gt;</span><span class="n">num_tiles</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">pfb</span><span class="o">-&gt;</span><span class="n">set_tile_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv40_fb_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
