#-----------------------------------------------------------
# PlanAhead v13.2
# Build 131561 by hdbuild on Thu Jun 16 16:53:31 PDT 2011
# Start of session at: Sun Nov 12 21:20:33 2017
# Process ID: 8870
# Log file: /home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/planAhead_run_1/planAhead.log
# Journal file: /home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -438 day(s)
INFO: [ArchReader-0] Loading parts and site information from /Software/xilinx/13.2/ISE_DS/PlanAhead/parts/arch.xml
Parsing RTL primitives file [/Software/xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/Software/xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/pa.fromNcd.tcl
# create_project -name ISE -dir "/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/planAhead_run_1" -part xc5vlx110tff1136-1
Parsing template File [/Software/xilinx/13.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [/Software/xilinx/13.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [/Software/xilinx/13.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [/Software/xilinx/13.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [/Software/xilinx/13.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [/Software/xilinx/13.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2} }
# set_param project.paUcfFile  "dlx_toplevel.ucf"
# add_files "dlx_toplevel.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Design is defaulting to active srcset 'sources_1'
INFO: Design is defaulting to active constrset 'constrs_1'
INFO: Design is defaulting to constrset part: xc5vlx110tff1136-1
Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dlx_toplevel.ngc ...
WARNING:NetListWriters:298 - No output is written to dlx_toplevel.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus CPU0/UA_CTRL/UA_CW_EXE/DOUT<83 : 0> on
   block dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU0/UA_CTRL/UA_CW_WB/DOUT<14 : 0> on
   block dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU0/UA_CTRL/decout_ctrl_word_ID<100 :
   0> on block dlx_toplevel is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus CPU0/UA_PREG06/DOUT<31 : 5> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU0/UF_SFTvar/int1<30 : 1> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU0/UF_SFTvar/int2<31 : 1> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU0/ua_altsel00_dout<24 : 7> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU0/uf_alu_mode<4 : 0> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU0/uf_div_r<31 : 1> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU0/uf_mul_result<31 : 1> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Mtridata_datadbi_ports<7 : 0> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus dataack_ports<2 : 0> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file dlx_toplevel.edif ...
ngc2edif: Total memory usage is 87748 kilobytes

Parsing EDIF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/dlx_toplevel.edif]
Finished Parsing EDIF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/dlx_toplevel.edif]
Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design chipscope_vio.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file chipscope_vio.edif ...
ngc2edif: Total memory usage is 70064 kilobytes

Reading core file '/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/chipscope_vio.ngc' for (cell view 'chipscope_vio', library 'dlx_toplevel_lib', file 'dlx_toplevel.ngc')
Parsing EDIF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/chipscope_vio.edif]
Finished Parsing EDIF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/chipscope_vio.edif]
Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design bram_dm.ngc ...
WARNING:NetListWriters:298 - No output is written to bram_dm.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file bram_dm.edif ...
ngc2edif: Total memory usage is 80228 kilobytes

Reading core file '/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/bram_dm.ngc' for (cell view 'bram_dm', library 'dlx_toplevel_lib', file 'dlx_toplevel.ngc')
Parsing EDIF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/bram_dm.edif]
Finished Parsing EDIF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/bram_dm.edif]
Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design audio_out_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to audio_out_fifo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file audio_out_fifo.edif ...
ngc2edif: Total memory usage is 70668 kilobytes

Reading core file '/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/audio_out_fifo.ngc' for (cell view 'audio_out_fifo', library 'dlx_toplevel_lib', file 'dlx_toplevel.ngc')
Parsing EDIF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/audio_out_fifo.edif]
Finished Parsing EDIF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/audio_out_fifo.edif]
Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon0.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon0 is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon0.edif ...
ngc2edif: Total memory usage is 70392 kilobytes

Reading core file '/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/chipscope_icon0.ngc' for (cell view 'chipscope_icon0', library 'dlx_toplevel_lib', file 'dlx_toplevel.ngc')
Parsing EDIF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/chipscope_icon0.edif]
Finished Parsing EDIF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/chipscope_icon0.edif]
Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design brom_im.ngc ...
WARNING:NetListWriters:298 - No output is written to brom_im.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file brom_im.edif ...
ngc2edif: Total memory usage is 71164 kilobytes

Reading core file '/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/brom_im.ngc' for (cell view 'brom_im', library 'dlx_toplevel_lib', file 'dlx_toplevel.ngc')
Parsing EDIF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/brom_im.edif]
Finished Parsing EDIF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/brom_im.edif]
Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila4b.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila4b
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila4b
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila4b.edif ...
ngc2edif: Total memory usage is 71632 kilobytes

Reading core file '/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/chipscope_ila4b.ngc' for (cell view 'chipscope_ila4b', library 'dlx_toplevel_lib', file 'dlx_toplevel.ngc')
Parsing EDIF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/chipscope_ila4b.edif]
Finished Parsing EDIF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/chipscope_ila4b.edif]
INFO: [ArchReader-18] Reading macro library /Software/xilinx/13.2/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [/Software/xilinx/13.2/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [/Software/xilinx/13.2/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
WARNING: [Netlist-3] Netlist 'dlx_toplevel' is not ideal for floorplanning, since the cellview 'dlx_toplevel' defined in file 'dlx_toplevel.ngc' contains large number of primitives. Please consider enabling hierarchy in synthesis before floorplan. You can enable hierarchy in XST by setting '-keep_hierarchy=yes' or '-netlist_hierarchy=rebuilt' flags.
INFO: [ArchReader-15] Reading bus macro file /Software/xilinx/13.2/ISE_DS/PlanAhead/./parts/xilinx/virtex5/pr_bus_macros.xml
INFO: [ArchReader-7] Loading clock regions from /Software/xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ClockRegion.xml
INFO: [ArchReader-8] Loading clock buffers from /Software/xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ClockBuffers.xml
INFO: [ArchReader-3] Loading package from /Software/xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ff1136/Package.xml
INFO: [ArchReader-4] Loading io standards from /Software/xilinx/13.2/ISE_DS/PlanAhead/./parts/xilinx/virtex5/IOStandards.xml
INFO: [ArchReader-5] Loading pkg sso from /Software/xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ff1136/SSORules.xml
INFO: [GDRC-0] Loading list of drcs for the architecture : /Software/xilinx/13.2/ISE_DS/PlanAhead/./parts/xilinx/virtex5/drc.xml
Parsing UCF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/chipscope_vio.xncf]
Finished Parsing UCF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/chipscope_vio.xncf]
Parsing UCF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/chipscope_icon0.xncf]
Finished Parsing UCF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/chipscope_icon0.xncf]
Parsing UCF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/chipscope_ila4b.xncf]
Finished Parsing UCF File [./.Xil-PlanAhead-8870-i80compute/ngc2edif/chipscope_ila4b.xncf]
Parsing UCF File [/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ucf]
Finished Parsing UCF File [/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ucf]
INFO: [Project-5] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUFG, BUFG): 1 instances

open_netlist_design: Time (s): 23.740u 0.960s 22.960w. Memory (MB): 1371.133p 85.918g
# read_xdl -file "/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ncd"
Release 13.2 - xdl O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment /Software/xilinx/13.2/ISE_DS/ISE/.
   "dlx_toplevel" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Successfully converted design '/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ncd' to '/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.xdl'.
INFO: [PAR-0] Parsing Placement File : /home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ncd
WARNING: [PAR-5] Net Name: pca9564_int. Found in file: /home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ncd. Not Recognizable in the Context
WARNING: [PAR-5] Net Name: pca9564_data<0>. Found in file: /home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ncd. Not Recognizable in the Context
WARNING: [PAR-5] Net Name: pca9564_data<1>. Found in file: /home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ncd. Not Recognizable in the Context
WARNING: [PAR-5] Net Name: pca9564_data<2>. Found in file: /home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ncd. Not Recognizable in the Context
WARNING: [PAR-5] Net Name: pca9564_data<3>. Found in file: /home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ncd. Not Recognizable in the Context
WARNING: [PAR-5] Net Name: pca9564_data<4>. Found in file: /home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ncd. Not Recognizable in the Context
WARNING: [PAR-5] Net Name: pca9564_data<5>. Found in file: /home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ncd. Not Recognizable in the Context
WARNING: [PAR-5] Net Name: pca9564_data<6>. Found in file: /home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ncd. Not Recognizable in the Context
WARNING: [PAR-5] Net Name: pca9564_data<7>. Found in file: /home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ncd. Not Recognizable in the Context
INFO: [PAR-1] Finished Parsing Placement File : /home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.ncd
INFO: [PAR-2] Placed 10180 instances
read_xdl: Time (s): 26.340u 0.900s 25.230w. Memory (MB): 1379.441p 8.309g
# if {[catch {read_twx -name results_1 -file "/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f2/dlx_toplevel.twx\": $eInfo"
# }
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
