vendor_name = ModelSim
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Registrador_4_bits.bdf
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux4x1.bdf
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/4_bits_demux.bdf
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Prova01.vwf
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Register_4_bits.sv
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_bit_demux.bdf
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_4_bits_registers.bdf
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Waveform.vwf
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/ARQ_Lab1.cbx.xml
source_file = 1, /users/daniel ribeiro/documents/github/single_cycle_processor_fpga/src_assembler_python/bin.txt
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/mux_omc.tdf
design_name = ARQ_Lab1
instance = comp, \inst1|Add1~0 , inst1|Add1~0, ARQ_Lab1, 1
instance = comp, \MBSelect|$00000|auto_generated|result_node[2]~1 , MBSelect|$00000|auto_generated|result_node[2]~1, ARQ_Lab1, 1
instance = comp, \inst1|Add3~1 , inst1|Add3~1, ARQ_Lab1, 1
instance = comp, \inst1|G[1]~13 , inst1|G[1]~13, ARQ_Lab1, 1
instance = comp, \Data_Extern|$00000|auto_generated|result_node[3]~0 , Data_Extern|$00000|auto_generated|result_node[3]~0, ARQ_Lab1, 1
instance = comp, \Data_memory|RAM~3 , Data_memory|RAM~3, ARQ_Lab1, 1
instance = comp, \Data_memory|RAM~1 , Data_memory|RAM~1, ARQ_Lab1, 1
instance = comp, \inst|WideOr3~2 , inst|WideOr3~2, ARQ_Lab1, 1
instance = comp, \inst16|endereco[3]~0 , inst16|endereco[3]~0, ARQ_Lab1, 1
instance = comp, \inst|WideOr11~0 , inst|WideOr11~0, ARQ_Lab1, 1
instance = comp, \inst|WideOr22~2 , inst|WideOr22~2, ARQ_Lab1, 1
instance = comp, \inst4|inst , inst4|inst, ARQ_Lab1, 1
instance = comp, \inst4|inst4 , inst4|inst4, ARQ_Lab1, 1
instance = comp, \inst|Selector10~0 , inst|Selector10~0, ARQ_Lab1, 1
instance = comp, \inst|WideOr24~2 , inst|WideOr24~2, ARQ_Lab1, 1
instance = comp, \inst|WideOr3~3 , inst|WideOr3~3, ARQ_Lab1, 1
instance = comp, \inst|WideOr24~3 , inst|WideOr24~3, ARQ_Lab1, 1
instance = comp, \inst|WideOr0~4 , inst|WideOr0~4, ARQ_Lab1, 1
instance = comp, \inst|endereco_Salto[1] , inst|endereco_Salto[1], ARQ_Lab1, 1
instance = comp, \Clock~I , Clock, ARQ_Lab1, 1
instance = comp, \Externo3~I , Externo3, ARQ_Lab1, 1
instance = comp, \Externo1~I , Externo1, ARQ_Lab1, 1
instance = comp, \Clock~clkctrl , Clock~clkctrl, ARQ_Lab1, 1
instance = comp, \inst4|inst~clkctrl , inst4|inst~clkctrl, ARQ_Lab1, 1
instance = comp, \inst4|inst4~clkctrl , inst4|inst4~clkctrl, ARQ_Lab1, 1
instance = comp, \inst16|Add1~0 , inst16|Add1~0, ARQ_Lab1, 1
instance = comp, \inst|WideOr13~0clkctrl , inst|WideOr13~0clkctrl, ARQ_Lab1, 1
instance = comp, \inst16|Add1~2 , inst16|Add1~2, ARQ_Lab1, 1
instance = comp, \inst16|auxiliar2[1]~0 , inst16|auxiliar2[1]~0, ARQ_Lab1, 1
instance = comp, \inst16|auxiliar2[1] , inst16|auxiliar2[1], ARQ_Lab1, 1
instance = comp, \inst16|endereco~6 , inst16|endereco~6, ARQ_Lab1, 1
instance = comp, \inst16|endereco[1] , inst16|endereco[1], ARQ_Lab1, 1
instance = comp, \inst16|Add1~4 , inst16|Add1~4, ARQ_Lab1, 1
instance = comp, \inst16|endereco~5 , inst16|endereco~5, ARQ_Lab1, 1
instance = comp, \inst16|endereco[2] , inst16|endereco[2], ARQ_Lab1, 1
instance = comp, \inst16|Add1~6 , inst16|Add1~6, ARQ_Lab1, 1
instance = comp, \inst16|endereco~4 , inst16|endereco~4, ARQ_Lab1, 1
instance = comp, \inst16|endereco[3] , inst16|endereco[3], ARQ_Lab1, 1
instance = comp, \inst16|Add1~8 , inst16|Add1~8, ARQ_Lab1, 1
instance = comp, \inst16|endereco~3 , inst16|endereco~3, ARQ_Lab1, 1
instance = comp, \inst16|endereco[4] , inst16|endereco[4], ARQ_Lab1, 1
instance = comp, \inst16|endereco_instrucao~1 , inst16|endereco_instrucao~1, ARQ_Lab1, 1
instance = comp, \inst16|endereco_instrucao[4] , inst16|endereco_instrucao[4], ARQ_Lab1, 1
instance = comp, \inst16|endereco_instrucao~4 , inst16|endereco_instrucao~4, ARQ_Lab1, 1
instance = comp, \inst16|endereco_instrucao[1] , inst16|endereco_instrucao[1], ARQ_Lab1, 1
instance = comp, \inst16|endereco_instrucao~5 , inst16|endereco_instrucao~5, ARQ_Lab1, 1
instance = comp, \inst16|endereco_instrucao[0] , inst16|endereco_instrucao[0], ARQ_Lab1, 1
instance = comp, \inst16|endereco_instrucao~2 , inst16|endereco_instrucao~2, ARQ_Lab1, 1
instance = comp, \inst16|endereco_instrucao[3] , inst16|endereco_instrucao[3], ARQ_Lab1, 1
instance = comp, \inst14|RAM~11 , inst14|RAM~11, ARQ_Lab1, 1
instance = comp, \inst14|RAM~15 , inst14|RAM~15, ARQ_Lab1, 1
instance = comp, \inst16|endereco_instrucao~3 , inst16|endereco_instrucao~3, ARQ_Lab1, 1
instance = comp, \inst16|endereco_instrucao[2] , inst16|endereco_instrucao[2], ARQ_Lab1, 1
instance = comp, \inst14|RAM~6 , inst14|RAM~6, ARQ_Lab1, 1
instance = comp, \inst14|RAM~7 , inst14|RAM~7, ARQ_Lab1, 1
instance = comp, \inst14|RAM~10 , inst14|RAM~10, ARQ_Lab1, 1
instance = comp, \inst14|RAM~14 , inst14|RAM~14, ARQ_Lab1, 1
instance = comp, \inst|WideOr5~2 , inst|WideOr5~2, ARQ_Lab1, 1
instance = comp, \inst|WideOr5~3 , inst|WideOr5~3, ARQ_Lab1, 1
instance = comp, \inst|ALU1 , inst|ALU1, ARQ_Lab1, 1
instance = comp, \inst|WideOr7~2 , inst|WideOr7~2, ARQ_Lab1, 1
instance = comp, \inst|WideOr7~3 , inst|WideOr7~3, ARQ_Lab1, 1
instance = comp, \inst|ALU0 , inst|ALU0, ARQ_Lab1, 1
instance = comp, \inst1|always0~0 , inst1|always0~0, ARQ_Lab1, 1
instance = comp, \inst|WideOr9~2 , inst|WideOr9~2, ARQ_Lab1, 1
instance = comp, \inst|WideOr9~3 , inst|WideOr9~3, ARQ_Lab1, 1
instance = comp, \inst|Cin , inst|Cin, ARQ_Lab1, 1
instance = comp, \inst|WideOr20~2 , inst|WideOr20~2, ARQ_Lab1, 1
instance = comp, \inst|WideOr20~3 , inst|WideOr20~3, ARQ_Lab1, 1
instance = comp, \inst|WideOr20~3clkctrl , inst|WideOr20~3clkctrl, ARQ_Lab1, 1
instance = comp, \inst|Selector23~0 , inst|Selector23~0, ARQ_Lab1, 1
instance = comp, \inst|A1 , inst|A1, ARQ_Lab1, 1
instance = comp, \inst|A0 , inst|A0, ARQ_Lab1, 1
instance = comp, \inst|WideOr22~3 , inst|WideOr22~3, ARQ_Lab1, 1
instance = comp, \inst14|RAM~16 , inst14|RAM~16, ARQ_Lab1, 1
instance = comp, \inst14|RAM~9 , inst14|RAM~9, ARQ_Lab1, 1
instance = comp, \inst|Selector18~2 , inst|Selector18~2, ARQ_Lab1, 1
instance = comp, \inst|Selector18~3 , inst|Selector18~3, ARQ_Lab1, 1
instance = comp, \inst|endereco_dados[2] , inst|endereco_dados[2], ARQ_Lab1, 1
instance = comp, \inst|Decoder0~4 , inst|Decoder0~4, ARQ_Lab1, 1
instance = comp, \inst|Decoder0~6 , inst|Decoder0~6, ARQ_Lab1, 1
instance = comp, \inst|Write_RAM , inst|Write_RAM, ARQ_Lab1, 1
instance = comp, \Data_memory|RAM~32 , Data_memory|RAM~32, ARQ_Lab1, 1
instance = comp, \Data_memory|RAM~17 , Data_memory|RAM~17, ARQ_Lab1, 1
instance = comp, \inst|Mux_Memoria , inst|Mux_Memoria, ARQ_Lab1, 1
instance = comp, \inst|externo , inst|externo, ARQ_Lab1, 1
instance = comp, \Data_Extern|$00000|auto_generated|result_node[3]~1 , Data_Extern|$00000|auto_generated|result_node[3]~1, ARQ_Lab1, 1
instance = comp, \Data_Extern|$00000|auto_generated|result_node[1]~8 , Data_Extern|$00000|auto_generated|result_node[1]~8, ARQ_Lab1, 1
instance = comp, \Data_Extern|$00000|auto_generated|result_node[1]~9 , Data_Extern|$00000|auto_generated|result_node[1]~9, ARQ_Lab1, 1
instance = comp, \inst1|always0~1 , inst1|always0~1, ARQ_Lab1, 1
instance = comp, \inst1|G[1]~10 , inst1|G[1]~10, ARQ_Lab1, 1
instance = comp, \Externo0~I , Externo0, ARQ_Lab1, 1
instance = comp, \Data_memory|RAM~34 , Data_memory|RAM~34, ARQ_Lab1, 1
instance = comp, \Data_memory|RAM~16 , Data_memory|RAM~16, ARQ_Lab1, 1
instance = comp, \Data_memory|RAM~35 , Data_memory|RAM~35, ARQ_Lab1, 1
instance = comp, \Data_memory|RAM~33 , Data_memory|RAM~33, ARQ_Lab1, 1
instance = comp, \Data_memory|RAM~0 , Data_memory|RAM~0, ARQ_Lab1, 1
instance = comp, \Data_Extern|$00000|auto_generated|result_node[0]~11 , Data_Extern|$00000|auto_generated|result_node[0]~11, ARQ_Lab1, 1
instance = comp, \Data_Extern|$00000|auto_generated|result_node[0]~12 , Data_Extern|$00000|auto_generated|result_node[0]~12, ARQ_Lab1, 1
instance = comp, \Data_Extern|$00000|auto_generated|result_node[0]~13 , Data_Extern|$00000|auto_generated|result_node[0]~13, ARQ_Lab1, 1
instance = comp, \inst|Decoder0~5 , inst|Decoder0~5, ARQ_Lab1, 1
instance = comp, \inst|clear , inst|clear, ARQ_Lab1, 1
instance = comp, \Register|inst4|inst9 , Register|inst4|inst9, ARQ_Lab1, 1
instance = comp, \Register|inst20|inst9 , Register|inst20|inst9, ARQ_Lab1, 1
instance = comp, \Mux_A|inst6|$00000|auto_generated|result_node[0]~2 , Mux_A|inst6|$00000|auto_generated|result_node[0]~2, ARQ_Lab1, 1
instance = comp, \Mux_A|inst6|$00000|auto_generated|result_node[0]~3 , Mux_A|inst6|$00000|auto_generated|result_node[0]~3, ARQ_Lab1, 1
instance = comp, \inst1|Add3~2 , inst1|Add3~2, ARQ_Lab1, 1
instance = comp, \inst1|Add1~2 , inst1|Add1~2, ARQ_Lab1, 1
instance = comp, \inst1|G[1]~14 , inst1|G[1]~14, ARQ_Lab1, 1
instance = comp, \inst1|G[1]~15 , inst1|G[1]~15, ARQ_Lab1, 1
instance = comp, \inst1|Add2~0 , inst1|Add2~0, ARQ_Lab1, 1
instance = comp, \inst1|Add2~2 , inst1|Add2~2, ARQ_Lab1, 1
instance = comp, \inst1|G[1]~16 , inst1|G[1]~16, ARQ_Lab1, 1
instance = comp, \Data_Extern|$00000|auto_generated|result_node[1]~10 , Data_Extern|$00000|auto_generated|result_node[1]~10, ARQ_Lab1, 1
instance = comp, \Register|inst|inst4 , Register|inst|inst4, ARQ_Lab1, 1
instance = comp, \Mux_A|inst6|$00000|auto_generated|result_node[1]~4 , Mux_A|inst6|$00000|auto_generated|result_node[1]~4, ARQ_Lab1, 1
instance = comp, \Register|inst4|inst4 , Register|inst4|inst4, ARQ_Lab1, 1
instance = comp, \Mux_A|inst6|$00000|auto_generated|result_node[1]~5 , Mux_A|inst6|$00000|auto_generated|result_node[1]~5, ARQ_Lab1, 1
instance = comp, \inst1|G[0]~18 , inst1|G[0]~18, ARQ_Lab1, 1
instance = comp, \inst1|G[0]~4 , inst1|G[0]~4, ARQ_Lab1, 1
instance = comp, \inst1|Z~0 , inst1|Z~0, ARQ_Lab1, 1
instance = comp, \inst1|G[0]~17 , inst1|G[0]~17, ARQ_Lab1, 1
instance = comp, \inst1|G[0]~19 , inst1|G[0]~19, ARQ_Lab1, 1
instance = comp, \inst1|G[0]~20 , inst1|G[0]~20, ARQ_Lab1, 1
instance = comp, \Register|inst20|inst6 , Register|inst20|inst6, ARQ_Lab1, 1
instance = comp, \Register|inst3|inst6 , Register|inst3|inst6, ARQ_Lab1, 1
instance = comp, \inst|Mux_Imediato , inst|Mux_Imediato, ARQ_Lab1, 1
instance = comp, \MBSelect|$00000|auto_generated|result_node[3]~0 , MBSelect|$00000|auto_generated|result_node[3]~0, ARQ_Lab1, 1
instance = comp, \Externo2~I , Externo2, ARQ_Lab1, 1
instance = comp, \Data_Extern|$00000|auto_generated|result_node[2]~6 , Data_Extern|$00000|auto_generated|result_node[2]~6, ARQ_Lab1, 1
instance = comp, \Data_memory|RAM~18 , Data_memory|RAM~18, ARQ_Lab1, 1
instance = comp, \Data_memory|RAM~2 , Data_memory|RAM~2, ARQ_Lab1, 1
instance = comp, \Data_Extern|$00000|auto_generated|result_node[2]~5 , Data_Extern|$00000|auto_generated|result_node[2]~5, ARQ_Lab1, 1
instance = comp, \inst1|Add2~4 , inst1|Add2~4, ARQ_Lab1, 1
instance = comp, \inst1|G[1]~9 , inst1|G[1]~9, ARQ_Lab1, 1
instance = comp, \inst1|Add1~4 , inst1|Add1~4, ARQ_Lab1, 1
instance = comp, \inst1|G[2]~7 , inst1|G[2]~7, ARQ_Lab1, 1
instance = comp, \inst1|G[2]~8 , inst1|G[2]~8, ARQ_Lab1, 1
instance = comp, \inst1|G[2]~11 , inst1|G[2]~11, ARQ_Lab1, 1
instance = comp, \inst1|G[2]~12 , inst1|G[2]~12, ARQ_Lab1, 1
instance = comp, \Data_Extern|$00000|auto_generated|result_node[2]~7 , Data_Extern|$00000|auto_generated|result_node[2]~7, ARQ_Lab1, 1
instance = comp, \Register|inst|inst5 , Register|inst|inst5, ARQ_Lab1, 1
instance = comp, \Register|inst4|inst5 , Register|inst4|inst5, ARQ_Lab1, 1
instance = comp, \Register|inst20|inst5 , Register|inst20|inst5, ARQ_Lab1, 1
instance = comp, \Mux_A|inst6|$00000|auto_generated|result_node[2]~6 , Mux_A|inst6|$00000|auto_generated|result_node[2]~6, ARQ_Lab1, 1
instance = comp, \Mux_A|inst6|$00000|auto_generated|result_node[2]~7 , Mux_A|inst6|$00000|auto_generated|result_node[2]~7, ARQ_Lab1, 1
instance = comp, \inst1|Add1~6 , inst1|Add1~6, ARQ_Lab1, 1
instance = comp, \inst1|Add0~0 , inst1|Add0~0, ARQ_Lab1, 1
instance = comp, \inst1|G[3]~5 , inst1|G[3]~5, ARQ_Lab1, 1
instance = comp, \inst1|G[3]~6 , inst1|G[3]~6, ARQ_Lab1, 1
instance = comp, \inst1|Add3~0 , inst1|Add3~0, ARQ_Lab1, 1
instance = comp, \inst1|Add2~6 , inst1|Add2~6, ARQ_Lab1, 1
instance = comp, \inst1|G[3]~21 , inst1|G[3]~21, ARQ_Lab1, 1
instance = comp, \inst1|G[3]~22 , inst1|G[3]~22, ARQ_Lab1, 1
instance = comp, \Data_memory|RAM~19 , Data_memory|RAM~19, ARQ_Lab1, 1
instance = comp, \Data_Extern|$00000|auto_generated|result_node[3]~2 , Data_Extern|$00000|auto_generated|result_node[3]~2, ARQ_Lab1, 1
instance = comp, \Data_Extern|$00000|auto_generated|result_node[3]~3 , Data_Extern|$00000|auto_generated|result_node[3]~3, ARQ_Lab1, 1
instance = comp, \Data_Extern|$00000|auto_generated|result_node[3]~4 , Data_Extern|$00000|auto_generated|result_node[3]~4, ARQ_Lab1, 1
instance = comp, \Register|inst4|inst6 , Register|inst4|inst6, ARQ_Lab1, 1
instance = comp, \Mux_A|inst6|$00000|auto_generated|result_node[3]~0 , Mux_A|inst6|$00000|auto_generated|result_node[3]~0, ARQ_Lab1, 1
instance = comp, \Mux_A|inst6|$00000|auto_generated|result_node[3]~1 , Mux_A|inst6|$00000|auto_generated|result_node[3]~1, ARQ_Lab1, 1
instance = comp, \inst1|Z~1 , inst1|Z~1, ARQ_Lab1, 1
instance = comp, \inst1|Z~2 , inst1|Z~2, ARQ_Lab1, 1
instance = comp, \inst1|Z~3 , inst1|Z~3, ARQ_Lab1, 1
instance = comp, \inst|Selector29~0 , inst|Selector29~0, ARQ_Lab1, 1
instance = comp, \inst|Selector29~1 , inst|Selector29~1, ARQ_Lab1, 1
instance = comp, \inst|Selector29~2 , inst|Selector29~2, ARQ_Lab1, 1
instance = comp, \inst|Write_Pc , inst|Write_Pc, ARQ_Lab1, 1
instance = comp, \inst16|auxiliar , inst16|auxiliar, ARQ_Lab1, 1
instance = comp, \inst16|endereco~7 , inst16|endereco~7, ARQ_Lab1, 1
instance = comp, \inst16|endereco[0] , inst16|endereco[0], ARQ_Lab1, 1
instance = comp, \inst16|endereco[3]~1 , inst16|endereco[3]~1, ARQ_Lab1, 1
instance = comp, \inst16|Add1~10 , inst16|Add1~10, ARQ_Lab1, 1
instance = comp, \inst16|endereco~2 , inst16|endereco~2, ARQ_Lab1, 1
instance = comp, \inst16|endereco[5] , inst16|endereco[5], ARQ_Lab1, 1
instance = comp, \inst16|endereco_instrucao~0 , inst16|endereco_instrucao~0, ARQ_Lab1, 1
instance = comp, \inst16|endereco_instrucao[5] , inst16|endereco_instrucao[5], ARQ_Lab1, 1
instance = comp, \inst14|RAM~13 , inst14|RAM~13, ARQ_Lab1, 1
instance = comp, \inst|WideOr13~0 , inst|WideOr13~0, ARQ_Lab1, 1
instance = comp, \inst14|RAM~8 , inst14|RAM~8, ARQ_Lab1, 1
instance = comp, \inst|WideOr15~2 , inst|WideOr15~2, ARQ_Lab1, 1
instance = comp, \inst|WideOr15~3 , inst|WideOr15~3, ARQ_Lab1, 1
instance = comp, \inst|Enable_Write , inst|Enable_Write, ARQ_Lab1, 1
instance = comp, \Clock14~I , Clock14, ARQ_Lab1, 1
instance = comp, \Clock14~clkctrl , Clock14~clkctrl, ARQ_Lab1, 1
instance = comp, \inst1|Cout~0 , inst1|Cout~0, ARQ_Lab1, 1
instance = comp, \Register|inst3|inst9 , Register|inst3|inst9, ARQ_Lab1, 1
instance = comp, \MBSelect|$00000|auto_generated|result_node[0]~4 , MBSelect|$00000|auto_generated|result_node[0]~4, ARQ_Lab1, 1
instance = comp, \inst|WideOr27~2 , inst|WideOr27~2, ARQ_Lab1, 1
instance = comp, \inst|WideOr27~3 , inst|WideOr27~3, ARQ_Lab1, 1
instance = comp, \inst14|RAM~12 , inst14|RAM~12, ARQ_Lab1, 1
instance = comp, \inst|Selector1~0 , inst|Selector1~0, ARQ_Lab1, 1
instance = comp, \inst|Const_in[1] , inst|Const_in[1], ARQ_Lab1, 1
instance = comp, \inst|WideOr26~2 , inst|WideOr26~2, ARQ_Lab1, 1
instance = comp, \inst|WideOr26~3 , inst|WideOr26~3, ARQ_Lab1, 1
instance = comp, \inst|B1 , inst|B1, ARQ_Lab1, 1
instance = comp, \Register|inst20|inst4 , Register|inst20|inst4, ARQ_Lab1, 1
instance = comp, \Register|inst3|inst4 , Register|inst3|inst4, ARQ_Lab1, 1
instance = comp, \MBSelect|$00000|auto_generated|result_node[1]~2 , MBSelect|$00000|auto_generated|result_node[1]~2, ARQ_Lab1, 1
instance = comp, \MBSelect|$00000|auto_generated|result_node[1]~3 , MBSelect|$00000|auto_generated|result_node[1]~3, ARQ_Lab1, 1
instance = comp, \inst1|N~0 , inst1|N~0, ARQ_Lab1, 1
instance = comp, \inst1|N~1 , inst1|N~1, ARQ_Lab1, 1
instance = comp, \inst1|N~2 , inst1|N~2, ARQ_Lab1, 1
instance = comp, \inst1|N~3 , inst1|N~3, ARQ_Lab1, 1
instance = comp, \inst|WideOr0~9 , inst|WideOr0~9, ARQ_Lab1, 1
instance = comp, \inst|Selector24~2 , inst|Selector24~2, ARQ_Lab1, 1
instance = comp, \inst|Selector49~2 , inst|Selector49~2, ARQ_Lab1, 1
instance = comp, \inst|S1 , inst|S1, ARQ_Lab1, 1
instance = comp, \inst|Selector24~3 , inst|Selector24~3, ARQ_Lab1, 1
instance = comp, \inst|S0 , inst|S0, ARQ_Lab1, 1
instance = comp, \inst4|inst2 , inst4|inst2, ARQ_Lab1, 1
instance = comp, \inst4|inst2~clkctrl , inst4|inst2~clkctrl, ARQ_Lab1, 1
instance = comp, \Register|inst|inst6 , Register|inst|inst6, ARQ_Lab1, 1
instance = comp, \Register|inst|inst9~feeder , Register|inst|inst9~feeder, ARQ_Lab1, 1
instance = comp, \Register|inst|inst9 , Register|inst|inst9, ARQ_Lab1, 1
instance = comp, \inst4|inst3 , inst4|inst3, ARQ_Lab1, 1
instance = comp, \inst4|inst3~clkctrl , inst4|inst3~clkctrl, ARQ_Lab1, 1
instance = comp, \Register|inst3|inst5 , Register|inst3|inst5, ARQ_Lab1, 1
instance = comp, \Write_Enable~I , Write_Enable, ARQ_Lab1, 1
instance = comp, \Cout~I , Cout, ARQ_Lab1, 1
instance = comp, \N~I , N, ARQ_Lab1, 1
instance = comp, \Z~I , Z, ARQ_Lab1, 1
instance = comp, \Enderecoteste[5]~I , Enderecoteste[5], ARQ_Lab1, 1
instance = comp, \Enderecoteste[4]~I , Enderecoteste[4], ARQ_Lab1, 1
instance = comp, \Enderecoteste[3]~I , Enderecoteste[3], ARQ_Lab1, 1
instance = comp, \Enderecoteste[2]~I , Enderecoteste[2], ARQ_Lab1, 1
instance = comp, \Enderecoteste[1]~I , Enderecoteste[1], ARQ_Lab1, 1
instance = comp, \Enderecoteste[0]~I , Enderecoteste[0], ARQ_Lab1, 1
instance = comp, \Instrucao[16]~I , Instrucao[16], ARQ_Lab1, 1
instance = comp, \Instrucao[15]~I , Instrucao[15], ARQ_Lab1, 1
instance = comp, \Instrucao[14]~I , Instrucao[14], ARQ_Lab1, 1
instance = comp, \Instrucao[13]~I , Instrucao[13], ARQ_Lab1, 1
instance = comp, \Instrucao[12]~I , Instrucao[12], ARQ_Lab1, 1
instance = comp, \Instrucao[11]~I , Instrucao[11], ARQ_Lab1, 1
instance = comp, \Instrucao[10]~I , Instrucao[10], ARQ_Lab1, 1
instance = comp, \Instrucao[9]~I , Instrucao[9], ARQ_Lab1, 1
instance = comp, \Instrucao[8]~I , Instrucao[8], ARQ_Lab1, 1
instance = comp, \Instrucao[7]~I , Instrucao[7], ARQ_Lab1, 1
instance = comp, \Instrucao[6]~I , Instrucao[6], ARQ_Lab1, 1
instance = comp, \Instrucao[5]~I , Instrucao[5], ARQ_Lab1, 1
instance = comp, \Instrucao[4]~I , Instrucao[4], ARQ_Lab1, 1
instance = comp, \Instrucao[3]~I , Instrucao[3], ARQ_Lab1, 1
instance = comp, \Instrucao[2]~I , Instrucao[2], ARQ_Lab1, 1
instance = comp, \Instrucao[1]~I , Instrucao[1], ARQ_Lab1, 1
instance = comp, \Instrucao[0]~I , Instrucao[0], ARQ_Lab1, 1
instance = comp, \R0[3]~I , R0[3], ARQ_Lab1, 1
instance = comp, \R0[2]~I , R0[2], ARQ_Lab1, 1
instance = comp, \R0[1]~I , R0[1], ARQ_Lab1, 1
instance = comp, \R0[0]~I , R0[0], ARQ_Lab1, 1
instance = comp, \R1[3]~I , R1[3], ARQ_Lab1, 1
instance = comp, \R1[2]~I , R1[2], ARQ_Lab1, 1
instance = comp, \R1[1]~I , R1[1], ARQ_Lab1, 1
instance = comp, \R1[0]~I , R1[0], ARQ_Lab1, 1
instance = comp, \R2[3]~I , R2[3], ARQ_Lab1, 1
instance = comp, \R2[2]~I , R2[2], ARQ_Lab1, 1
instance = comp, \R2[1]~I , R2[1], ARQ_Lab1, 1
instance = comp, \R2[0]~I , R2[0], ARQ_Lab1, 1
