timestamp 1699106040
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_sc_hd__inv_1 x1 1 0 9300 0 1 1760
use sky130_fd_sc_hd__inv_1 x5 -1 0 9760 0 1 1760
use hgu_pfet_hvt_stack_in_delay x8 -1 0 10061 0 -1 2980
use hgu_nfet_hvt_stack_in_delay x9 -1 0 10108 0 1 536
use hgu_sw_cap_pmos x6 1 0 9600 0 -1 3485
use hgu_sw_cap_nmos x7 1 0 9952 0 1 -246
use hgu_sw_cap_pmos x5[6] -1 0 12348 0 -1 3485
use hgu_sw_cap_pmos x5[7] 1 0 10332 0 -1 3485
use hgu_sw_cap_nmos x4[3] 1 0 10684 0 1 -246
use hgu_sw_cap_pmos x5[5] 1 0 11544 0 -1 3485
use hgu_sw_cap_nmos x4[2] -1 0 12698 0 1 -246
use hgu_sw_cap_pmos x5[4] -1 0 13560 0 -1 3485
use hgu_sw_cap_nmos x4[1] 1 0 11896 0 1 -246
use hgu_sw_cap_pmos x5[3] 1 0 12756 0 -1 3485
use hgu_sw_cap_nmos x4[0] -1 0 13910 0 1 -246
use hgu_sw_cap_pmos x5[2] -1 0 14772 0 -1 3485
use hgu_sw_cap_nmos x3[1] 1 0 13234 0 1 -246
use hgu_sw_cap_pmos x5[1] 1 0 13968 0 -1 3485
use hgu_sw_cap_nmos x3[0] -1 0 15248 0 1 -246
use hgu_sw_cap_pmos x5[0] -1 0 15984 0 -1 3485
use hgu_sw_cap_nmos x2 -1 0 15982 0 1 -246
use sky130_fd_pr__nfet_01v8_MVW3GX sky130_fd_pr__nfet_01v8_MVW3GX_0 1 0 15828 0 -1 1520
use sky130_fd_pr__pfet_01v8_hvt_M433PY sky130_fd_pr__pfet_01v8_hvt_M433PY_0 1 0 15828 0 1 1723
use sky130_fd_pr__nfet_01v8_L7T3GD XM13 1 0 15688 0 1 1520
use sky130_fd_pr__nfet_01v8_L7T3GD XM15 1 0 15688 0 1 1382
use sky130_fd_pr__pfet_01v8_hvt_M479BZ XM46 1 0 15688 0 1 1723
use sky130_fd_pr__pfet_01v8_hvt_M479BZ XM47 1 0 15688 0 1 1861
port "code[0]" 22 15009 267 15068 1448 m1
port "code[1]" 8 14153 268 14211 1445 m1
port "code[2]" 10 11727 268 11785 1445 m1
port "OUT" 2 15751 1594 15933 1640 m1
port "VSS" 19 9372 291 9748 1728 m4
port "code_offset" 21 9702 1394 10138 1440 m2
port "code[3]" 5 9238 1979 9376 2013 m1
port "code[0]" 23 10120 1896 10696 1943 m1
port "IN" 1 9275 1596 9943 1643 m1
port "VDD" 17 9344 2338 9762 2948 m4
node "code[0]" 3 457.267 15009 267 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69679 2480 0 0 0 0 0 0 0 0 0 0
node "code[1]" 3 497.706 14153 268 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73970 2718 0 0 0 0 0 0 0 0 0 0
node "code[2]" 6 901.847 11727 268 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 129722 5142 0 0 0 0 0 0 0 0 0 0
node "m1_15709_1421#" 1 74.3699 15709 1421 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9708 656 0 0 0 0 0 0 0 0 0 0
node "OUT" 1 44.2583 15751 1594 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14364 876 0 0 0 0 0 0 0 0 0 0
node "m1_15709_1756#" 1 18.7044 15709 1756 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9938 666 0 0 0 0 0 0 0 0 0 0
node "VSS" 10 4165.1 9372 291 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48080 2246 26640 1608 67484 2196 1393505 19358 0 0 0 0
node "code_offset" 26 652.152 9702 1394 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1537 160 49689 2386 62966 2812 0 0 0 0 0 0 0 0
node "code[3]" 13 82.7703 9238 1979 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 7018 464 0 0 0 0 0 0 0 0 0 0
node "li_9566_2089#" 191 156.135 9566 2089 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17228 1074 40901 2266 0 0 0 0 0 0 0 0 0 0
node "code[0]" 224 380.278 10120 1896 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19248 1186 253707 11534 0 0 0 0 0 0 0 0 0 0
node "li_9938_2871#" 15 12.5946 9938 2871 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1591 160 0 0 0 0 0 0 0 0 0 0 0 0
node "IN" 165 384.138 9275 1596 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5898 350 0 0 2244 200 62240 2716 0 0 0 0 0 0 0 0 0 0
node "a_15765_1577#" 77 95.1647 15765 1577 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9954 410 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10572_1690#" 6610 1757.65 10572 1690 pdc 0 0 0 0 0 0 0 0 21528 1324 21528 1324 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11607 464 0 0 33524 2720 332530 15580 0 0 0 0 0 0 0 0 0 0
node "a_9453_2146#" 230 0 9453 2146 pdif 0 0 0 0 0 0 0 0 0 0 2688 208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_9453_2146#" 1108 8.064 9453 2146 nw 0 0 0 0 2688 208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 9319 28174.5 9344 2338 m4 0 0 0 0 8274389 16024 0 0 53620 2632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43912 2336 82169 3920 50320 2988 122361 4342 1111297 17754 0 0 0 0
substrate "a_9370_1712#" 0 0 9370 1712 ppd 0 0 0 0 0 0 0 0 0 0 13032 796 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8560 676 0 0 0 0 0 0 0 0 0 0 0 0
cap "VSS" "li_9566_2089#" 13.4957
cap "code_offset" "VDD" 106.617
cap "a_10572_1690#" "VDD" 746.001
cap "a_15765_1577#" "VSS" 7.26403
cap "IN" "VDD" 57.5492
cap "code[0]" "a_10572_1690#" 14.8835
cap "VSS" "m1_15709_1421#" 34.8782
cap "m1_15709_1756#" "OUT" 31.9722
cap "code[0]" "li_9938_2871#" 1.23064
cap "VSS" "code[2]" 25.4142
cap "code[0]" "VDD" 0.348055
cap "a_15765_1577#" "m1_15709_1756#" 0.865477
cap "code[1]" "a_10572_1690#" 56.3321
cap "code_offset" "li_9938_2871#" 0.0046776
cap "code[3]" "VSS" 11.0273
cap "a_10572_1690#" "li_9938_2871#" 0.0410693
cap "m1_15709_1756#" "m1_15709_1421#" 1.84985
cap "a_9453_2146#" "code[0]" 3.71616
cap "code[0]" "li_9566_2089#" 579.509
cap "IN" "li_9938_2871#" 0.0144744
cap "code[1]" "VDD" 0.538293
cap "VSS" "m1_15709_1756#" 66.4302
cap "VDD" "li_9938_2871#" 30.5895
cap "a_10572_1690#" "OUT" 42.3369
cap "code_offset" "li_9566_2089#" 122.55
cap "a_10572_1690#" "li_9566_2089#" 166.094
cap "code[1]" "code[0]" 61.4795
cap "VDD" "OUT" 90.4323
cap "a_15765_1577#" "a_10572_1690#" 20.148
cap "IN" "li_9566_2089#" 98.8937
cap "a_9453_2146#" "VDD" -3.76473e-17
cap "VDD" "li_9566_2089#" 151.508
cap "VSS" "code[0]" 20.3385
cap "a_10572_1690#" "m1_15709_1421#" 0.193904
cap "a_15765_1577#" "VDD" 39.7421
cap "code[3]" "code[0]" 0.0202315
cap "code_offset" "VSS" 159.492
cap "a_10572_1690#" "VSS" 51.0154
cap "code_offset" "code[2]" 3.17282
cap "a_10572_1690#" "code[2]" 336.183
cap "VDD" "m1_15709_1421#" 63.733
cap "code[3]" "code_offset" 12.8849
cap "code[0]" "m1_15709_1756#" 1.20984
cap "IN" "VSS" 155.916
cap "VSS" "VDD" 744.457
cap "VDD" "code[2]" 2.51746
cap "code[0]" "m1_15709_1421#" 1.71925
cap "code[3]" "IN" 11.7641
cap "a_10572_1690#" "m1_15709_1756#" 0.363067
cap "code[3]" "VDD" 16.682
cap "code[0]" "VSS" 43.7674
cap "VDD" "m1_15709_1756#" 92.2522
cap "code_offset" "code[0]" 23.728
cap "a_10572_1690#" "code[0]" 1061.7
cap "a_15765_1577#" "OUT" 12.0521
cap "code[1]" "VSS" 21.325
cap "code[1]" "code[2]" 1.67828
cap "OUT" "m1_15709_1421#" 33.0329
cap "IN" "code[0]" 66.8203
cap "code_offset" "a_10572_1690#" 254.567
cap "code[0]" "VDD" 1431.35
cap "VSS" "OUT" 71.5811
cap "code_offset" "IN" 223.023
cap "IN" "a_10572_1690#" 343.738
cap "a_15765_1577#" "m1_15709_1421#" 0.918475
cap "x1/VGND" "x9/a_173_n71#" 0.9211
cap "x1/VGND" "x9/a_245_67#" 10.9189
cap "x1/VGND" "x9/a_245_n209#" 20.0455
cap "x7/a_873_1723#" "x9/a_173_619#" 0.852074
cap "x5/Y" "x8/a_85_766#" -3.99486
cap "x8/input_stack" "x8/a_85_214#" 0.0414203
cap "x9/a_173_n209#" "x9/a_245_n209#" -0.0622626
cap "x5/Y" "x1/VGND" -0.205838
cap "x8/input_stack" "x1/VPWR" -3.00339
cap "x8/input_stack" "x9/a_173_205#" 0.340418
cap "x8/a_85_766#" "x4[3]/SW" -0.019792
cap "x8/a_85_766#" "x9/a_85_n71#" 0.0697704
cap "x9/a_173_67#" "x7/a_873_1723#" 0.852074
cap "x1/VGND" "x9/a_85_n71#" 17.096
cap "x8/a_85_766#" "x5/A" 6.83004
cap "x8/input_stack" "x9/a_173_619#" 1.29601
cap "x1/VGND" "x5/A" 13.3772
cap "x9/a_173_n209#" "x5/A" 0.160111
cap "x9/a_245_n209#" "x4[3]/a_873_1723#" 0.0716814
cap "x9/a_245_67#" "x4[3]/a_873_1723#" 0.116889
cap "x1/VGND" "x9/a_245_343#" 10.3546
cap "x6/a_872_1723#" "x7/a_873_1723#" 99.0401
cap "x7/a_873_1723#" "x9/a_173_481#" 0.852074
cap "x9/a_85_481#" "x5/A" 2.97353
cap "x8/input_stack" "x9/a_173_67#" 0.242175
cap "x7/a_873_1723#" "x9/a_173_n71#" 0.852074
cap "x9/a_245_n209#" "x7/a_873_1723#" 2.184
cap "x9/a_245_67#" "x7/a_873_1723#" 4.09158
cap "x5/Y" "x1/Y" 0.193732
cap "x5/Y" "x9/a_245_619#" 0.81003
cap "x4[3]/a_873_1723#" "x9/a_85_n71#" 0.828649
cap "x5/A" "x9/a_85_205#" 0.833518
cap "x5/Y" "x7/a_873_1723#" 0.772399
cap "x4[3]/a_873_1723#" "x5/A" 0.429496
cap "x8/input_stack" "x9/a_173_481#" 0.79321
cap "x1/VGND" "x9/a_173_757#" 0.632073
cap "x1/Y" "x5/A" 0.0240963
cap "x4[3]/a_873_1723#" "x9/a_245_343#" 0.116889
cap "x8/input_stack" "x9/a_245_67#" 0.0965294
cap "x8/input_stack" "x9/a_173_n71#" 0.179953
cap "x7/a_873_1723#" "x9/a_85_n71#" 9.59031
cap "x8/input_stack" "x9/a_245_n209#" -0.758978
cap "x9/a_245_619#" "x5/A" 16.5093
cap "x8/input_stack" "x5/Y" -5.89476
cap "x7/a_873_1723#" "x5/A" 66.6389
cap "x8/a_173_352#" "x5/A" 0.00737348
cap "x8/input_stack" "x8/a_173_76#" 0.00781786
cap "x7/a_873_1723#" "x9/a_245_343#" 4.09158
cap "x8/input_stack" "x8/a_85_490#" 0.0690308
cap "x1/VGND" "x9/a_173_343#" 0.756996
cap "x8/input_stack" "x5/A" 10.6936
cap "x8/input_stack" "x9/a_245_343#" 0.185354
cap "x5/Y" "x1/VPWR" 1.20224
cap "x7/a_873_1723#" "x9/a_173_757#" 0.852074
cap "x1/VGND" "x8/a_85_766#" -2.2474
cap "x8/a_85_214#" "x5/A" 0.189849
cap "x8/input_stack" "x1/A" -4.45718
cap "x1/VPWR" "x5/A" -0.296401
cap "x9/a_173_n209#" "x1/VGND" 1.99938
cap "x8/input_stack" "x9/a_173_757#" 1.95981
cap "x9/a_173_205#" "x5/A" 0.353665
cap "x7/a_873_1723#" "x9/a_173_343#" 0.852074
cap "x8/a_85_766#" "x9/a_85_481#" 0.353511
cap "x1/VGND" "x9/a_85_481#" 7.77912
cap "x9/a_173_619#" "x5/A" 0.79005
cap "x8/input_stack" "x8/a_173_628#" 0.310425
cap "x8/a_85_766#" "x9/a_85_205#" 0.150221
cap "x8/a_85_766#" "x4[3]/a_873_1723#" 0.578592
cap "x1/VGND" "x9/a_85_205#" 9.97579
cap "x8/input_stack" "x9/a_173_343#" 0.504618
cap "x9/a_173_67#" "x5/A" 0.269853
cap "x1/Y" "x8/a_85_766#" 0.0495379
cap "x1/VGND" "x1/Y" -0.824047
cap "x8/a_85_766#" "x9/a_245_619#" 0.0775339
cap "x1/VGND" "x9/a_245_619#" 9.937
cap "x8/a_85_766#" "x7/a_873_1723#" 30.3383
cap "x4[3]/a_873_1723#" "x9/a_85_481#" 0.828649
cap "x1/VGND" "x7/a_873_1723#" 161.887
cap "x6/a_872_1723#" "x5/A" 5.65841
cap "x5/A" "x9/a_173_481#" 0.622027
cap "x4[3]/a_873_1723#" "x9/a_85_205#" 0.828649
cap "x5/A" "x9/a_173_n71#" 0.209969
cap "x9/a_245_n209#" "x5/A" 0.298296
cap "x9/a_245_67#" "x5/A" 0.556525
cap "x7/a_873_1723#" "x9/a_85_481#" 9.59031
cap "x8/input_stack" "x8/a_85_766#" 0.698919
cap "x8/input_stack" "x1/VGND" 76.3245
cap "x5/Y" "x5/A" 0.225432
cap "x8/input_stack" "x9/a_173_n209#" 0.133615
cap "x4[3]/a_873_1723#" "x9/a_245_619#" 0.116889
cap "x7/a_873_1723#" "x9/a_85_205#" 9.59031
cap "x5/A" "x4[3]/SW" -0.0100129
cap "x8/a_173_76#" "x5/A" 0.00496319
cap "x8/a_85_490#" "x5/A" 0.308429
cap "x5/A" "x9/a_85_n71#" 0.397924
cap "x1/Y" "x9/a_245_619#" 0.0207993
cap "x7/a_873_1723#" "x9/a_245_619#" 4.09158
cap "x9/a_245_343#" "x5/A" 1.39868
cap "x8/input_stack" "x4[3]/a_873_1723#" 0.664929
cap "x8/a_85_766#" "x1/VPWR" 2.03532
cap "x1/VGND" "x1/VPWR" -4.05283
cap "x1/VGND" "x9/a_173_205#" 0.808738
cap "x8/input_stack" "x1/Y" -1.69853
cap "x8/input_stack" "x9/a_245_619#" 8.23661
cap "x8/input_stack" "x7/a_873_1723#" 23.9197
cap "x1/VGND" "x9/a_173_619#" 0.66855
cap "x8/input_stack" "x8/a_173_352#" 0.0122243
cap "x9/a_173_757#" "x5/A" 0.907721
cap "x1/VGND" "x9/a_173_67#" 0.865197
cap "x8/a_173_628#" "x5/A" 0.0117866
cap "x1/VPWR" "x9/a_245_619#" 1.1702
cap "x8/a_85_766#" "x6/a_872_1723#" 30.2649
cap "x1/VPWR" "x7/a_873_1723#" 2.98503
cap "x1/VGND" "x6/a_872_1723#" 14.9526
cap "x5/A" "x9/a_173_343#" 0.469888
cap "x9/a_173_205#" "x7/a_873_1723#" 0.852074
cap "x1/VGND" "x9/a_173_481#" 0.710211
cap "x7/a_873_1723#" "x6/a_872_1723#" 0.906515
cap "x1/VPWR" "x7/a_873_1723#" 24.468
cap "x5/A" "x4[3]/a_873_1723#" 3.5937
cap "x7/a_873_1723#" "x8/a_85_766#" 148.837
cap "x7/a_873_1723#" "x1/Y" 3.45184
cap "x5[6]/a_872_1723#" "x5/A" 0.964443
cap "x1/VPWR" "x4[3]/a_873_1723#" 27.0805
cap "x4[3]/a_873_1723#" "x8/a_85_766#" 299.327
cap "x1/VGND" "x7/a_873_1723#" -4.93328
cap "x4[3]/SW" "x7/a_873_1723#" 5.59945
cap "x4[3]/a_873_1723#" "x1/Y" 2.27346
cap "x5[6]/a_872_1723#" "x8/a_85_766#" 61.6686
cap "x1/VPWR" "x5/A" 9.21551
cap "x1/VGND" "x4[3]/a_873_1723#" -74.0965
cap "x8/input_stack" "x7/a_873_1723#" 0.154662
cap "x4[3]/SW" "x4[3]/a_873_1723#" 218.674
cap "x5/A" "x8/a_85_766#" -7.64395
cap "x5/A" "x1/Y" 0.328313
cap "x1/VGND" "x5[6]/a_872_1723#" 6.10466
cap "x5[6]/a_872_1723#" "x4[3]/SW" 1.19148
cap "x5/Y" "x1/Y" 0.193732
cap "x6/a_872_1723#" "x8/a_85_766#" 0.124022
cap "x1/VPWR" "x8/a_85_766#" -0.335526
cap "x5/A" "x4[3]/SW" 4.22778
cap "x1/VGND" "x5/A" 16.4819
cap "x1/VPWR" "x1/Y" 1.31228
cap "x8/a_85_766#" "x1/Y" -9.79292
cap "x1/VGND" "x6/a_872_1723#" 0.0121495
cap "x1/VGND" "x1/VPWR" -7.41916
cap "x1/VPWR" "x4[3]/SW" 19.808
cap "x8/input_stack" "x5/A" 1.03786
cap "x1/VGND" "x8/a_85_766#" 11.9728
cap "x4[3]/SW" "x8/a_85_766#" -9.10171
cap "x4[3]/SW" "x1/Y" 0.663864
cap "x4[3]/a_873_1723#" "x7/a_873_1723#" 1181.8
cap "x1/VGND" "x1/Y" -0.664173
cap "x8/input_stack" "x8/a_85_766#" -0.0145193
cap "x5[6]/a_872_1723#" "x7/a_873_1723#" 91.3159
cap "x1/VGND" "x4[3]/SW" 182.858
cap "x5/A" "x7/a_873_1723#" 65.9407
cap "x5[6]/a_872_1723#" "x4[3]/a_873_1723#" 310.082
cap "x4[3]/a_873_1723#" "x6/delay_signal" 301.241
cap "x7/CTOP" "x5[6]/a_872_1723#" 4.47599
cap "x6/delay_signal" "x6/CTOP" -1.21534
cap "x4[3]/a_873_1723#" "x6/CTOP" 32.092
cap "x5[6]/a_872_1723#" "x4[3]/SW" 1.19148
cap "x4[3]/a_873_1723#" "x5[6]/SW" 2.27346
cap "x6/delay_signal" "x5[6]/SW" -9.79857
cap "x6/delay_signal" "x3[1]/SW" 0.0159828
cap "x7/CTOP" "x6/delay_signal" 12.3496
cap "x7/CTOP" "x4[3]/a_873_1723#" -144.26
cap "x6/CTOP" "x5[6]/SW" 1.3267
cap "x4[3]/a_873_1723#" "x4[3]/SW" 150.599
cap "x6/delay_signal" "x4[3]/SW" -10.4578
cap "x7/CTOP" "x6/CTOP" -6.84943
cap "x7/CTOP" "x5[6]/SW" -0.516527
cap "x4[3]/SW" "x5[6]/SW" 0.985911
cap "x6/delay_signal" "x3[1]/a_873_1723#" 0.00153528
cap "x4[3]/a_873_1723#" "x3[1]/a_873_1723#" 7.26918
cap "x6/CTOP" "x4[3]/SW" 19.808
cap "x3[1]/SW" "x4[3]/SW" 1.15515
cap "x7/CTOP" "x4[3]/SW" 40.5059
cap "x3[1]/a_873_1723#" "x4[3]/SW" 1.14957
cap "x6/delay_signal" "x5[6]/a_872_1723#" 62.6806
cap "x4[3]/a_873_1723#" "x5[6]/a_872_1723#" 435.181
cap "x5[6]/CTOP" "x4[2]/CTOP" -7.05439
cap "x3[1]/SW" "x5[6]/a_872_1723#" 0.985821
cap "x5[6]/a_872_1723#" "x5[5]/delay_signal" 66.9467
cap "x3[1]/SW" "x4[2]/CTOP" 156.601
cap "x5[6]/CTOP" "x5[5]/SW" 1.3267
cap "x5[5]/delay_signal" "x4[2]/CTOP" 26.408
cap "x5[6]/a_872_1723#" "x3[1]/a_873_1723#" 385.301
cap "x5[6]/CTOP" "x4[2]/a_873_1723#" 1.25892
cap "x3[1]/SW" "x5[5]/SW" 0.663864
cap "x3[1]/a_873_1723#" "x4[2]/CTOP" -68.4429
cap "x5[5]/delay_signal" "x5[5]/SW" -11.3478
cap "x3[1]/SW" "x5[6]/CTOP" 19.4747
cap "x2/SW" "x4[2]/CTOP" 6.53127
cap "x5[6]/CTOP" "x5[5]/delay_signal" -2.34336
cap "x3[1]/SW" "x4[2]/a_873_1723#" 9.29347
cap "x5[5]/delay_signal" "x4[2]/a_873_1723#" 10.0948
cap "x3[1]/a_873_1723#" "x5[5]/SW" 2.27346
cap "x5[6]/CTOP" "x3[1]/a_873_1723#" 31.3175
cap "x3[1]/SW" "x5[5]/delay_signal" 2.98965
cap "x2/a_873_1723#" "x4[2]/CTOP" 0.439252
cap "x3[1]/a_873_1723#" "x4[2]/a_873_1723#" 1178.68
cap "x3[1]/SW" "x3[1]/a_873_1723#" 144.087
cap "x5[5]/delay_signal" "x3[1]/a_873_1723#" 313.516
cap "x3[1]/SW" "x2/SW" 0.209494
cap "x3[1]/SW" "x4[1]/SW" 1.17967
cap "x5[5]/delay_signal" "x4[1]/SW" 0.0158843
cap "x2/SW" "x3[1]/a_873_1723#" 0.331055
cap "x5[6]/a_872_1723#" "x4[2]/CTOP" 5.10691
cap "x3[1]/SW" "x2/a_873_1723#" 2.69926
cap "x2/a_873_1723#" "x3[1]/a_873_1723#" 3.94354
cap "x5[6]/a_872_1723#" "x4[2]/a_873_1723#" 31.4259
cap "x5[5]/SW" "x4[2]/CTOP" -1.2298
cap "x5[3]/delay_signal" "x5[3]/SW" -1.38917
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n125_n42#" "x5[3]/CTOP" 40.0507
cap "x4[0]/CTOP" "x2/SW" 134.544
cap "x3[1]/SW" "x5[3]/CTOP" 0.0190928
cap "x5[3]/delay_signal" "x4[0]/CTOP" 23.7019
cap "x4[0]/CTOP" "x5[3]/a_872_1723#" 2.93826
cap "x2/a_873_1723#" "x2/SW" 123.546
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "x5[3]/CTOP" -8.08665
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n125_n42#" "x4[0]/CTOP" 29.6272
cap "x5[3]/delay_signal" "x2/a_873_1723#" 186.319
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "x5[3]/SW" 0.0502601
cap "x3[1]/SW" "x4[0]/CTOP" -2.30298
cap "x2/a_873_1723#" "x5[3]/a_872_1723#" 220.53
cap "x5[3]/CTOP" "x3[1]/a_873_1723#" 0.389517
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n125_n42#" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n125_n42#" 6.97637
cap "x2/a_873_1723#" "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n125_n42#" 10.4149
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "x4[0]/CTOP" 30.7884
cap "x5[3]/delay_signal" "x2/SW" 6.98378
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "x2/a_873_1723#" 19.1316
cap "x2/SW" "x5[3]/a_872_1723#" 0.566531
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n125_n42#" 8.96178
cap "x5[3]/SW" "x5[3]/CTOP" 1.2822
cap "x4[0]/CTOP" "x3[1]/a_873_1723#" 0.770889
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n125_n42#" "x2/SW" -0.0266744
cap "x5[3]/delay_signal" "x5[3]/a_872_1723#" 62.8145
cap "x2/SW" "x4[0]/a_873_1723#" 0.00228297
cap "x5[3]/delay_signal" "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n125_n42#" 2.23727
cap "x3[1]/SW" "x2/SW" 0.26023
cap "x2/a_873_1723#" "x3[1]/a_873_1723#" 1162.92
cap "x4[0]/CTOP" "x5[3]/CTOP" -4.68552
cap "x5[3]/delay_signal" "x3[1]/SW" 0.0606602
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "x2/SW" 0.0853277
cap "x4[0]/CTOP" "x5[3]/SW" -0.196692
cap "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n125_n42#" "x5[3]/CTOP" 0.61798
cap "x2/a_873_1723#" "x5[3]/CTOP" 35.1924
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "x5[3]/delay_signal" 43.0107
cap "x3[1]/SW" "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n125_n42#" 0.0339514
cap "x2/a_873_1723#" "x5[3]/SW" 1.22857
cap "x2/SW" "x3[1]/a_873_1723#" 32.2478
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n125_n42#" 25.5452
cap "x4[0]/CTOP" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n125_n42#" 2.30968
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "x3[1]/SW" 0.000547447
cap "x5[3]/delay_signal" "x3[1]/a_873_1723#" 14.3386
cap "x3[1]/a_873_1723#" "x5[3]/a_872_1723#" 14.245
cap "x2/a_873_1723#" "x4[0]/CTOP" 749.149
cap "x2/SW" "x5[3]/CTOP" 3.06955
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n125_n42#" "x3[1]/a_873_1723#" 0.309396
cap "x5[3]/SW" "x2/SW" 9.77935
cap "x5[3]/delay_signal" "x5[3]/CTOP" -4.88517
cap "x5/Y" "x5/A" 19.668
cap "x1/VGND" "x5/Y" 49.327
cap "x1/Y" "x8/a_173_352#" 0.235079
cap "x6/a_872_1723#" "x5/A" 56.2185
cap "x1/Y" "x8/a_85_766#" -6.78753
cap "x1/VGND" "x6/a_872_1723#" 73.2474
cap "x8/a_85_490#" "x5/A" 0.056049
cap "x8/input_stack" "x8/a_85_766#" 9.2295
cap "x5/Y" "x7/a_873_1723#" 0.197538
cap "x9/a_85_205#" "x5/Y" 0.128416
cap "x8/a_85_214#" "x8/a_85_766#" 0.150221
cap "x6/a_872_1723#" "x9/a_85_205#" 1.65865
cap "x6/a_872_1723#" "x7/a_873_1723#" 99.3187
cap "x9/a_245_619#" "x1/VPWR" 0.198388
cap "x8/a_173_352#" "x5/A" 0.63072
cap "x5/Y" "x8/a_173_76#" 0.0510655
cap "x1/Y" "x8/input_stack" 31.5345
cap "x1/Y" "x1/A" 4.30094
cap "x5/A" "x8/a_85_766#" 0.149982
cap "x1/VGND" "x8/a_85_766#" -2.17333
cap "x8/input_stack" "x1/A" -3.84883
cap "x1/Y" "x8/a_85_214#" 0.148662
cap "x6/a_872_1723#" "x8/a_173_76#" 5.98334
cap "x8/a_85_766#" "x7/a_873_1723#" 0.227967
cap "x9/a_85_205#" "x8/a_85_766#" 0.0241109
cap "x1/A" "x5/A" 16.4467
cap "x1/VGND" "x1/A" 27.4792
cap "x1/Y" "x5/A" 16.0952
cap "x1/VGND" "x1/Y" 13.4565
cap "x1/VGND" "x8/input_stack" 56.6323
cap "x8/input_stack" "x5/A" 4.56915
cap "x5[6]/a_872_1723#" "x1/VPWR" 0.655641
cap "x1/VGND" "x5/A" 41.0414
cap "x1/Y" "x8/a_173_76#" 0.102077
cap "x9/a_85_481#" "x5/Y" 0.243549
cap "x8/a_173_628#" "x1/VPWR" 90.7702
cap "x6/a_872_1723#" "x9/a_85_481#" 2.76174
cap "x9/a_245_67#" "x5/Y" 0.0473818
cap "x8/a_173_76#" "x5/A" 0.323156
cap "x5/Y" "x1/VPWR" 22.427
cap "x9/a_173_757#" "x1/VPWR" 0.128668
cap "x6/a_872_1723#" "x1/VPWR" 213.671
cap "x8/a_85_490#" "x1/VPWR" 61.0365
cap "x9/a_85_481#" "x8/a_85_766#" 0.0381667
cap "x8/a_173_352#" "x1/VPWR" 22.1957
cap "x9/a_245_619#" "x5/Y" 0.977249
cap "x8/a_85_766#" "x1/VPWR" -21.7476
cap "x9/a_245_343#" "x5/Y" 0.0810504
cap "x9/a_245_67#" "x1/Y" 0.0406604
cap "x1/Y" "x1/VPWR" 112.008
cap "x8/a_173_628#" "x5[6]/a_872_1723#" 0.276178
cap "x8/input_stack" "x1/VPWR" 139.93
cap "x1/A" "x1/VPWR" 27.5319
cap "x8/a_85_214#" "x1/VPWR" 58.9472
cap "x5/Y" "x5[6]/a_872_1723#" 0.985687
cap "x6/a_872_1723#" "x5[6]/a_872_1723#" 6.30614
cap "x8/a_85_490#" "x5[6]/a_872_1723#" 1.69321
cap "x1/VGND" "x1/VPWR" -58.3141
cap "x5/A" "x1/VPWR" 18.4583
cap "x1/Y" "x9/a_245_619#" 0.148428
cap "x1/VPWR" "x7/a_873_1723#" 0.57903
cap "x8/a_173_352#" "x5[6]/a_872_1723#" 0.276178
cap "x5[6]/a_872_1723#" "x8/a_85_766#" 11.568
cap "x9/a_245_343#" "x1/Y" 0.0665474
cap "x8/a_173_628#" "x5/Y" 7.07007
cap "x8/a_173_76#" "x1/VPWR" 28.8994
cap "x6/a_872_1723#" "x8/a_173_628#" 9.95913
cap "x9/a_85_n71#" "x5/Y" 0.0790112
cap "x6/a_872_1723#" "x9/a_85_n71#" 1.0852
cap "x6/a_872_1723#" "x5/Y" 98.3512
cap "x1/Y" "x5[6]/a_872_1723#" 0.940223
cap "x8/input_stack" "x5[6]/a_872_1723#" 1.26706
cap "x9/a_245_n209#" "x5/Y" 0.031012
cap "x8/a_85_214#" "x5[6]/a_872_1723#" 1.69321
cap "x6/a_872_1723#" "x8/a_85_490#" 19.4496
cap "x8/a_173_628#" "x8/a_85_766#" 0.100711
cap "x8/a_173_352#" "x5/Y" 0.0997931
cap "x9/a_85_n71#" "x8/a_85_766#" 0.0107555
cap "x5[6]/a_872_1723#" "x5/A" 1.38768
cap "x5/Y" "x8/a_85_766#" -0.344854
cap "x1/VGND" "x5[6]/a_872_1723#" 0.224474
cap "x6/a_872_1723#" "x8/a_173_352#" 9.95913
cap "x6/a_872_1723#" "x8/a_85_766#" 190.973
cap "x8/a_85_490#" "x8/a_85_766#" 0.353511
cap "x8/input_stack" "x8/a_173_628#" 0.286778
cap "x1/Y" "x8/a_173_628#" 39.0091
cap "x8/a_173_628#" "x1/A" 0.268565
cap "x1/Y" "x5/Y" 205.806
cap "x8/input_stack" "x5/Y" -0.21989
cap "x1/A" "x5/Y" 4.66277
cap "x1/Y" "x6/a_872_1723#" 79.1704
cap "x5[6]/a_872_1723#" "x8/a_173_76#" 0.21407
cap "x6/a_872_1723#" "x1/A" 5.19351
cap "x6/a_872_1723#" "x8/input_stack" 29.8159
cap "x1/Y" "x8/a_85_490#" 0.419625
cap "x1/Y" "x9/a_245_n209#" 0.02202
cap "x8/a_173_628#" "x5/A" 2.7217
cap "x6/a_872_1723#" "x8/a_85_214#" 19.4456
cap "x4[3]/a_873_1723#" "x8/a_85_766#" 0.276242
cap "x7/a_873_1723#" "x1/VPWR" 4.33952
cap "x1/VGND" "x5[6]/a_872_1723#" 4.90377
cap "x4[3]/a_873_1723#" "x1/VPWR" 5.26906
cap "x1/Y" "x6/a_872_1723#" 9.06356
cap "x1/VGND" "x1/Y" 1.60248
cap "x7/a_873_1723#" "x6/a_872_1723#" 0.906515
cap "x5[6]/a_872_1723#" "x1/Y" 234.335
cap "x1/VPWR" "x8/a_85_766#" -35.9147
cap "x4[3]/SW" "x5[6]/a_872_1723#" 1.21124
cap "x7/a_873_1723#" "x5[6]/a_872_1723#" 90.8943
cap "x4[3]/a_873_1723#" "x5[6]/a_872_1723#" 310.613
cap "x5[6]/a_872_1723#" "x5/Y" 0.291021
cap "x8/a_85_766#" "x6/a_872_1723#" 0.0942047
cap "x1/VPWR" "x6/a_872_1723#" 15.474
cap "x4[3]/a_873_1723#" "x1/Y" 1.10856
cap "x1/VPWR" "x5/A" 0.2362
cap "x1/VGND" "x8/a_85_766#" 1.43865
cap "x1/Y" "x5/Y" 2.26761
cap "x1/VPWR" "x1/VGND" 0.211385
cap "x5[6]/a_872_1723#" "x8/a_85_766#" 228.08
cap "x1/VPWR" "x5[6]/a_872_1723#" -238.838
cap "x1/Y" "x8/a_85_766#" -8.64378
cap "x1/VPWR" "x1/Y" 41.1625
cap "x5[6]/a_872_1723#" "x6/a_872_1723#" 1175.34
cap "x5[6]/a_872_1723#" "x5/A" 0.605618
cap "x4[3]/SW" "x1/VPWR" 0.591944
cap "x5[6]/SW" "x4[3]/SW" 0.357268
cap "x4[3]/SW" "x5[6]/a_872_1723#" 2.00384
cap "x4[3]/SW" "x6/CTOP" 0.142161
cap "x4[3]/a_873_1723#" "x6/delay_signal" 0.223191
cap "x5[6]/SW" "x4[3]/a_873_1723#" 1.0255
cap "x5[6]/a_872_1723#" "x4[3]/a_873_1723#" 435.51
cap "x4[3]/a_873_1723#" "x6/CTOP" 6.26521
cap "x5[6]/SW" "x6/delay_signal" -8.64986
cap "x5[6]/a_872_1723#" "x6/delay_signal" 222.673
cap "x6/delay_signal" "x6/CTOP" -38.7483
cap "x5[6]/SW" "x5[6]/a_872_1723#" 231.398
cap "x5[6]/SW" "x6/CTOP" 51.7384
cap "x6/delay_signal" "x7/CTOP" 1.4361
cap "x5[6]/a_872_1723#" "x6/CTOP" -251.171
cap "x5[6]/SW" "x7/CTOP" 1.60139
cap "x5[6]/a_872_1723#" "x7/CTOP" 2.9262
cap "x7/CTOP" "x6/CTOP" 0.36258
cap "x4[3]/SW" "x6/delay_signal" -2.77556e-17
cap "x3[1]/a_873_1723#" "x5[5]/SW" 0.75046
cap "x5[6]/a_872_1723#" "x5[5]/SW" 239.424
cap "x5[6]/a_872_1723#" "x4[2]/a_873_1723#" 31.4259
cap "x5[6]/a_872_1723#" "x3[1]/SW" 1.21124
cap "x5[5]/delay_signal" "x3[1]/a_873_1723#" 1.48668
cap "x5[6]/a_872_1723#" "x5[5]/delay_signal" 226.612
cap "x3[1]/a_873_1723#" "x5[6]/CTOP" 5.97068
cap "x5[6]/a_872_1723#" "x5[6]/CTOP" -244.474
cap "x4[2]/CTOP" "x5[5]/SW" 0.944826
cap "x5[5]/delay_signal" "x4[2]/CTOP" 0.0688515
cap "x5[6]/a_872_1723#" "x3[1]/a_873_1723#" 386.001
cap "x4[2]/CTOP" "x5[6]/CTOP" 0.222594
cap "x5[5]/delay_signal" "x5[5]/SW" -10.1984
cap "x5[5]/SW" "x5[6]/CTOP" 45.0226
cap "x5[6]/a_872_1723#" "x4[2]/CTOP" 5.00102
cap "x5[6]/CTOP" "x4[2]/a_873_1723#" 0.346193
cap "x3[1]/SW" "x5[6]/CTOP" 0.892742
cap "x5[5]/delay_signal" "x5[6]/CTOP" -38.7667
cap "x5[3]/a_872_1723#" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n125_n42#" 13.2415
cap "x5[3]/delay_signal" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n125_n42#" 2.01862
cap "x5[3]/CTOP" "x5[3]/a_872_1723#" 705.846
cap "x3[1]/a_873_1723#" "x5[3]/a_872_1723#" 14.5782
cap "x5[3]/SW" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n125_n42#" 0.0620599
cap "x2/SW" "x5[3]/CTOP" -0.208496
cap "x5[3]/CTOP" "x5[3]/delay_signal" 0.0595296
cap "x5[3]/a_872_1723#" "x4[0]/CTOP" 63.7857
cap "x5[3]/CTOP" "x5[3]/SW" -27.1585
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n125_n42#" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n125_n42#" 6.97637
cap "x5[3]/delay_signal" "x4[0]/CTOP" -2.0819
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "x5[3]/a_872_1723#" 19.9442
cap "x5[3]/SW" "x4[0]/CTOP" 0.324084
cap "x5[3]/a_872_1723#" "x2/a_873_1723#" 220.577
cap "x5[3]/CTOP" "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n125_n42#" 2.36818
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "x5[3]/delay_signal" 14.6344
cap "x5[3]/delay_signal" "x2/a_873_1723#" 0.626929
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "x5[3]/SW" 0.0631077
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n125_n42#" "x4[0]/CTOP" 0.747454
cap "x5[3]/SW" "x2/a_873_1723#" 0.792556
cap "x5[3]/CTOP" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n125_n42#" 28.034
cap "x2/SW" "x5[3]/a_872_1723#" 0.62713
cap "x5[3]/delay_signal" "x5[3]/a_872_1723#" 203.599
cap "x4[0]/CTOP" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n125_n42#" 37.2175
cap "x5[3]/CTOP" "x3[1]/a_873_1723#" 0.0351878
cap "x5[3]/SW" "x5[3]/a_872_1723#" 37.9889
cap "x5[3]/CTOP" "x4[0]/CTOP" -37.4355
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n125_n42#" 14.464
cap "x2/SW" "x5[3]/SW" 2.66817
cap "x5[3]/delay_signal" "x5[3]/SW" 1.47527
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "x5[3]/CTOP" 52.6949
cap "x5[3]/CTOP" "x2/a_873_1723#" 1.51678
cap "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "x4[0]/CTOP" 12.9775
merge "XM47/a_n73_n42#" "XM47/w_n110_n80#" -29394 0 0 0 0 -8207237 -43882 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -35213 -2740 -63142 -3842 -34066 -2090 -38352 -2216 -417897 -13356 0 0 0 0
merge "XM47/w_n110_n80#" "XM46/w_n110_n80#"
merge "XM46/w_n110_n80#" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/w_n161_n79#"
merge "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/w_n161_n79#" "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n33_n42#"
merge "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n33_n42#" "x5[0]/CTOP"
merge "x5[0]/CTOP" "x5[1]/CTOP"
merge "x5[1]/CTOP" "x5[2]/CTOP"
merge "x5[2]/CTOP" "x5[3]/CTOP"
merge "x5[3]/CTOP" "x5[4]/CTOP"
merge "x5[4]/CTOP" "x5[5]/CTOP"
merge "x5[5]/CTOP" "x5[7]/CTOP"
merge "x5[7]/CTOP" "x5[6]/CTOP"
merge "x5[6]/CTOP" "x6/CTOP"
merge "x6/CTOP" "x8/a_85_76#"
merge "x8/a_85_76#" "li_9938_2871#"
merge "li_9938_2871#" "x8/w_48_40#"
merge "x8/w_48_40#" "x5/VPWR"
merge "x5/VPWR" "x5/VPB"
merge "x5/VPB" "x1/VPWR"
merge "x1/VPWR" "x1/VPB"
merge "x1/VPB" "w_9453_2146#"
merge "w_9453_2146#" "VDD"
merge "x6/SW" "x5/Y" -227.707 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1156 -136 -2668 -208 0 0 0 0 0 0 0 0 0 0
merge "x5/Y" "li_9566_2089#"
merge "XM47/a_n15_n73#" "XM46/a_n15_n73#" -732.356 0 0 0 0 0 0 0 0 -27492 -1970 -28248 -2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -660 -284 0 0 0 0 -1800 -436 0 0 0 0 0 0 0 0 0 0
merge "XM46/a_n15_n73#" "XM15/a_n15_n69#"
merge "XM15/a_n15_n69#" "XM13/a_n15_n69#"
merge "XM13/a_n15_n69#" "x2/delay_signal"
merge "x2/delay_signal" "x5[0]/delay_signal"
merge "x5[0]/delay_signal" "x3[0]/delay_signal"
merge "x3[0]/delay_signal" "x5[1]/delay_signal"
merge "x5[1]/delay_signal" "x3[1]/delay_signal"
merge "x3[1]/delay_signal" "x5[2]/delay_signal"
merge "x5[2]/delay_signal" "x5[3]/delay_signal"
merge "x5[3]/delay_signal" "x4[0]/delay_signal"
merge "x4[0]/delay_signal" "x4[1]/delay_signal"
merge "x4[1]/delay_signal" "x5[4]/delay_signal"
merge "x5[4]/delay_signal" "x5[5]/delay_signal"
merge "x5[5]/delay_signal" "x4[2]/delay_signal"
merge "x4[2]/delay_signal" "x4[3]/delay_signal"
merge "x4[3]/delay_signal" "x5[7]/delay_signal"
merge "x5[7]/delay_signal" "x5[6]/delay_signal"
merge "x5[6]/delay_signal" "x7/delay_signal"
merge "x7/delay_signal" "x6/delay_signal"
merge "x6/delay_signal" "x9/a_85_757#"
merge "x9/a_85_757#" "x8/a_85_766#"
merge "x8/a_85_766#" "a_10572_1690#"
merge "XM46/a_n73_n42#" "XM13/a_n73_n42#" -459.015 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8274 -662 0 0 -2244 -200 -5560 -544 0 0 0 0 0 0 0 0 0 0
merge "XM13/a_n73_n42#" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_33_n68#"
merge "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_33_n68#" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n81_n139#"
merge "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n81_n139#" "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_33_n68#"
merge "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_33_n68#" "OUT"
merge "OUT" "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#"
merge "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n81_n130#" "a_15765_1577#"
merge "XM15/a_15_n42#" "XM13/a_15_n42#" -192.462 0 0 0 0 0 0 0 0 -4872 -284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3128 -252 -4232 -552 0 0 0 0 0 0 0 0 0 0
merge "XM13/a_15_n42#" "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_63_n42#"
merge "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_63_n42#" "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n125_n42#"
merge "sky130_fd_pr__nfet_01v8_MVW3GX_0/a_n125_n42#" "m1_15709_1421#"
merge "XM47/a_15_n42#" "XM46/a_15_n42#" -190.281 0 0 0 0 0 0 0 0 0 0 -4872 -284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3128 -252 -4462 -562 0 0 0 0 0 0 0 0 0 0
merge "XM46/a_15_n42#" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_63_n42#"
merge "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_63_n42#" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n125_n42#"
merge "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n125_n42#" "m1_15709_1756#"
merge "x9/input_stack" "x8/input_stack" -307.267 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3060 -264 0 0 0 0 -1702 -166 0 0 0 0 0 0 0 0 0 0
merge "x8/input_stack" "IN"
merge "x5[0]/a_872_1723#" "x5[1]/a_872_1723#" -9416.38 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -506352 -16268 -506352 -16268 0 0 0 0
merge "x5[1]/a_872_1723#" "x5[2]/a_872_1723#"
merge "x5[2]/a_872_1723#" "x5[3]/a_872_1723#"
merge "x5[3]/a_872_1723#" "x5[4]/a_872_1723#"
merge "x5[4]/a_872_1723#" "x5[5]/a_872_1723#"
merge "x5[5]/a_872_1723#" "x5[7]/a_872_1723#"
merge "x5[7]/a_872_1723#" "x5[6]/a_872_1723#"
merge "XM47/VSUBS" "XM46/VSUBS" -4382.97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5308 -754 -31072 -1862 0 0 -17952 -1072 -371208 -11864 0 0 0 0
merge "XM46/VSUBS" "XM15/VSUBS"
merge "XM15/VSUBS" "XM15/a_n73_n42#"
merge "XM15/a_n73_n42#" "XM13/VSUBS"
merge "XM13/VSUBS" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/VSUBS"
merge "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/VSUBS" "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n33_n42#"
merge "sky130_fd_pr__pfet_01v8_hvt_M433PY_0/a_n33_n42#" "sky130_fd_pr__nfet_01v8_MVW3GX_0/VSUBS"
merge "sky130_fd_pr__nfet_01v8_MVW3GX_0/VSUBS" "x2/CTOP"
merge "x2/CTOP" "x5[0]/VSUBS"
merge "x5[0]/VSUBS" "x3[0]/CTOP"
merge "x3[0]/CTOP" "x5[1]/VSUBS"
merge "x5[1]/VSUBS" "x5[2]/VSUBS"
merge "x5[2]/VSUBS" "x3[1]/CTOP"
merge "x3[1]/CTOP" "x4[0]/CTOP"
merge "x4[0]/CTOP" "x5[3]/VSUBS"
merge "x5[3]/VSUBS" "x4[1]/CTOP"
merge "x4[1]/CTOP" "x5[4]/VSUBS"
merge "x5[4]/VSUBS" "x4[2]/CTOP"
merge "x4[2]/CTOP" "x5[5]/VSUBS"
merge "x5[5]/VSUBS" "x4[3]/CTOP"
merge "x4[3]/CTOP" "x5[7]/VSUBS"
merge "x5[7]/VSUBS" "x5[6]/VSUBS"
merge "x5[6]/VSUBS" "x7/CTOP"
merge "x7/CTOP" "x6/VSUBS"
merge "x6/VSUBS" "x9/VSUBS"
merge "x9/VSUBS" "x9/a_85_n209#"
merge "x9/a_85_n209#" "x8/VSUBS"
merge "x8/VSUBS" "x5/VNB"
merge "x5/VNB" "x5/VGND"
merge "x5/VGND" "x1/VNB"
merge "x1/VNB" "x1/VGND"
merge "x1/VGND" "VSS"
merge "VSS" "a_9370_1712#"
merge "x4[0]/a_873_1723#" "x4[1]/a_873_1723#" -4893.27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -217008 -6972 -217008 -6972 0 0 0 0
merge "x4[1]/a_873_1723#" "x4[2]/a_873_1723#"
merge "x4[2]/a_873_1723#" "x4[3]/a_873_1723#"
merge "x2/SW" "x5[0]/SW" -922.012 0 0 0 0 0 0 0 0 0 0 -2688 -208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2756 -212 -23920 -1868 0 0 0 0 0 0 0 0 0 0
merge "x5[0]/SW" "x5[1]/SW"
merge "x5[1]/SW" "x5[2]/SW"
merge "x5[2]/SW" "x5[3]/SW"
merge "x5[3]/SW" "x5[4]/SW"
merge "x5[4]/SW" "x5[5]/SW"
merge "x5[5]/SW" "x5[7]/SW"
merge "x5[7]/SW" "x5[6]/SW"
merge "x5[6]/SW" "x1/Y"
merge "x1/Y" "code[0]"
merge "code[0]" "a_9453_2146#"
merge "x4[0]/SW" "x4[1]/SW" -376.723 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10580 -828 0 0 0 0 0 0 0 0 0 0
merge "x4[1]/SW" "x4[2]/SW"
merge "x4[2]/SW" "x4[3]/SW"
merge "x4[3]/SW" "code[2]"
merge "x7/SW" "x5/A" -200.942 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1537 -160 -2198 -200 0 0 0 0 0 0 0 0 0 0
merge "x5/A" "code_offset"
merge "x3[0]/a_873_1723#" "x3[1]/a_873_1723#" -2409.96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -72336 -2324 -72336 -2324 0 0 0 0
merge "x1/A" "code[3]" -61.1886 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1156 -136 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[0]/SW" "x3[1]/SW" -178.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5244 -412 0 0 0 0 0 0 0 0 0 0
merge "x3[1]/SW" "code[1]"
