INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/lab5/lab5.gen/sources_1/ip/xadc_wiz_1/xadc_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/lab5/lab5.srcs/sources_1/new/ADC_Subsystem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_Subsystem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/lab5/averager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module averager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/lab5/bin_to_bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_to_bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/lab5/digit_multiplexor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit_multiplexor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/lab5/mux4_16_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_16_bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/lab5/seven_segment_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/lab5/seven_segment_digit_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_digit_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/lab5/seven_segment_display_subsystem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_display_subsystem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/lab5/lab_5_top_level_students.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab_5_top_level_students
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
