

================================================================
== Vitis HLS Report for 'runSysArr'
================================================================
* Date:           Tue Jan 18 00:11:35 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.489 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|      114| 0.520 us | 1.140 us |   52|  114|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_INPUT_ROW    |       61|       61|         8|          1|          1|    55|    yes   |
        |- VITIS_LOOP_200_6  |       49|       49|         2|          1|          1|    49|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 1, D = 2, States = { 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 10 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 11 
11 --> 13 12 
12 --> 11 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 14 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 15 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 16 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 17 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 18 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 19 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 20 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 21 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 22 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 23 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 24 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 25 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 26 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 27 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 28 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_16 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 29 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 30 'alloca' 'output_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 31 'alloca' 'output_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 32 'alloca' 'output_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 33 'alloca' 'output_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 34 'alloca' 'output_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 35 'alloca' 'output_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 36 'alloca' 'output_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 37 'alloca' 'output_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 38 'alloca' 'output_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 39 'alloca' 'output_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 40 'alloca' 'output_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 41 'alloca' 'output_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 42 'alloca' 'output_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%output_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 43 'alloca' 'output_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 44 'alloca' 'output_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%output_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 45 'alloca' 'output_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.45ns)   --->   "%s_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 49 'read' 's_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (1.45ns)   --->   "%r_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 50 'read' 'r_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (1.45ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty"   --->   Operation 51 'read' 'tmp' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 52 [1/1] (3.17ns)   --->   "%mul_ln286 = mul i32 %tmp, i32 %tmp" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 52 'mul' 'mul_ln286' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.88ns)   --->   "%add_ln286 = add i32 %mul_ln286, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 53 'add' 'add_ln286' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln365)   --->   "%or_ln365 = or i32 %s_read, i32 %r_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 54 'or' 'or_ln365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln365 = icmp_eq  i32 %or_ln365, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 55 'icmp' 'icmp_ln365' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.85ns)   --->   "%icmp_ln128 = icmp_eq  i32 %add_ln286, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 56 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %.lr.ph26.i.i, void %._crit_edge27.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 57 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty_28 = alloca i32"   --->   Operation 58 'alloca' 'empty_28' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_29 = alloca i32"   --->   Operation 59 'alloca' 'empty_29' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_30 = alloca i32"   --->   Operation 60 'alloca' 'empty_30' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_31 = alloca i32"   --->   Operation 61 'alloca' 'empty_31' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_32 = alloca i32"   --->   Operation 62 'alloca' 'empty_32' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_33 = alloca i32"   --->   Operation 63 'alloca' 'empty_33' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_34 = alloca i32"   --->   Operation 64 'alloca' 'empty_34' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32"   --->   Operation 65 'alloca' 'empty_35' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32"   --->   Operation 66 'alloca' 'empty_36' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32"   --->   Operation 67 'alloca' 'empty_37' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32"   --->   Operation 68 'alloca' 'empty_38' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty_39 = alloca i32"   --->   Operation 69 'alloca' 'empty_39' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%weight_regfile315_load_cast_i_i = sext i8 %p_read_1"   --->   Operation 70 'sext' 'weight_regfile315_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%weight_regfile314_load_cast_i_i = sext i8 %p_read_2"   --->   Operation 71 'sext' 'weight_regfile314_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%weight_regfile313_load_cast_i_i = sext i8 %p_read_3"   --->   Operation 72 'sext' 'weight_regfile313_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%weight_regfile312_load_cast_i_i = sext i8 %p_read_4"   --->   Operation 73 'sext' 'weight_regfile312_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%weight_regfile211_load_cast_i_i = sext i8 %p_read_5"   --->   Operation 74 'sext' 'weight_regfile211_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weight_regfile210_load_cast_i_i = sext i8 %p_read_6"   --->   Operation 75 'sext' 'weight_regfile210_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weight_regfile29_load_cast_i_i = sext i8 %p_read_7"   --->   Operation 76 'sext' 'weight_regfile29_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weight_regfile28_load_cast_i_i = sext i8 %p_read_8"   --->   Operation 77 'sext' 'weight_regfile28_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weight_regfile17_load_cast_i_i = sext i8 %p_read_9"   --->   Operation 78 'sext' 'weight_regfile17_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weight_regfile16_load_cast_i_i = sext i8 %p_read_10"   --->   Operation 79 'sext' 'weight_regfile16_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%weight_regfile15_load_cast_i_i = sext i8 %p_read_11"   --->   Operation 80 'sext' 'weight_regfile15_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%weight_regfile14_load_cast_i_i = sext i8 %p_read_12"   --->   Operation 81 'sext' 'weight_regfile14_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%weight_regfile3_load_cast_i_i = sext i8 %p_read_13"   --->   Operation 82 'sext' 'weight_regfile3_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%weight_regfile2_load_cast_i_i = sext i8 %p_read_14"   --->   Operation 83 'sext' 'weight_regfile2_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%weight_regfile1_load_cast_i_i = sext i8 %p_read_15"   --->   Operation 84 'sext' 'weight_regfile1_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%weight_regfile_load_cast_i_i = sext i8 %p_read_16"   --->   Operation 85 'sext' 'weight_regfile_load_cast_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.60ns)   --->   "%br_ln128 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 86 'br' 'br_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln128, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 87 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.85ns)   --->   "%icmp_ln128_1 = icmp_eq  i32 %i, i32 %add_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 88 'icmp' 'icmp_ln128_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.88ns)   --->   "%add_ln128 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 89 'add' 'add_ln128' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_1, void %.split7.i.i_ifconv, void %._crit_edge27.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 90 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 91 'zext' 'zext_ln143' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%data_l1buf_018_addr = getelementptr i8 %data_l1buf_018, i64, i64 %zext_ln143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 92 'getelementptr' 'data_l1buf_018_addr' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (1.15ns)   --->   "%data_l1buf_018_load = load i9 %data_l1buf_018_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 93 'load' 'data_l1buf_018_load' <Predicate = (!icmp_ln128_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_load164 = load i8 %empty_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 94 'load' 'p_load164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%p_load160 = load i8 %empty_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 95 'load' 'p_load160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_load153 = load i8 %empty_39"   --->   Operation 96 'load' 'p_load153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln128 = store i8 %p_load153, i8 %empty_35, i8 %p_load160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 97 'store' 'store_ln128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln128 = store i8 %p_load160, i8 %empty_31, i8 %p_load164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 98 'store' 'store_ln128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 99 'load' 'p_load' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 100 'trunc' 'trunc_ln143' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_3 : Operation 101 [1/2] (1.15ns)   --->   "%data_l1buf_018_load = load i9 %data_l1buf_018_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 101 'load' 'data_l1buf_018_load' <Predicate = (!icmp_ln128_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 102 [1/1] (0.72ns)   --->   "%add_ln140 = add i10, i10 %trunc_ln143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 102 'add' 'add_ln140' <Predicate = (!icmp_ln128_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln143_1 = zext i10 %add_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 103 'zext' 'zext_ln143_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%data_l1buf_119_addr = getelementptr i8 %data_l1buf_119, i64, i64 %zext_ln143_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 104 'getelementptr' 'data_l1buf_119_addr' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (1.15ns)   --->   "%data_l1buf_119_load = load i9 %data_l1buf_119_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 105 'load' 'data_l1buf_119_load' <Predicate = (!icmp_ln128_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln188 = store i8 %data_l1buf_018_load, i8 %empty_39, i8 %p_load, i8 %p_load153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 106 'store' 'store_ln188' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln180_6 = sext i8 %p_load164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 107 'sext' 'sext_ln180_6' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln180_9 = sext i8 %p_load160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 108 'sext' 'sext_ln180_9' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln180_12 = sext i8 %p_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 109 'sext' 'sext_ln180_12' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln181_4 = sext i8 %data_l1buf_018_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 110 'sext' 'sext_ln181_4' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_3 : Operation 111 [3/3] (0.99ns) (grouped into DSP with root node add_ln180_2)   --->   "%mul_ln181_6 = mul i16 %sext_ln180_6, i16 %weight_regfile312_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 111 'mul' 'mul_ln181_6' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [3/3] (0.99ns) (grouped into DSP with root node add_ln180_5)   --->   "%mul_ln181_9 = mul i16 %sext_ln180_9, i16 %weight_regfile28_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 112 'mul' 'mul_ln181_9' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [3/3] (0.99ns) (grouped into DSP with root node add_ln180_8)   --->   "%mul_ln181_12 = mul i16 %sext_ln180_12, i16 %weight_regfile14_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 113 'mul' 'mul_ln181_12' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [3/3] (0.99ns) (grouped into DSP with root node add_ln180_11)   --->   "%mul_ln181_15 = mul i16 %sext_ln181_4, i16 %weight_regfile_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 114 'mul' 'mul_ln181_15' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.45>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%p_load165 = load i8 %empty_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 115 'load' 'p_load165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%p_load161 = load i8 %empty_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 116 'load' 'p_load161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%p_load155 = load i8 %empty_38"   --->   Operation 117 'load' 'p_load155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln128 = store i8 %p_load155, i8 %empty_34, i8 %p_load161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 118 'store' 'store_ln128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln128 = store i8 %p_load161, i8 %empty_30, i8 %p_load165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 119 'store' 'store_ln128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%p_load154 = load i8 %empty_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 120 'load' 'p_load154' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.85ns)   --->   "%icmp_ln142 = icmp_eq  i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:142->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 121 'icmp' 'icmp_ln142' <Predicate = (!icmp_ln128_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/2] (1.15ns)   --->   "%data_l1buf_119_load = load i9 %data_l1buf_119_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 122 'load' 'data_l1buf_119_load' <Predicate = (!icmp_ln128_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 123 [1/1] (0.30ns)   --->   "%select_ln142 = select i1 %icmp_ln142, i8, i8 %data_l1buf_119_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:142->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 123 'select' 'select_ln142' <Predicate = (!icmp_ln128_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.72ns)   --->   "%add_ln140_2 = add i10, i10 %trunc_ln143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 124 'add' 'add_ln140_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln143_2 = zext i10 %add_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 125 'zext' 'zext_ln143_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%data_l1buf_220_addr = getelementptr i8 %data_l1buf_220, i64, i64 %zext_ln143_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 126 'getelementptr' 'data_l1buf_220_addr' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_4 : Operation 127 [2/2] (1.15ns)   --->   "%data_l1buf_220_load = load i9 %data_l1buf_220_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 127 'load' 'data_l1buf_220_load' <Predicate = (!icmp_ln128_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 128 [1/1] (0.88ns)   --->   "%add_ln140_4 = add i32, i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 128 'add' 'add_ln140_4' <Predicate = (!icmp_ln128_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln143_3 = zext i32 %add_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 129 'zext' 'zext_ln143_3' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%output_l1_local_3_addr_1 = getelementptr i32 %output_l1_local_3, i64, i64 %zext_ln143_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 130 'getelementptr' 'output_l1_local_3_addr_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (1.15ns)   --->   "%output_l1_local_3_load_1 = load i10 %output_l1_local_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 131 'load' 'output_l1_local_3_load_1' <Predicate = (!icmp_ln128_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%output_l1_local_2_addr_1 = getelementptr i32 %output_l1_local_2, i64, i64 %zext_ln143_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 132 'getelementptr' 'output_l1_local_2_addr_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (1.15ns)   --->   "%output_l1_local_2_load_1 = load i10 %output_l1_local_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 133 'load' 'output_l1_local_2_load_1' <Predicate = (!icmp_ln128_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%output_l1_local_1_addr_1 = getelementptr i32 %output_l1_local_1, i64, i64 %zext_ln143_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 134 'getelementptr' 'output_l1_local_1_addr_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (1.15ns)   --->   "%output_l1_local_1_load_1 = load i10 %output_l1_local_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 135 'load' 'output_l1_local_1_load_1' <Predicate = (!icmp_ln128_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%output_l1_local_0_addr_1 = getelementptr i32 %output_l1_local_0, i64, i64 %zext_ln143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 136 'getelementptr' 'output_l1_local_0_addr_1' <Predicate = (!icmp_ln128_1 & !icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 137 [2/2] (1.15ns)   --->   "%output_l1_local_0_load_1 = load i10 %output_l1_local_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 137 'load' 'output_l1_local_0_load_1' <Predicate = (!icmp_ln128_1 & !icmp_ln365)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln188 = store i8 %select_ln142, i8 %empty_38, i8 %p_load154, i8 %p_load155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 138 'store' 'store_ln188' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.85ns)   --->   "%icmp_ln188_3 = icmp_ult  i32 %add_ln140_4, i32 %mul_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 139 'icmp' 'icmp_ln188_3' <Predicate = (!icmp_ln128_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln180_5 = sext i8 %p_load165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 140 'sext' 'sext_ln180_5' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln180_8 = sext i8 %p_load161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 141 'sext' 'sext_ln180_8' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln180_11 = sext i8 %p_load154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 142 'sext' 'sext_ln180_11' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln180_14 = sext i8 %select_ln142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 143 'sext' 'sext_ln180_14' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_4 : Operation 144 [3/3] (0.99ns) (grouped into DSP with root node add_ln180_1)   --->   "%mul_ln181_5 = mul i16 %sext_ln180_5, i16 %weight_regfile313_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 144 'mul' 'mul_ln181_5' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [2/3] (0.99ns) (grouped into DSP with root node add_ln180_2)   --->   "%mul_ln181_6 = mul i16 %sext_ln180_6, i16 %weight_regfile312_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 145 'mul' 'mul_ln181_6' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [3/3] (0.99ns) (grouped into DSP with root node add_ln180_4)   --->   "%mul_ln181_8 = mul i16 %sext_ln180_8, i16 %weight_regfile29_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 146 'mul' 'mul_ln181_8' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [2/3] (0.99ns) (grouped into DSP with root node add_ln180_5)   --->   "%mul_ln181_9 = mul i16 %sext_ln180_9, i16 %weight_regfile28_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 147 'mul' 'mul_ln181_9' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [3/3] (0.99ns) (grouped into DSP with root node add_ln180_7)   --->   "%mul_ln181_11 = mul i16 %sext_ln180_11, i16 %weight_regfile15_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 148 'mul' 'mul_ln181_11' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [2/3] (0.99ns) (grouped into DSP with root node add_ln180_8)   --->   "%mul_ln181_12 = mul i16 %sext_ln180_12, i16 %weight_regfile14_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 149 'mul' 'mul_ln181_12' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 150 [3/3] (0.99ns) (grouped into DSP with root node add_ln180_10)   --->   "%mul_ln181_14 = mul i16 %sext_ln180_14, i16 %weight_regfile1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 150 'mul' 'mul_ln181_14' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [2/3] (0.99ns) (grouped into DSP with root node add_ln180_11)   --->   "%mul_ln181_15 = mul i16 %sext_ln181_4, i16 %weight_regfile_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 151 'mul' 'mul_ln181_15' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.45>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%p_load166 = load i8 %empty_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 152 'load' 'p_load166' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%p_load162 = load i8 %empty_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 153 'load' 'p_load162' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%p_load157 = load i8 %empty_37"   --->   Operation 154 'load' 'p_load157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln128 = store i8 %p_load157, i8 %empty_33, i8 %p_load162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 155 'store' 'store_ln128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln128 = store i8 %p_load162, i8 %empty_29, i8 %p_load166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 156 'store' 'store_ln128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%p_load156 = load i8 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 157 'load' 'p_load156' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 158 'zext' 'zext_ln128' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.88ns)   --->   "%add_ln140_1 = add i33, i33 %zext_ln128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 159 'add' 'add_ln140_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln140_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:142->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 160 'bitselect' 'tmp_3' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 161 [1/2] (1.15ns)   --->   "%data_l1buf_220_load = load i9 %data_l1buf_220_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 161 'load' 'data_l1buf_220_load' <Predicate = (!icmp_ln128_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 162 [1/1] (0.30ns)   --->   "%select_ln142_1 = select i1 %tmp_3, i8, i8 %data_l1buf_220_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:142->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 162 'select' 'select_ln142_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.88ns)   --->   "%add_ln140_3 = add i33, i33 %zext_ln128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 163 'add' 'add_ln140_3' <Predicate = (!icmp_ln128_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln140_3, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:142->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 164 'bitselect' 'tmp_4' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.12ns)   --->   "%xor_ln142 = xor i1 %tmp_4, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:142->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 165 'xor' 'xor_ln142' <Predicate = (!icmp_ln128_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%data_l1buf_321_addr = getelementptr i8 %data_l1buf_321, i64, i64 %zext_ln143_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 166 'getelementptr' 'data_l1buf_321_addr' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 167 [2/2] (1.15ns)   --->   "%data_l1buf_321_load = load i9 %data_l1buf_321_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 167 'load' 'data_l1buf_321_load' <Predicate = (!icmp_ln128_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node psum_3)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln140_3, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:152->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 168 'bitselect' 'tmp_5' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node psum_3)   --->   "%or_ln152 = or i1 %tmp_5, i1 %icmp_ln365" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:152->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 169 'or' 'or_ln152' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/2] (1.15ns)   --->   "%output_l1_local_3_load_1 = load i10 %output_l1_local_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 170 'load' 'output_l1_local_3_load_1' <Predicate = (!icmp_ln128_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 171 [1/1] (0.22ns) (out node of the LUT)   --->   "%psum_3 = select i1 %or_ln152, i32, i32 %output_l1_local_3_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:152->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 171 'select' 'psum_3' <Predicate = (!icmp_ln128_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node psum_7)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln140_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:152->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 172 'bitselect' 'tmp_6' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node psum_7)   --->   "%or_ln152_1 = or i1 %tmp_6, i1 %icmp_ln365" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:152->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 173 'or' 'or_ln152_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/2] (1.15ns)   --->   "%output_l1_local_2_load_1 = load i10 %output_l1_local_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 174 'load' 'output_l1_local_2_load_1' <Predicate = (!icmp_ln128_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 175 [1/1] (0.22ns) (out node of the LUT)   --->   "%psum_7 = select i1 %or_ln152_1, i32, i32 %output_l1_local_2_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:152->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 175 'select' 'psum_7' <Predicate = (!icmp_ln128_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.88ns)   --->   "%add_ln150 = add i33, i33 %zext_ln128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 176 'add' 'add_ln150' <Predicate = (!icmp_ln128_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node psum_11)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln150, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:152->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 177 'bitselect' 'tmp_7' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node psum_11)   --->   "%or_ln152_2 = or i1 %tmp_7, i1 %icmp_ln365" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:152->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 178 'or' 'or_ln152_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/2] (1.15ns)   --->   "%output_l1_local_1_load_1 = load i10 %output_l1_local_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 179 'load' 'output_l1_local_1_load_1' <Predicate = (!icmp_ln128_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 180 [1/1] (0.22ns) (out node of the LUT)   --->   "%psum_11 = select i1 %or_ln152_2, i32, i32 %output_l1_local_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:152->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 180 'select' 'psum_11' <Predicate = (!icmp_ln128_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 181 [1/2] (1.15ns)   --->   "%output_l1_local_0_load_1 = load i10 %output_l1_local_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 181 'load' 'output_l1_local_0_load_1' <Predicate = (!icmp_ln128_1 & !icmp_ln365)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 182 [1/1] (0.22ns)   --->   "%psum_15 = select i1 %icmp_ln365, i32, i32 %output_l1_local_0_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 182 'select' 'psum_15' <Predicate = (!icmp_ln128_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.88ns)   --->   "%add_ln187 = add i33, i33 %zext_ln128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 183 'add' 'add_ln187' <Predicate = (!icmp_ln128_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln188)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln187, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 184 'bitselect' 'tmp_8' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln188)   --->   "%xor_ln187 = xor i1 %tmp_8, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 185 'xor' 'xor_ln187' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.88ns)   --->   "%add_ln188 = add i32, i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 186 'add' 'add_ln188' <Predicate = (!icmp_ln128_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.85ns)   --->   "%icmp_ln188 = icmp_ult  i32 %add_ln188, i32 %mul_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 187 'icmp' 'icmp_ln188' <Predicate = (!icmp_ln128_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln188 = and i1 %icmp_ln188, i1 %xor_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 188 'and' 'and_ln188' <Predicate = (!icmp_ln128_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln188 = store i8 %select_ln142_1, i8 %empty_37, i8 %p_load156, i8 %p_load157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 189 'store' 'store_ln188' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %and_ln188, void %.split5.1.i.i, void %bb125.0.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 190 'br' 'br_ln188' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.88ns)   --->   "%add_ln187_1 = add i33 %zext_ln128, i33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 191 'add' 'add_ln187_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln188_1)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln187_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 192 'bitselect' 'tmp_9' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln188_1)   --->   "%xor_ln187_1 = xor i1 %tmp_9, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 193 'xor' 'xor_ln187_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.88ns)   --->   "%add_ln188_1 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 194 'add' 'add_ln188_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.85ns)   --->   "%icmp_ln188_1 = icmp_ult  i32 %add_ln188_1, i32 %mul_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 195 'icmp' 'icmp_ln188_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln188_1 = and i1 %icmp_ln188_1, i1 %xor_ln187_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 196 'and' 'and_ln188_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %and_ln188_1, void %.split5.2.i.i, void %bb125.1.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 197 'br' 'br_ln188' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.88ns)   --->   "%add_ln187_2 = add i33 %zext_ln128, i33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 198 'add' 'add_ln187_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln188_2)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln187_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 199 'bitselect' 'tmp_10' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln188_2)   --->   "%xor_ln187_2 = xor i1 %tmp_10, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 200 'xor' 'xor_ln187_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.88ns)   --->   "%add_ln188_2 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 201 'add' 'add_ln188_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.85ns)   --->   "%icmp_ln188_2 = icmp_ult  i32 %add_ln188_2, i32 %mul_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 202 'icmp' 'icmp_ln188_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln188_2 = and i1 %icmp_ln188_2, i1 %xor_ln187_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 203 'and' 'and_ln188_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %and_ln188_2, void %.split5.3.i.i, void %bb125.2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 204 'br' 'br_ln188' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.12ns)   --->   "%and_ln188_3 = and i1 %icmp_ln188_3, i1 %xor_ln142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 205 'and' 'and_ln188_3' <Predicate = (!icmp_ln128_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %and_ln188_3, void %.split5._crit_edge.3.i.i, void %bb125.3.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 206 'br' 'br_ln188' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln180_4 = sext i8 %p_load166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 207 'sext' 'sext_ln180_4' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln180_7 = sext i8 %p_load162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 208 'sext' 'sext_ln180_7' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln180_10 = sext i8 %p_load156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 209 'sext' 'sext_ln180_10' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln180_13 = sext i8 %select_ln142_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 210 'sext' 'sext_ln180_13' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 211 [3/3] (0.99ns) (grouped into DSP with root node add_ln180)   --->   "%mul_ln181_4 = mul i16 %sext_ln180_4, i16 %weight_regfile314_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 211 'mul' 'mul_ln181_4' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 212 [2/3] (0.99ns) (grouped into DSP with root node add_ln180_1)   --->   "%mul_ln181_5 = mul i16 %sext_ln180_5, i16 %weight_regfile313_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 212 'mul' 'mul_ln181_5' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/3] (0.00ns) (grouped into DSP with root node add_ln180_2)   --->   "%mul_ln181_6 = mul i16 %sext_ln180_6, i16 %weight_regfile312_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 213 'mul' 'mul_ln181_6' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into DSP with root node add_ln180_2)   --->   "%sext_ln181_7 = sext i16 %mul_ln181_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 214 'sext' 'sext_ln181_7' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 215 [3/3] (0.99ns) (grouped into DSP with root node add_ln180_3)   --->   "%mul_ln181_7 = mul i16 %sext_ln180_7, i16 %weight_regfile210_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 215 'mul' 'mul_ln181_7' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 216 [2/3] (0.99ns) (grouped into DSP with root node add_ln180_4)   --->   "%mul_ln181_8 = mul i16 %sext_ln180_8, i16 %weight_regfile29_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 216 'mul' 'mul_ln181_8' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 217 [1/3] (0.00ns) (grouped into DSP with root node add_ln180_5)   --->   "%mul_ln181_9 = mul i16 %sext_ln180_9, i16 %weight_regfile28_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 217 'mul' 'mul_ln181_9' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 218 [1/1] (0.00ns) (grouped into DSP with root node add_ln180_5)   --->   "%sext_ln181_10 = sext i16 %mul_ln181_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 218 'sext' 'sext_ln181_10' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 219 [3/3] (0.99ns) (grouped into DSP with root node add_ln180_6)   --->   "%mul_ln181_10 = mul i16 %sext_ln180_10, i16 %weight_regfile16_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 219 'mul' 'mul_ln181_10' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 220 [2/3] (0.99ns) (grouped into DSP with root node add_ln180_7)   --->   "%mul_ln181_11 = mul i16 %sext_ln180_11, i16 %weight_regfile15_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 220 'mul' 'mul_ln181_11' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 221 [1/3] (0.00ns) (grouped into DSP with root node add_ln180_8)   --->   "%mul_ln181_12 = mul i16 %sext_ln180_12, i16 %weight_regfile14_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 221 'mul' 'mul_ln181_12' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 222 [1/1] (0.00ns) (grouped into DSP with root node add_ln180_8)   --->   "%sext_ln181_13 = sext i16 %mul_ln181_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 222 'sext' 'sext_ln181_13' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 223 [3/3] (0.99ns) (grouped into DSP with root node add_ln180_9)   --->   "%mul_ln181_13 = mul i16 %sext_ln180_13, i16 %weight_regfile2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 223 'mul' 'mul_ln181_13' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 224 [2/3] (0.99ns) (grouped into DSP with root node add_ln180_10)   --->   "%mul_ln181_14 = mul i16 %sext_ln180_14, i16 %weight_regfile1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 224 'mul' 'mul_ln181_14' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 225 [1/3] (0.00ns) (grouped into DSP with root node add_ln180_11)   --->   "%mul_ln181_15 = mul i16 %sext_ln181_4, i16 %weight_regfile_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 225 'mul' 'mul_ln181_15' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 226 [1/1] (0.00ns) (grouped into DSP with root node add_ln180_11)   --->   "%sext_ln180_15 = sext i16 %mul_ln181_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 226 'sext' 'sext_ln180_15' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_5 : Operation 227 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_2 = add i32 %psum_3, i32 %sext_ln181_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 227 'add' 'add_ln180_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 228 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_5 = add i32 %psum_7, i32 %sext_ln181_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 228 'add' 'add_ln180_5' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 229 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_8 = add i32 %psum_11, i32 %sext_ln181_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 229 'add' 'add_ln180_8' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 230 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_11 = add i32 %psum_15, i32 %sext_ln180_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 230 'add' 'add_ln180_11' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.45>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%psum_14 = phi i32 %add_ln180_11, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 231 'phi' 'psum_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%psum_13 = phi i32 %add_ln180_10, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 232 'phi' 'psum_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%psum_12 = phi i32 %add_ln180_9, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 233 'phi' 'psum_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%psum_10 = phi i32 %add_ln180_8, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 234 'phi' 'psum_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%psum_9 = phi i32 %add_ln180_7, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 235 'phi' 'psum_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%psum_8 = phi i32 %add_ln180_6, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 236 'phi' 'psum_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%psum_6 = phi i32 %add_ln180_5, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 237 'phi' 'psum_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%psum_5 = phi i32 %add_ln180_4, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 238 'phi' 'psum_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%psum_4 = phi i32 %add_ln180_3, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 239 'phi' 'psum_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%psum_2 = phi i32 %add_ln180_2, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 240 'phi' 'psum_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%psum_1 = phi i32 %add_ln180_1, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 241 'phi' 'psum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%psum = phi i32 %add_ln180, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 242 'phi' 'psum' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%p_load167 = load i8 %empty_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 243 'load' 'p_load167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%p_load163 = load i8 %empty_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 244 'load' 'p_load163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%p_load159 = load i8 %empty_36"   --->   Operation 245 'load' 'p_load159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%store_ln128 = store i8 %p_load159, i8 %empty_32, i8 %p_load163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 246 'store' 'store_ln128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln128 = store i8 %p_load163, i8 %empty_28, i8 %p_load167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 247 'store' 'store_ln128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%p_load158 = load i8 %empty_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 248 'load' 'p_load158' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_6 : Operation 249 [1/2] (1.15ns)   --->   "%data_l1buf_321_load = load i9 %data_l1buf_321_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 249 'load' 'data_l1buf_321_load' <Predicate = (!icmp_ln128_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 250 [1/1] (0.30ns)   --->   "%select_ln142_2 = select i1 %tmp_4, i8, i8 %data_l1buf_321_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:142->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 250 'select' 'select_ln142_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i8 %p_load167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 251 'sext' 'sext_ln181' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_6 : Operation 252 [3/3] (0.99ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln181 = mul i16 %weight_regfile315_load_cast_i_i, i16 %sext_ln181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 252 'mul' 'mul_ln181' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln181_1 = sext i8 %p_load163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 253 'sext' 'sext_ln181_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_6 : Operation 254 [3/3] (0.99ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln181_1 = mul i16 %weight_regfile211_load_cast_i_i, i16 %sext_ln181_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 254 'mul' 'mul_ln181_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln181_2 = sext i8 %p_load158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 255 'sext' 'sext_ln181_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_6 : Operation 256 [3/3] (0.99ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln181_2 = mul i16 %weight_regfile17_load_cast_i_i, i16 %sext_ln181_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 256 'mul' 'mul_ln181_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln181_3 = sext i8 %select_ln142_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 257 'sext' 'sext_ln181_3' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_6 : Operation 258 [3/3] (0.99ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln181_3 = mul i16 %weight_regfile3_load_cast_i_i, i16 %sext_ln181_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 258 'mul' 'mul_ln181_3' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln188 = store i8 %select_ln142_2, i8 %empty_36, i8 %p_load158, i8 %p_load159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 259 'store' 'store_ln188' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_6 : Operation 260 [2/3] (0.99ns) (grouped into DSP with root node add_ln180)   --->   "%mul_ln181_4 = mul i16 %sext_ln180_4, i16 %weight_regfile314_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 260 'mul' 'mul_ln181_4' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 261 [1/3] (0.00ns) (grouped into DSP with root node add_ln180_1)   --->   "%mul_ln181_5 = mul i16 %sext_ln180_5, i16 %weight_regfile313_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 261 'mul' 'mul_ln181_5' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 262 [1/1] (0.00ns) (grouped into DSP with root node add_ln180_1)   --->   "%sext_ln181_6 = sext i16 %mul_ln181_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 262 'sext' 'sext_ln181_6' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_6 : Operation 263 [2/3] (0.99ns) (grouped into DSP with root node add_ln180_3)   --->   "%mul_ln181_7 = mul i16 %sext_ln180_7, i16 %weight_regfile210_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 263 'mul' 'mul_ln181_7' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 264 [1/3] (0.00ns) (grouped into DSP with root node add_ln180_4)   --->   "%mul_ln181_8 = mul i16 %sext_ln180_8, i16 %weight_regfile29_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 264 'mul' 'mul_ln181_8' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 265 [1/1] (0.00ns) (grouped into DSP with root node add_ln180_4)   --->   "%sext_ln181_9 = sext i16 %mul_ln181_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 265 'sext' 'sext_ln181_9' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_6 : Operation 266 [2/3] (0.99ns) (grouped into DSP with root node add_ln180_6)   --->   "%mul_ln181_10 = mul i16 %sext_ln180_10, i16 %weight_regfile16_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 266 'mul' 'mul_ln181_10' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 267 [1/3] (0.00ns) (grouped into DSP with root node add_ln180_7)   --->   "%mul_ln181_11 = mul i16 %sext_ln180_11, i16 %weight_regfile15_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 267 'mul' 'mul_ln181_11' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 268 [1/1] (0.00ns) (grouped into DSP with root node add_ln180_7)   --->   "%sext_ln181_12 = sext i16 %mul_ln181_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 268 'sext' 'sext_ln181_12' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_6 : Operation 269 [2/3] (0.99ns) (grouped into DSP with root node add_ln180_9)   --->   "%mul_ln181_13 = mul i16 %sext_ln180_13, i16 %weight_regfile2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 269 'mul' 'mul_ln181_13' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 270 [1/3] (0.00ns) (grouped into DSP with root node add_ln180_10)   --->   "%mul_ln181_14 = mul i16 %sext_ln180_14, i16 %weight_regfile1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 270 'mul' 'mul_ln181_14' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 271 [1/1] (0.00ns) (grouped into DSP with root node add_ln180_10)   --->   "%sext_ln181_15 = sext i16 %mul_ln181_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 271 'sext' 'sext_ln181_15' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_6 : Operation 272 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_1 = add i32 %psum_2, i32 %sext_ln181_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 272 'add' 'add_ln180_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 273 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_2 = add i32 %psum_3, i32 %sext_ln181_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 273 'add' 'add_ln180_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 274 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_4 = add i32 %psum_6, i32 %sext_ln181_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 274 'add' 'add_ln180_4' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 275 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_5 = add i32 %psum_7, i32 %sext_ln181_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 275 'add' 'add_ln180_5' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 276 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_7 = add i32 %psum_10, i32 %sext_ln181_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 276 'add' 'add_ln180_7' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 277 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_8 = add i32 %psum_11, i32 %sext_ln181_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 277 'add' 'add_ln180_8' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 278 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_10 = add i32 %psum_14, i32 %sext_ln181_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 278 'add' 'add_ln180_10' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 279 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_11 = add i32 %psum_15, i32 %sext_ln180_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 279 'add' 'add_ln180_11' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 280 [2/3] (0.99ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln181 = mul i16 %weight_regfile315_load_cast_i_i, i16 %sext_ln181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 280 'mul' 'mul_ln181' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 281 [2/3] (0.99ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln181_1 = mul i16 %weight_regfile211_load_cast_i_i, i16 %sext_ln181_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 281 'mul' 'mul_ln181_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 282 [2/3] (0.99ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln181_2 = mul i16 %weight_regfile17_load_cast_i_i, i16 %sext_ln181_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 282 'mul' 'mul_ln181_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 283 [2/3] (0.99ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln181_3 = mul i16 %weight_regfile3_load_cast_i_i, i16 %sext_ln181_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 283 'mul' 'mul_ln181_3' <Predicate = (!icmp_ln128_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 284 [1/3] (0.00ns) (grouped into DSP with root node add_ln180)   --->   "%mul_ln181_4 = mul i16 %sext_ln180_4, i16 %weight_regfile314_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 284 'mul' 'mul_ln181_4' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 285 [1/1] (0.00ns) (grouped into DSP with root node add_ln180)   --->   "%sext_ln181_5 = sext i16 %mul_ln181_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 285 'sext' 'sext_ln181_5' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_7 : Operation 286 [1/3] (0.00ns) (grouped into DSP with root node add_ln180_3)   --->   "%mul_ln181_7 = mul i16 %sext_ln180_7, i16 %weight_regfile210_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 286 'mul' 'mul_ln181_7' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 287 [1/1] (0.00ns) (grouped into DSP with root node add_ln180_3)   --->   "%sext_ln181_8 = sext i16 %mul_ln181_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 287 'sext' 'sext_ln181_8' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_7 : Operation 288 [1/3] (0.00ns) (grouped into DSP with root node add_ln180_6)   --->   "%mul_ln181_10 = mul i16 %sext_ln180_10, i16 %weight_regfile16_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 288 'mul' 'mul_ln181_10' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 289 [1/1] (0.00ns) (grouped into DSP with root node add_ln180_6)   --->   "%sext_ln181_11 = sext i16 %mul_ln181_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 289 'sext' 'sext_ln181_11' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_7 : Operation 290 [1/3] (0.00ns) (grouped into DSP with root node add_ln180_9)   --->   "%mul_ln181_13 = mul i16 %sext_ln180_13, i16 %weight_regfile2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 290 'mul' 'mul_ln181_13' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 291 [1/1] (0.00ns) (grouped into DSP with root node add_ln180_9)   --->   "%sext_ln181_14 = sext i16 %mul_ln181_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 291 'sext' 'sext_ln181_14' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_7 : Operation 292 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180 = add i32 %psum_1, i32 %sext_ln181_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 292 'add' 'add_ln180' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 293 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_1 = add i32 %psum_2, i32 %sext_ln181_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 293 'add' 'add_ln180_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 294 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_3 = add i32 %psum_5, i32 %sext_ln181_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 294 'add' 'add_ln180_3' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 295 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_4 = add i32 %psum_6, i32 %sext_ln181_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 295 'add' 'add_ln180_4' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 296 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_6 = add i32 %psum_9, i32 %sext_ln181_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 296 'add' 'add_ln180_6' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 297 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_7 = add i32 %psum_10, i32 %sext_ln181_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 297 'add' 'add_ln180_7' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 298 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_9 = add i32 %psum_13, i32 %sext_ln181_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 298 'add' 'add_ln180_9' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 299 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_10 = add i32 %psum_14, i32 %sext_ln181_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 299 'add' 'add_ln180_10' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.64>
ST_8 : Operation 300 [1/3] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln181 = mul i16 %weight_regfile315_load_cast_i_i, i16 %sext_ln181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 300 'mul' 'mul_ln181' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 301 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%sext_ln180 = sext i16 %mul_ln181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 301 'sext' 'sext_ln180' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_8 : Operation 302 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i32 %psum, i32 %sext_ln180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 302 'add' 'output_reg_3_3_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 303 [1/3] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln181_1 = mul i16 %weight_regfile211_load_cast_i_i, i16 %sext_ln181_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 303 'mul' 'mul_ln181_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 304 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%sext_ln180_1 = sext i16 %mul_ln181_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 304 'sext' 'sext_ln180_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_8 : Operation 305 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i32 %psum_4, i32 %sext_ln180_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 305 'add' 'output_reg_2_3_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 306 [1/3] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln181_2 = mul i16 %weight_regfile17_load_cast_i_i, i16 %sext_ln181_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 306 'mul' 'mul_ln181_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 307 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%sext_ln180_2 = sext i16 %mul_ln181_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 307 'sext' 'sext_ln180_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_8 : Operation 308 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i32 %psum_8, i32 %sext_ln180_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 308 'add' 'output_reg_1_3_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 309 [1/3] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln181_3 = mul i16 %weight_regfile3_load_cast_i_i, i16 %sext_ln181_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 309 'mul' 'mul_ln181_3' <Predicate = (!icmp_ln128_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 310 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%sext_ln180_3 = sext i16 %mul_ln181_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 310 'sext' 'sext_ln180_3' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_8 : Operation 311 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i32 %psum_12, i32 %sext_ln180_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 311 'add' 'output_reg_0_3_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 312 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180 = add i32 %psum_1, i32 %sext_ln181_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 312 'add' 'add_ln180' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 313 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_3 = add i32 %psum_5, i32 %sext_ln181_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 313 'add' 'add_ln180_3' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 314 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_6 = add i32 %psum_9, i32 %sext_ln181_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 314 'add' 'add_ln180_6' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 315 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln180_9 = add i32 %psum_13, i32 %sext_ln181_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 315 'add' 'add_ln180_9' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 316 'br' 'br_ln0' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.80>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 317 'specpipeline' 'specpipeline_ln128' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%speclooptripcount_ln128 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 318 'speclooptripcount' 'speclooptripcount_ln128' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 319 'specloopname' 'specloopname_ln128' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_9 : Operation 320 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i32 %psum, i32 %sext_ln180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 320 'add' 'output_reg_3_3_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %output_reg_3_3_1, i32 %output_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 321 'store' 'store_ln179' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_9 : Operation 322 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i32 %psum_4, i32 %sext_ln180_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 322 'add' 'output_reg_2_3_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %output_reg_2_3_1, i32 %output_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 323 'store' 'store_ln179' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_9 : Operation 324 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i32 %psum_8, i32 %sext_ln180_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 324 'add' 'output_reg_1_3_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %output_reg_1_3_1, i32 %output_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 325 'store' 'store_ln179' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_9 : Operation 326 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i32 %psum_12, i32 %sext_ln180_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 326 'add' 'output_reg_0_3_1' <Predicate = (!icmp_ln128_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %output_reg_0_3_1, i32 %output_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 327 'store' 'store_ln179' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i32 %add_ln188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:193->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 328 'zext' 'zext_ln193' <Predicate = (and_ln188)> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%output_l1_local_3_addr_2 = getelementptr i32 %output_l1_local_3, i64, i64 %zext_ln193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:193->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 329 'getelementptr' 'output_l1_local_3_addr_2' <Predicate = (and_ln188)> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (1.15ns)   --->   "%store_ln193 = store i32 %output_reg_3_3_1, i10 %output_l1_local_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:193->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 330 'store' 'store_ln193' <Predicate = (and_ln188)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln196 = br void %.split5.1.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:196->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 331 'br' 'br_ln196' <Predicate = (and_ln188)> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln193_1 = zext i32 %add_ln188_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:193->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 332 'zext' 'zext_ln193_1' <Predicate = (and_ln188_1)> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%output_l1_local_2_addr_2 = getelementptr i32 %output_l1_local_2, i64, i64 %zext_ln193_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:193->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 333 'getelementptr' 'output_l1_local_2_addr_2' <Predicate = (and_ln188_1)> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (1.15ns)   --->   "%store_ln193 = store i32 %output_reg_2_3_1, i10 %output_l1_local_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:193->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 334 'store' 'store_ln193' <Predicate = (and_ln188_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln196 = br void %.split5.2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:196->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 335 'br' 'br_ln196' <Predicate = (and_ln188_1)> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln193_2 = zext i32 %add_ln188_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:193->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 336 'zext' 'zext_ln193_2' <Predicate = (and_ln188_2)> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%output_l1_local_1_addr_2 = getelementptr i32 %output_l1_local_1, i64, i64 %zext_ln193_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:193->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 337 'getelementptr' 'output_l1_local_1_addr_2' <Predicate = (and_ln188_2)> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (1.15ns)   --->   "%store_ln193 = store i32 %output_reg_1_3_1, i10 %output_l1_local_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:193->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 338 'store' 'store_ln193' <Predicate = (and_ln188_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln196 = br void %.split5.3.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:196->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 339 'br' 'br_ln196' <Predicate = (and_ln188_2)> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%output_l1_local_0_addr_2 = getelementptr i32 %output_l1_local_0, i64, i64 %zext_ln143_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:193->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 340 'getelementptr' 'output_l1_local_0_addr_2' <Predicate = (and_ln188_3)> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (1.15ns)   --->   "%store_ln193 = store i32 %output_reg_0_3_1, i10 %output_l1_local_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:193->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 341 'store' 'store_ln193' <Predicate = (and_ln188_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln196 = br void %.split5._crit_edge.3.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:196->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 342 'br' 'br_ln196' <Predicate = (and_ln188_3)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.60>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%store_ln178 = store i32 %psum, i32 %output_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 343 'store' 'store_ln178' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%store_ln178 = store i32 %psum_1, i32 %output_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 344 'store' 'store_ln178' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%store_ln178 = store i32 %psum_2, i32 %output_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 345 'store' 'store_ln178' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%store_ln178 = store i32 %psum_4, i32 %output_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 346 'store' 'store_ln178' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%store_ln178 = store i32 %psum_5, i32 %output_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 347 'store' 'store_ln178' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%store_ln178 = store i32 %psum_6, i32 %output_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 348 'store' 'store_ln178' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%store_ln178 = store i32 %psum_8, i32 %output_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 349 'store' 'store_ln178' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%store_ln178 = store i32 %psum_9, i32 %output_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 350 'store' 'store_ln178' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln178 = store i32 %psum_10, i32 %output_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 351 'store' 'store_ln178' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%store_ln178 = store i32 %psum_12, i32 %output_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 352 'store' 'store_ln178' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln178 = store i32 %psum_13, i32 %output_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 353 'store' 'store_ln178' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln178 = store i32 %psum_14, i32 %output_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 354 'store' 'store_ln178' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge27.i.i"   --->   Operation 355 'br' 'br_ln0' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 356 [1/1] (0.60ns)   --->   "%br_ln200 = br void %bb.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:200->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 356 'br' 'br_ln200' <Predicate = true> <Delay = 0.60>

State 11 <SV = 7> <Delay = 1.15>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%wh = phi i32, void %._crit_edge27.i.i, i32 %add_ln200, void %bb.split.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:200->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 357 'phi' 'wh' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 358 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 359 [1/1] (0.85ns)   --->   "%icmp_ln200 = icmp_eq  i32 %wh, i32 %mul_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:200->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 359 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 360 [1/1] (0.88ns)   --->   "%add_ln200 = add i32 %wh, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:200->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 360 'add' 'add_ln200' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln200, void %bb.split.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:200->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 361 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%wh_cast_i_i = zext i32 %wh" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:200->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 362 'zext' 'wh_cast_i_i' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%output_l1_local_0_addr = getelementptr i32 %output_l1_local_0, i64, i64 %wh_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 363 'getelementptr' 'output_l1_local_0_addr' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_11 : Operation 364 [2/2] (1.15ns)   --->   "%output_l1_local_0_load = load i10 %output_l1_local_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 364 'load' 'output_l1_local_0_load' <Predicate = (!icmp_ln200)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 365 [1/1] (0.00ns)   --->   "%output_l1_local_1_addr = getelementptr i32 %output_l1_local_1, i64, i64 %wh_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 365 'getelementptr' 'output_l1_local_1_addr' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_11 : Operation 366 [2/2] (1.15ns)   --->   "%output_l1_local_1_load = load i10 %output_l1_local_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 366 'load' 'output_l1_local_1_load' <Predicate = (!icmp_ln200)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 367 [1/1] (0.00ns)   --->   "%output_l1_local_2_addr = getelementptr i32 %output_l1_local_2, i64, i64 %wh_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 367 'getelementptr' 'output_l1_local_2_addr' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_11 : Operation 368 [2/2] (1.15ns)   --->   "%output_l1_local_2_load = load i10 %output_l1_local_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 368 'load' 'output_l1_local_2_load' <Predicate = (!icmp_ln200)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 369 [1/1] (0.00ns)   --->   "%output_l1_local_3_addr = getelementptr i32 %output_l1_local_3, i64, i64 %wh_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 369 'getelementptr' 'output_l1_local_3_addr' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_11 : Operation 370 [2/2] (1.15ns)   --->   "%output_l1_local_3_load = load i10 %output_l1_local_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 370 'load' 'output_l1_local_3_load' <Predicate = (!icmp_ln200)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 8> <Delay = 2.31>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%speclooptripcount_ln200 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:200->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 371 'speclooptripcount' 'speclooptripcount_ln200' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%specloopname_ln200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:200->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 372 'specloopname' 'specloopname_ln200' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_12 : Operation 373 [1/2] (1.15ns)   --->   "%output_l1_local_0_load = load i10 %output_l1_local_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 373 'load' 'output_l1_local_0_load' <Predicate = (!icmp_ln200)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 374 [1/1] (0.00ns)   --->   "%output_l1_pass_0_addr = getelementptr i32 %output_l1_pass_0, i64, i64 %wh_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 374 'getelementptr' 'output_l1_pass_0_addr' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_12 : Operation 375 [1/1] (1.15ns)   --->   "%store_ln204 = store i32 %output_l1_local_0_load, i10 %output_l1_pass_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 375 'store' 'store_ln204' <Predicate = (!icmp_ln200)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 376 [1/2] (1.15ns)   --->   "%output_l1_local_1_load = load i10 %output_l1_local_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 376 'load' 'output_l1_local_1_load' <Predicate = (!icmp_ln200)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%output_l1_pass_1_addr = getelementptr i32 %output_l1_pass_1, i64, i64 %wh_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 377 'getelementptr' 'output_l1_pass_1_addr' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_12 : Operation 378 [1/1] (1.15ns)   --->   "%store_ln204 = store i32 %output_l1_local_1_load, i10 %output_l1_pass_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 378 'store' 'store_ln204' <Predicate = (!icmp_ln200)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 379 [1/2] (1.15ns)   --->   "%output_l1_local_2_load = load i10 %output_l1_local_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 379 'load' 'output_l1_local_2_load' <Predicate = (!icmp_ln200)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%output_l1_pass_2_addr = getelementptr i32 %output_l1_pass_2, i64, i64 %wh_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 380 'getelementptr' 'output_l1_pass_2_addr' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (1.15ns)   --->   "%store_ln204 = store i32 %output_l1_local_2_load, i10 %output_l1_pass_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 381 'store' 'store_ln204' <Predicate = (!icmp_ln200)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 382 [1/2] (1.15ns)   --->   "%output_l1_local_3_load = load i10 %output_l1_local_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 382 'load' 'output_l1_local_3_load' <Predicate = (!icmp_ln200)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 383 [1/1] (0.00ns)   --->   "%output_l1_pass_3_addr = getelementptr i32 %output_l1_pass_3, i64, i64 %wh_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 383 'getelementptr' 'output_l1_pass_3_addr' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_12 : Operation 384 [1/1] (1.15ns)   --->   "%store_ln204 = store i32 %output_l1_local_3_load, i10 %output_l1_pass_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 384 'store' 'store_ln204' <Predicate = (!icmp_ln200)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i.i"   --->   Operation 385 'br' 'br_ln0' <Predicate = (!icmp_ln200)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 0.00>
ST_13 : Operation 386 [1/1] (0.00ns)   --->   "%ret_ln365 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 386 'ret' 'ret_ln365' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_l1buf_018]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1buf_119]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1buf_220]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1buf_321]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_l1_local_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ output_l1_local_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ output_l1_local_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ output_l1_local_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1                        (read             ) [ 00000000000000]
p_read_2                        (read             ) [ 00000000000000]
p_read_3                        (read             ) [ 00000000000000]
p_read_4                        (read             ) [ 00000000000000]
p_read_5                        (read             ) [ 00000000000000]
p_read_6                        (read             ) [ 00000000000000]
p_read_7                        (read             ) [ 00000000000000]
p_read_8                        (read             ) [ 00000000000000]
p_read_9                        (read             ) [ 00000000000000]
p_read_10                       (read             ) [ 00000000000000]
p_read_11                       (read             ) [ 00000000000000]
p_read_12                       (read             ) [ 00000000000000]
p_read_13                       (read             ) [ 00000000000000]
p_read_14                       (read             ) [ 00000000000000]
p_read_15                       (read             ) [ 00000000000000]
p_read_16                       (read             ) [ 00000000000000]
output_reg_0_0                  (alloca           ) [ 00111111111000]
output_reg_0_1                  (alloca           ) [ 00111111111000]
output_reg_0_2                  (alloca           ) [ 00111111111000]
output_reg_0_3                  (alloca           ) [ 00111111110000]
output_reg_1_0                  (alloca           ) [ 00111111111000]
output_reg_1_1                  (alloca           ) [ 00111111111000]
output_reg_1_2                  (alloca           ) [ 00111111111000]
output_reg_1_3                  (alloca           ) [ 00111111110000]
output_reg_2_0                  (alloca           ) [ 00111111111000]
output_reg_2_1                  (alloca           ) [ 00111111111000]
output_reg_2_2                  (alloca           ) [ 00111111111000]
output_reg_2_3                  (alloca           ) [ 00111111110000]
output_reg_3_0                  (alloca           ) [ 00111111111000]
output_reg_3_1                  (alloca           ) [ 00111111111000]
output_reg_3_2                  (alloca           ) [ 00111111111000]
output_reg_3_3                  (alloca           ) [ 00111111110000]
specinterface_ln0               (specinterface    ) [ 00000000000000]
specinterface_ln0               (specinterface    ) [ 00000000000000]
specinterface_ln0               (specinterface    ) [ 00000000000000]
s_read                          (read             ) [ 00000000000000]
r_read                          (read             ) [ 00000000000000]
tmp                             (read             ) [ 00000000000000]
mul_ln286                       (mul              ) [ 00111111111110]
add_ln286                       (add              ) [ 00111111110000]
or_ln365                        (or               ) [ 00000000000000]
icmp_ln365                      (icmp             ) [ 00111111110000]
icmp_ln128                      (icmp             ) [ 01111111111000]
br_ln128                        (br               ) [ 00000000000000]
empty_28                        (alloca           ) [ 00111111110000]
empty_29                        (alloca           ) [ 00111111110000]
empty_30                        (alloca           ) [ 00111111110000]
empty_31                        (alloca           ) [ 00111111110000]
empty_32                        (alloca           ) [ 00111111110000]
empty_33                        (alloca           ) [ 00111111110000]
empty_34                        (alloca           ) [ 00111111110000]
empty_35                        (alloca           ) [ 00111111110000]
empty_36                        (alloca           ) [ 00111111110000]
empty_37                        (alloca           ) [ 00111111110000]
empty_38                        (alloca           ) [ 00111111110000]
empty_39                        (alloca           ) [ 00111111110000]
weight_regfile315_load_cast_i_i (sext             ) [ 00111111110000]
weight_regfile314_load_cast_i_i (sext             ) [ 00111111110000]
weight_regfile313_load_cast_i_i (sext             ) [ 00111111110000]
weight_regfile312_load_cast_i_i (sext             ) [ 00111111110000]
weight_regfile211_load_cast_i_i (sext             ) [ 00111111110000]
weight_regfile210_load_cast_i_i (sext             ) [ 00111111110000]
weight_regfile29_load_cast_i_i  (sext             ) [ 00111111110000]
weight_regfile28_load_cast_i_i  (sext             ) [ 00111111110000]
weight_regfile17_load_cast_i_i  (sext             ) [ 00111111110000]
weight_regfile16_load_cast_i_i  (sext             ) [ 00111111110000]
weight_regfile15_load_cast_i_i  (sext             ) [ 00111111110000]
weight_regfile14_load_cast_i_i  (sext             ) [ 00111111110000]
weight_regfile3_load_cast_i_i   (sext             ) [ 00111111110000]
weight_regfile2_load_cast_i_i   (sext             ) [ 00111111110000]
weight_regfile1_load_cast_i_i   (sext             ) [ 00111111110000]
weight_regfile_load_cast_i_i    (sext             ) [ 00111111110000]
br_ln128                        (br               ) [ 01111111110000]
i                               (phi              ) [ 00111100010000]
icmp_ln128_1                    (icmp             ) [ 00111111110000]
add_ln128                       (add              ) [ 01111111110000]
br_ln128                        (br               ) [ 00000000000000]
zext_ln143                      (zext             ) [ 00111000000000]
data_l1buf_018_addr             (getelementptr    ) [ 00110000000000]
p_load164                       (load             ) [ 00000000000000]
p_load160                       (load             ) [ 00000000000000]
p_load153                       (load             ) [ 00000000000000]
store_ln128                     (store            ) [ 00000000000000]
store_ln128                     (store            ) [ 00000000000000]
p_load                          (load             ) [ 00000000000000]
trunc_ln143                     (trunc            ) [ 00101000000000]
data_l1buf_018_load             (load             ) [ 00000000000000]
add_ln140                       (add              ) [ 00000000000000]
zext_ln143_1                    (zext             ) [ 00101000000000]
data_l1buf_119_addr             (getelementptr    ) [ 00101000000000]
store_ln188                     (store            ) [ 00000000000000]
sext_ln180_6                    (sext             ) [ 00101100000000]
sext_ln180_9                    (sext             ) [ 00101100000000]
sext_ln180_12                   (sext             ) [ 00101100000000]
sext_ln181_4                    (sext             ) [ 00101100000000]
p_load165                       (load             ) [ 00000000000000]
p_load161                       (load             ) [ 00000000000000]
p_load155                       (load             ) [ 00000000000000]
store_ln128                     (store            ) [ 00000000000000]
store_ln128                     (store            ) [ 00000000000000]
p_load154                       (load             ) [ 00000000000000]
icmp_ln142                      (icmp             ) [ 00000000000000]
data_l1buf_119_load             (load             ) [ 00000000000000]
select_ln142                    (select           ) [ 00000000000000]
add_ln140_2                     (add              ) [ 00000000000000]
zext_ln143_2                    (zext             ) [ 00000000000000]
data_l1buf_220_addr             (getelementptr    ) [ 00100100000000]
add_ln140_4                     (add              ) [ 00000000000000]
zext_ln143_3                    (zext             ) [ 00100111110000]
output_l1_local_3_addr_1        (getelementptr    ) [ 00100100000000]
output_l1_local_2_addr_1        (getelementptr    ) [ 00100100000000]
output_l1_local_1_addr_1        (getelementptr    ) [ 00100100000000]
output_l1_local_0_addr_1        (getelementptr    ) [ 00100100000000]
store_ln188                     (store            ) [ 00000000000000]
icmp_ln188_3                    (icmp             ) [ 00100100000000]
sext_ln180_5                    (sext             ) [ 00100110000000]
sext_ln180_8                    (sext             ) [ 00100110000000]
sext_ln180_11                   (sext             ) [ 00100110000000]
sext_ln180_14                   (sext             ) [ 00100110000000]
p_load166                       (load             ) [ 00000000000000]
p_load162                       (load             ) [ 00000000000000]
p_load157                       (load             ) [ 00000000000000]
store_ln128                     (store            ) [ 00000000000000]
store_ln128                     (store            ) [ 00000000000000]
p_load156                       (load             ) [ 00000000000000]
zext_ln128                      (zext             ) [ 00000000000000]
add_ln140_1                     (add              ) [ 00000000000000]
tmp_3                           (bitselect        ) [ 00000000000000]
data_l1buf_220_load             (load             ) [ 00000000000000]
select_ln142_1                  (select           ) [ 00000000000000]
add_ln140_3                     (add              ) [ 00000000000000]
tmp_4                           (bitselect        ) [ 00100010000000]
xor_ln142                       (xor              ) [ 00000000000000]
data_l1buf_321_addr             (getelementptr    ) [ 00100010000000]
tmp_5                           (bitselect        ) [ 00000000000000]
or_ln152                        (or               ) [ 00000000000000]
output_l1_local_3_load_1        (load             ) [ 00000000000000]
psum_3                          (select           ) [ 00100010000000]
tmp_6                           (bitselect        ) [ 00000000000000]
or_ln152_1                      (or               ) [ 00000000000000]
output_l1_local_2_load_1        (load             ) [ 00000000000000]
psum_7                          (select           ) [ 00100010000000]
add_ln150                       (add              ) [ 00000000000000]
tmp_7                           (bitselect        ) [ 00000000000000]
or_ln152_2                      (or               ) [ 00000000000000]
output_l1_local_1_load_1        (load             ) [ 00000000000000]
psum_11                         (select           ) [ 00100010000000]
output_l1_local_0_load_1        (load             ) [ 00000000000000]
psum_15                         (select           ) [ 00100010000000]
add_ln187                       (add              ) [ 00000000000000]
tmp_8                           (bitselect        ) [ 00000000000000]
xor_ln187                       (xor              ) [ 00000000000000]
add_ln188                       (add              ) [ 00100011110000]
icmp_ln188                      (icmp             ) [ 00000000000000]
and_ln188                       (and              ) [ 00100011110000]
store_ln188                     (store            ) [ 00000000000000]
br_ln188                        (br               ) [ 00000000000000]
add_ln187_1                     (add              ) [ 00000000000000]
tmp_9                           (bitselect        ) [ 00000000000000]
xor_ln187_1                     (xor              ) [ 00000000000000]
add_ln188_1                     (add              ) [ 00100011110000]
icmp_ln188_1                    (icmp             ) [ 00000000000000]
and_ln188_1                     (and              ) [ 00100011110000]
br_ln188                        (br               ) [ 00000000000000]
add_ln187_2                     (add              ) [ 00000000000000]
tmp_10                          (bitselect        ) [ 00000000000000]
xor_ln187_2                     (xor              ) [ 00000000000000]
add_ln188_2                     (add              ) [ 00100011110000]
icmp_ln188_2                    (icmp             ) [ 00000000000000]
and_ln188_2                     (and              ) [ 00100011110000]
br_ln188                        (br               ) [ 00000000000000]
and_ln188_3                     (and              ) [ 00100011110000]
br_ln188                        (br               ) [ 00000000000000]
sext_ln180_4                    (sext             ) [ 00100011000000]
sext_ln180_7                    (sext             ) [ 00100011000000]
sext_ln180_10                   (sext             ) [ 00100011000000]
sext_ln180_13                   (sext             ) [ 00100011000000]
mul_ln181_6                     (mul              ) [ 00000000000000]
sext_ln181_7                    (sext             ) [ 00100010000000]
mul_ln181_9                     (mul              ) [ 00000000000000]
sext_ln181_10                   (sext             ) [ 00100010000000]
mul_ln181_12                    (mul              ) [ 00000000000000]
sext_ln181_13                   (sext             ) [ 00100010000000]
mul_ln181_15                    (mul              ) [ 00000000000000]
sext_ln180_15                   (sext             ) [ 00100010000000]
psum_14                         (phi              ) [ 00111111011000]
psum_13                         (phi              ) [ 00111111111000]
psum_12                         (phi              ) [ 00111111111000]
psum_10                         (phi              ) [ 00111111011000]
psum_9                          (phi              ) [ 00111111111000]
psum_8                          (phi              ) [ 00111111111000]
psum_6                          (phi              ) [ 00111111011000]
psum_5                          (phi              ) [ 00111111111000]
psum_4                          (phi              ) [ 00111111111000]
psum_2                          (phi              ) [ 00111111011000]
psum_1                          (phi              ) [ 00111111111000]
psum                            (phi              ) [ 00111111111000]
p_load167                       (load             ) [ 00000000000000]
p_load163                       (load             ) [ 00000000000000]
p_load159                       (load             ) [ 00000000000000]
store_ln128                     (store            ) [ 00000000000000]
store_ln128                     (store            ) [ 00000000000000]
p_load158                       (load             ) [ 00000000000000]
data_l1buf_321_load             (load             ) [ 00000000000000]
select_ln142_2                  (select           ) [ 00000000000000]
sext_ln181                      (sext             ) [ 00100001100000]
sext_ln181_1                    (sext             ) [ 00100001100000]
sext_ln181_2                    (sext             ) [ 00100001100000]
sext_ln181_3                    (sext             ) [ 00100001100000]
store_ln188                     (store            ) [ 00000000000000]
mul_ln181_5                     (mul              ) [ 00000000000000]
sext_ln181_6                    (sext             ) [ 00100001000000]
mul_ln181_8                     (mul              ) [ 00000000000000]
sext_ln181_9                    (sext             ) [ 00100001000000]
mul_ln181_11                    (mul              ) [ 00000000000000]
sext_ln181_12                   (sext             ) [ 00100001000000]
mul_ln181_14                    (mul              ) [ 00000000000000]
sext_ln181_15                   (sext             ) [ 00100001000000]
add_ln180_2                     (add              ) [ 01111111110000]
add_ln180_5                     (add              ) [ 01111111110000]
add_ln180_8                     (add              ) [ 01111111110000]
add_ln180_11                    (add              ) [ 01111111110000]
mul_ln181_4                     (mul              ) [ 00000000000000]
sext_ln181_5                    (sext             ) [ 00100000100000]
mul_ln181_7                     (mul              ) [ 00000000000000]
sext_ln181_8                    (sext             ) [ 00100000100000]
mul_ln181_10                    (mul              ) [ 00000000000000]
sext_ln181_11                   (sext             ) [ 00100000100000]
mul_ln181_13                    (mul              ) [ 00000000000000]
sext_ln181_14                   (sext             ) [ 00100000100000]
add_ln180_1                     (add              ) [ 01111110110000]
add_ln180_4                     (add              ) [ 01111110110000]
add_ln180_7                     (add              ) [ 01111110110000]
add_ln180_10                    (add              ) [ 01111110110000]
mul_ln181                       (mul              ) [ 00000000000000]
sext_ln180                      (sext             ) [ 00100000010000]
mul_ln181_1                     (mul              ) [ 00000000000000]
sext_ln180_1                    (sext             ) [ 00100000010000]
mul_ln181_2                     (mul              ) [ 00000000000000]
sext_ln180_2                    (sext             ) [ 00100000010000]
mul_ln181_3                     (mul              ) [ 00000000000000]
sext_ln180_3                    (sext             ) [ 00100000010000]
add_ln180                       (add              ) [ 01111111110000]
add_ln180_3                     (add              ) [ 01111111110000]
add_ln180_6                     (add              ) [ 01111111110000]
add_ln180_9                     (add              ) [ 01111111110000]
br_ln0                          (br               ) [ 01111111110000]
specpipeline_ln128              (specpipeline     ) [ 00000000000000]
speclooptripcount_ln128         (speclooptripcount) [ 00000000000000]
specloopname_ln128              (specloopname     ) [ 00000000000000]
output_reg_3_3_1                (add              ) [ 00000000000000]
store_ln179                     (store            ) [ 00000000000000]
output_reg_2_3_1                (add              ) [ 00000000000000]
store_ln179                     (store            ) [ 00000000000000]
output_reg_1_3_1                (add              ) [ 00000000000000]
store_ln179                     (store            ) [ 00000000000000]
output_reg_0_3_1                (add              ) [ 00000000000000]
store_ln179                     (store            ) [ 00000000000000]
zext_ln193                      (zext             ) [ 00000000000000]
output_l1_local_3_addr_2        (getelementptr    ) [ 00000000000000]
store_ln193                     (store            ) [ 00000000000000]
br_ln196                        (br               ) [ 00000000000000]
zext_ln193_1                    (zext             ) [ 00000000000000]
output_l1_local_2_addr_2        (getelementptr    ) [ 00000000000000]
store_ln193                     (store            ) [ 00000000000000]
br_ln196                        (br               ) [ 00000000000000]
zext_ln193_2                    (zext             ) [ 00000000000000]
output_l1_local_1_addr_2        (getelementptr    ) [ 00000000000000]
store_ln193                     (store            ) [ 00000000000000]
br_ln196                        (br               ) [ 00000000000000]
output_l1_local_0_addr_2        (getelementptr    ) [ 00000000000000]
store_ln193                     (store            ) [ 00000000000000]
br_ln196                        (br               ) [ 00000000000000]
store_ln178                     (store            ) [ 00000000000000]
store_ln178                     (store            ) [ 00000000000000]
store_ln178                     (store            ) [ 00000000000000]
store_ln178                     (store            ) [ 00000000000000]
store_ln178                     (store            ) [ 00000000000000]
store_ln178                     (store            ) [ 00000000000000]
store_ln178                     (store            ) [ 00000000000000]
store_ln178                     (store            ) [ 00000000000000]
store_ln178                     (store            ) [ 00000000000000]
store_ln178                     (store            ) [ 00000000000000]
store_ln178                     (store            ) [ 00000000000000]
store_ln178                     (store            ) [ 00000000000000]
br_ln0                          (br               ) [ 00000000000000]
br_ln200                        (br               ) [ 00000000001110]
wh                              (phi              ) [ 00000000000100]
specpipeline_ln0                (specpipeline     ) [ 00000000000000]
icmp_ln200                      (icmp             ) [ 00000000000110]
add_ln200                       (add              ) [ 00000000001110]
br_ln200                        (br               ) [ 00000000000000]
wh_cast_i_i                     (zext             ) [ 00000000000110]
output_l1_local_0_addr          (getelementptr    ) [ 00000000000110]
output_l1_local_1_addr          (getelementptr    ) [ 00000000000110]
output_l1_local_2_addr          (getelementptr    ) [ 00000000000110]
output_l1_local_3_addr          (getelementptr    ) [ 00000000000110]
speclooptripcount_ln200         (speclooptripcount) [ 00000000000000]
specloopname_ln200              (specloopname     ) [ 00000000000000]
output_l1_local_0_load          (load             ) [ 00000000000000]
output_l1_pass_0_addr           (getelementptr    ) [ 00000000000000]
store_ln204                     (store            ) [ 00000000000000]
output_l1_local_1_load          (load             ) [ 00000000000000]
output_l1_pass_1_addr           (getelementptr    ) [ 00000000000000]
store_ln204                     (store            ) [ 00000000000000]
output_l1_local_2_load          (load             ) [ 00000000000000]
output_l1_pass_2_addr           (getelementptr    ) [ 00000000000000]
store_ln204                     (store            ) [ 00000000000000]
output_l1_local_3_load          (load             ) [ 00000000000000]
output_l1_pass_3_addr           (getelementptr    ) [ 00000000000000]
store_ln204                     (store            ) [ 00000000000000]
br_ln0                          (br               ) [ 00000000001110]
ret_ln365                       (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_l1buf_018">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_018"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_l1buf_119">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_119"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_l1buf_220">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_220"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_l1buf_321">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_321"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_l1_pass_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l1_pass_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l1_pass_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_l1_pass_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="empty">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="s">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="r">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="output_l1_local_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="output_l1_local_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="output_l1_local_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="output_l1_local_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="output_reg_0_0_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="output_reg_0_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="output_reg_0_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="output_reg_0_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="output_reg_1_0_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="output_reg_1_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="output_reg_1_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="output_reg_1_3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_3/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="output_reg_2_0_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="output_reg_2_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="output_reg_2_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="output_reg_2_3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_3/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="output_reg_3_0_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="output_reg_3_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="output_reg_3_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="output_reg_3_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_3/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="empty_28_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="empty_29_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_29/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="empty_30_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="empty_31_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_31/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="empty_32_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="empty_33_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_33/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="empty_34_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_34/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="empty_35_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_35/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="empty_36_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_36/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_37_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_37/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="empty_38_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_38/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="empty_39_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_39/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_read_1_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_read_2_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_read_3_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_read_4_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_read_5_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_read_6_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_read_7_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_read_8_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_read_9_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_read_10_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_read_11_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_read_12_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_read_13_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_read_14_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_read_15_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_read_16_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="s_read_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="r_read_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="data_l1buf_018_addr_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_018_addr/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1buf_018_load/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="data_l1buf_119_addr_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="10" slack="0"/>
<pin id="383" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_119_addr/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1buf_119_load/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="data_l1buf_220_addr_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="10" slack="0"/>
<pin id="396" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_220_addr/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="9" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1buf_220_load/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="output_l1_local_3_addr_1_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="32" slack="0"/>
<pin id="409" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_3_addr_1/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="0" slack="0"/>
<pin id="417" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="418" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="419" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="32" slack="0"/>
<pin id="420" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="output_l1_local_3_load_1/4 store_ln193/9 output_l1_local_3_load/11 "/>
</bind>
</comp>

<comp id="422" class="1004" name="output_l1_local_2_addr_1_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="10" slack="0"/>
<pin id="426" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_2_addr_1/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="0" index="2" bw="0" slack="0"/>
<pin id="434" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="435" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="32" slack="0"/>
<pin id="437" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="output_l1_local_2_load_1/4 store_ln193/9 output_l1_local_2_load/11 "/>
</bind>
</comp>

<comp id="439" class="1004" name="output_l1_local_1_addr_1_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="10" slack="1"/>
<pin id="443" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_1_addr_1/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_access_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="0" index="2" bw="0" slack="0"/>
<pin id="451" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="452" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="453" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="3" bw="32" slack="0"/>
<pin id="454" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="output_l1_local_1_load_1/4 store_ln193/9 output_l1_local_1_load/11 "/>
</bind>
</comp>

<comp id="456" class="1004" name="output_l1_local_0_addr_1_gep_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="32" slack="2"/>
<pin id="460" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_0_addr_1/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_access_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="0" slack="0"/>
<pin id="468" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="469" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="470" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="3" bw="32" slack="0"/>
<pin id="471" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="output_l1_local_0_load_1/4 store_ln193/9 output_l1_local_0_load/11 "/>
</bind>
</comp>

<comp id="473" class="1004" name="data_l1buf_321_addr_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="32" slack="1"/>
<pin id="477" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_321_addr/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_access_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1buf_321_load/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="output_l1_local_3_addr_2_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="32" slack="0"/>
<pin id="490" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_3_addr_2/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="output_l1_local_2_addr_2_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="32" slack="0"/>
<pin id="498" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_2_addr_2/9 "/>
</bind>
</comp>

<comp id="502" class="1004" name="output_l1_local_1_addr_2_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="32" slack="0"/>
<pin id="506" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_1_addr_2/9 "/>
</bind>
</comp>

<comp id="510" class="1004" name="output_l1_local_0_addr_2_gep_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="32" slack="5"/>
<pin id="514" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_0_addr_2/9 "/>
</bind>
</comp>

<comp id="518" class="1004" name="output_l1_local_0_addr_gep_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="0" index="2" bw="32" slack="0"/>
<pin id="522" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_0_addr/11 "/>
</bind>
</comp>

<comp id="526" class="1004" name="output_l1_local_1_addr_gep_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="32" slack="0"/>
<pin id="530" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_1_addr/11 "/>
</bind>
</comp>

<comp id="534" class="1004" name="output_l1_local_2_addr_gep_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="0" index="2" bw="32" slack="0"/>
<pin id="538" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_2_addr/11 "/>
</bind>
</comp>

<comp id="542" class="1004" name="output_l1_local_3_addr_gep_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="0" index="2" bw="32" slack="0"/>
<pin id="546" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_3_addr/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="output_l1_pass_0_addr_gep_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="32" slack="1"/>
<pin id="554" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_0_addr/12 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln204_access_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="561" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/12 "/>
</bind>
</comp>

<comp id="564" class="1004" name="output_l1_pass_1_addr_gep_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="32" slack="1"/>
<pin id="568" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_1_addr/12 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln204_access_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="575" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/12 "/>
</bind>
</comp>

<comp id="578" class="1004" name="output_l1_pass_2_addr_gep_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="32" slack="1"/>
<pin id="582" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_2_addr/12 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln204_access_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="589" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/12 "/>
</bind>
</comp>

<comp id="592" class="1004" name="output_l1_pass_3_addr_gep_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="0" index="2" bw="32" slack="1"/>
<pin id="596" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_3_addr/12 "/>
</bind>
</comp>

<comp id="599" class="1004" name="store_ln204_access_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="10" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="0"/>
<pin id="602" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="603" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/12 "/>
</bind>
</comp>

<comp id="606" class="1005" name="i_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="610" class="1004" name="i_phi_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="613" dir="0" index="2" bw="1" slack="1"/>
<pin id="614" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="615" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="618" class="1005" name="psum_14_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_14 (phireg) "/>
</bind>
</comp>

<comp id="622" class="1004" name="psum_14_phi_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="625" dir="0" index="2" bw="1" slack="5"/>
<pin id="626" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_14/6 "/>
</bind>
</comp>

<comp id="630" class="1005" name="psum_13_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_13 (phireg) "/>
</bind>
</comp>

<comp id="634" class="1004" name="psum_13_phi_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="637" dir="0" index="2" bw="1" slack="5"/>
<pin id="638" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="639" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_13/6 "/>
</bind>
</comp>

<comp id="642" class="1005" name="psum_12_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_12 (phireg) "/>
</bind>
</comp>

<comp id="646" class="1004" name="psum_12_phi_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="649" dir="0" index="2" bw="1" slack="5"/>
<pin id="650" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="651" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_12/6 "/>
</bind>
</comp>

<comp id="654" class="1005" name="psum_10_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_10 (phireg) "/>
</bind>
</comp>

<comp id="658" class="1004" name="psum_10_phi_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="661" dir="0" index="2" bw="1" slack="5"/>
<pin id="662" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="663" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_10/6 "/>
</bind>
</comp>

<comp id="666" class="1005" name="psum_9_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_9 (phireg) "/>
</bind>
</comp>

<comp id="670" class="1004" name="psum_9_phi_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="673" dir="0" index="2" bw="1" slack="5"/>
<pin id="674" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="675" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_9/6 "/>
</bind>
</comp>

<comp id="678" class="1005" name="psum_8_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_8 (phireg) "/>
</bind>
</comp>

<comp id="682" class="1004" name="psum_8_phi_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="685" dir="0" index="2" bw="1" slack="5"/>
<pin id="686" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="687" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_8/6 "/>
</bind>
</comp>

<comp id="690" class="1005" name="psum_6_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_6 (phireg) "/>
</bind>
</comp>

<comp id="694" class="1004" name="psum_6_phi_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="697" dir="0" index="2" bw="1" slack="5"/>
<pin id="698" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="699" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_6/6 "/>
</bind>
</comp>

<comp id="702" class="1005" name="psum_5_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_5 (phireg) "/>
</bind>
</comp>

<comp id="706" class="1004" name="psum_5_phi_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="709" dir="0" index="2" bw="1" slack="5"/>
<pin id="710" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="711" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_5/6 "/>
</bind>
</comp>

<comp id="714" class="1005" name="psum_4_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_4 (phireg) "/>
</bind>
</comp>

<comp id="718" class="1004" name="psum_4_phi_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="721" dir="0" index="2" bw="1" slack="5"/>
<pin id="722" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="723" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_4/6 "/>
</bind>
</comp>

<comp id="726" class="1005" name="psum_2_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_2 (phireg) "/>
</bind>
</comp>

<comp id="730" class="1004" name="psum_2_phi_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="733" dir="0" index="2" bw="1" slack="5"/>
<pin id="734" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="735" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_2/6 "/>
</bind>
</comp>

<comp id="738" class="1005" name="psum_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_1 (phireg) "/>
</bind>
</comp>

<comp id="742" class="1004" name="psum_1_phi_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="745" dir="0" index="2" bw="1" slack="5"/>
<pin id="746" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="747" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_1/6 "/>
</bind>
</comp>

<comp id="750" class="1005" name="psum_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum (phireg) "/>
</bind>
</comp>

<comp id="754" class="1004" name="psum_phi_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="757" dir="0" index="2" bw="1" slack="5"/>
<pin id="758" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="759" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum/6 "/>
</bind>
</comp>

<comp id="762" class="1005" name="wh_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wh (phireg) "/>
</bind>
</comp>

<comp id="766" class="1004" name="wh_phi_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="769" dir="0" index="2" bw="32" slack="0"/>
<pin id="770" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="771" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wh/11 "/>
</bind>
</comp>

<comp id="773" class="1004" name="mul_ln286_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln286/1 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln286_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="4" slack="0"/>
<pin id="782" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln286/1 "/>
</bind>
</comp>

<comp id="785" class="1004" name="or_ln365_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln365/1 "/>
</bind>
</comp>

<comp id="791" class="1004" name="icmp_ln365_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln365/1 "/>
</bind>
</comp>

<comp id="797" class="1004" name="icmp_ln128_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/1 "/>
</bind>
</comp>

<comp id="803" class="1004" name="weight_regfile315_load_cast_i_i_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile315_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="807" class="1004" name="weight_regfile314_load_cast_i_i_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile314_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="811" class="1004" name="weight_regfile313_load_cast_i_i_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile313_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="815" class="1004" name="weight_regfile312_load_cast_i_i_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="0"/>
<pin id="817" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile312_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="819" class="1004" name="weight_regfile211_load_cast_i_i_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="0"/>
<pin id="821" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile211_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="823" class="1004" name="weight_regfile210_load_cast_i_i_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="0"/>
<pin id="825" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile210_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="827" class="1004" name="weight_regfile29_load_cast_i_i_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="0"/>
<pin id="829" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile29_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="831" class="1004" name="weight_regfile28_load_cast_i_i_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile28_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="835" class="1004" name="weight_regfile17_load_cast_i_i_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="0"/>
<pin id="837" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile17_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="839" class="1004" name="weight_regfile16_load_cast_i_i_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile16_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="843" class="1004" name="weight_regfile15_load_cast_i_i_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile15_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="847" class="1004" name="weight_regfile14_load_cast_i_i_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile14_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="851" class="1004" name="weight_regfile3_load_cast_i_i_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="0"/>
<pin id="853" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile3_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="855" class="1004" name="weight_regfile2_load_cast_i_i_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile2_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="859" class="1004" name="weight_regfile1_load_cast_i_i_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile1_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="863" class="1004" name="weight_regfile_load_cast_i_i_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="867" class="1004" name="icmp_ln128_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="0" index="1" bw="32" slack="1"/>
<pin id="870" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128_1/2 "/>
</bind>
</comp>

<comp id="872" class="1004" name="add_ln128_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/2 "/>
</bind>
</comp>

<comp id="878" class="1004" name="zext_ln143_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143/2 "/>
</bind>
</comp>

<comp id="883" class="1004" name="p_load164_load_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="2"/>
<pin id="885" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load164/3 "/>
</bind>
</comp>

<comp id="886" class="1004" name="p_load160_load_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="2"/>
<pin id="888" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load160/3 "/>
</bind>
</comp>

<comp id="889" class="1004" name="p_load153_load_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="2"/>
<pin id="891" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load153/3 "/>
</bind>
</comp>

<comp id="892" class="1004" name="store_ln128_store_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="0"/>
<pin id="894" dir="0" index="1" bw="8" slack="2"/>
<pin id="895" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/3 "/>
</bind>
</comp>

<comp id="897" class="1004" name="store_ln128_store_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="0"/>
<pin id="899" dir="0" index="1" bw="8" slack="2"/>
<pin id="900" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/3 "/>
</bind>
</comp>

<comp id="902" class="1004" name="p_load_load_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="2"/>
<pin id="904" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="905" class="1004" name="trunc_ln143_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln143/3 "/>
</bind>
</comp>

<comp id="909" class="1004" name="add_ln140_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="10" slack="0"/>
<pin id="912" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/3 "/>
</bind>
</comp>

<comp id="915" class="1004" name="zext_ln143_1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="10" slack="0"/>
<pin id="917" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_1/3 "/>
</bind>
</comp>

<comp id="920" class="1004" name="store_ln188_store_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="0"/>
<pin id="922" dir="0" index="1" bw="8" slack="2"/>
<pin id="923" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/3 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sext_ln180_6_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="0"/>
<pin id="927" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_6/3 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sext_ln180_9_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="0"/>
<pin id="931" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_9/3 "/>
</bind>
</comp>

<comp id="933" class="1004" name="sext_ln180_12_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="0"/>
<pin id="935" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_12/3 "/>
</bind>
</comp>

<comp id="937" class="1004" name="sext_ln181_4_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="0"/>
<pin id="939" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_4/3 "/>
</bind>
</comp>

<comp id="941" class="1004" name="p_load165_load_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="3"/>
<pin id="943" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load165/4 "/>
</bind>
</comp>

<comp id="944" class="1004" name="p_load161_load_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="3"/>
<pin id="946" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load161/4 "/>
</bind>
</comp>

<comp id="947" class="1004" name="p_load155_load_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="3"/>
<pin id="949" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load155/4 "/>
</bind>
</comp>

<comp id="950" class="1004" name="store_ln128_store_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="0"/>
<pin id="952" dir="0" index="1" bw="8" slack="3"/>
<pin id="953" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/4 "/>
</bind>
</comp>

<comp id="955" class="1004" name="store_ln128_store_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="0" index="1" bw="8" slack="3"/>
<pin id="958" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/4 "/>
</bind>
</comp>

<comp id="960" class="1004" name="p_load154_load_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="3"/>
<pin id="962" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load154/4 "/>
</bind>
</comp>

<comp id="963" class="1004" name="icmp_ln142_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="2"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/4 "/>
</bind>
</comp>

<comp id="969" class="1004" name="select_ln142_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="1" slack="0"/>
<pin id="972" dir="0" index="2" bw="8" slack="0"/>
<pin id="973" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln142/4 "/>
</bind>
</comp>

<comp id="977" class="1004" name="add_ln140_2_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="2" slack="0"/>
<pin id="979" dir="0" index="1" bw="10" slack="1"/>
<pin id="980" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_2/4 "/>
</bind>
</comp>

<comp id="982" class="1004" name="zext_ln143_2_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="10" slack="0"/>
<pin id="984" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_2/4 "/>
</bind>
</comp>

<comp id="988" class="1004" name="add_ln140_4_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="3" slack="0"/>
<pin id="990" dir="0" index="1" bw="32" slack="2"/>
<pin id="991" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_4/4 "/>
</bind>
</comp>

<comp id="994" class="1004" name="zext_ln143_3_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="0"/>
<pin id="996" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_3/4 "/>
</bind>
</comp>

<comp id="999" class="1004" name="store_ln188_store_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="0"/>
<pin id="1001" dir="0" index="1" bw="8" slack="3"/>
<pin id="1002" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/4 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="icmp_ln188_3_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="0"/>
<pin id="1006" dir="0" index="1" bw="32" slack="3"/>
<pin id="1007" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188_3/4 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="sext_ln180_5_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="0"/>
<pin id="1011" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_5/4 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="sext_ln180_8_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="0"/>
<pin id="1015" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_8/4 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="sext_ln180_11_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="0"/>
<pin id="1019" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_11/4 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="sext_ln180_14_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="8" slack="0"/>
<pin id="1023" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_14/4 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="p_load166_load_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="4"/>
<pin id="1027" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load166/5 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="p_load162_load_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="4"/>
<pin id="1030" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load162/5 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="p_load157_load_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="8" slack="4"/>
<pin id="1033" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load157/5 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="store_ln128_store_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="0"/>
<pin id="1036" dir="0" index="1" bw="8" slack="4"/>
<pin id="1037" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/5 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="store_ln128_store_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="0"/>
<pin id="1041" dir="0" index="1" bw="8" slack="4"/>
<pin id="1042" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/5 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="p_load156_load_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="4"/>
<pin id="1046" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load156/5 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="zext_ln128_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="3"/>
<pin id="1049" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/5 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="add_ln140_1_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="2" slack="0"/>
<pin id="1053" dir="0" index="1" bw="32" slack="0"/>
<pin id="1054" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_1/5 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_3_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="33" slack="0"/>
<pin id="1060" dir="0" index="2" bw="7" slack="0"/>
<pin id="1061" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="select_ln142_1_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="1" slack="0"/>
<pin id="1068" dir="0" index="2" bw="8" slack="0"/>
<pin id="1069" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln142_1/5 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="add_ln140_3_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="3" slack="0"/>
<pin id="1075" dir="0" index="1" bw="32" slack="0"/>
<pin id="1076" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_3/5 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_4_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="0"/>
<pin id="1081" dir="0" index="1" bw="33" slack="0"/>
<pin id="1082" dir="0" index="2" bw="7" slack="0"/>
<pin id="1083" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="xor_ln142_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln142/5 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_5_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="33" slack="0"/>
<pin id="1096" dir="0" index="2" bw="7" slack="0"/>
<pin id="1097" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="or_ln152_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="0"/>
<pin id="1103" dir="0" index="1" bw="1" slack="4"/>
<pin id="1104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152/5 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="psum_3_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="1" slack="0"/>
<pin id="1109" dir="0" index="2" bw="32" slack="0"/>
<pin id="1110" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="psum_3/5 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp_6_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116" dir="0" index="1" bw="33" slack="0"/>
<pin id="1117" dir="0" index="2" bw="7" slack="0"/>
<pin id="1118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="or_ln152_1_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="0"/>
<pin id="1124" dir="0" index="1" bw="1" slack="4"/>
<pin id="1125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152_1/5 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="psum_7_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130" dir="0" index="2" bw="32" slack="0"/>
<pin id="1131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="psum_7/5 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="add_ln150_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="0"/>
<pin id="1137" dir="0" index="1" bw="32" slack="0"/>
<pin id="1138" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150/5 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="tmp_7_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="33" slack="0"/>
<pin id="1144" dir="0" index="2" bw="7" slack="0"/>
<pin id="1145" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="or_ln152_2_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="1" slack="4"/>
<pin id="1152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152_2/5 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="psum_11_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="0"/>
<pin id="1156" dir="0" index="1" bw="1" slack="0"/>
<pin id="1157" dir="0" index="2" bw="32" slack="0"/>
<pin id="1158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="psum_11/5 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="psum_15_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="4"/>
<pin id="1164" dir="0" index="1" bw="1" slack="0"/>
<pin id="1165" dir="0" index="2" bw="32" slack="0"/>
<pin id="1166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="psum_15/5 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="add_ln187_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="4" slack="0"/>
<pin id="1171" dir="0" index="1" bw="32" slack="0"/>
<pin id="1172" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/5 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="tmp_8_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="0"/>
<pin id="1177" dir="0" index="1" bw="33" slack="0"/>
<pin id="1178" dir="0" index="2" bw="7" slack="0"/>
<pin id="1179" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="xor_ln187_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln187/5 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="add_ln188_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="4" slack="0"/>
<pin id="1191" dir="0" index="1" bw="32" slack="3"/>
<pin id="1192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188/5 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="icmp_ln188_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="32" slack="0"/>
<pin id="1197" dir="0" index="1" bw="32" slack="4"/>
<pin id="1198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188/5 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="and_ln188_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="0"/>
<pin id="1202" dir="0" index="1" bw="1" slack="0"/>
<pin id="1203" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln188/5 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="store_ln188_store_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="8" slack="0"/>
<pin id="1208" dir="0" index="1" bw="8" slack="4"/>
<pin id="1209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/5 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="add_ln187_1_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="0"/>
<pin id="1213" dir="0" index="1" bw="4" slack="0"/>
<pin id="1214" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187_1/5 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="tmp_9_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="0"/>
<pin id="1219" dir="0" index="1" bw="33" slack="0"/>
<pin id="1220" dir="0" index="2" bw="7" slack="0"/>
<pin id="1221" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="xor_ln187_1_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="0" index="1" bw="1" slack="0"/>
<pin id="1228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln187_1/5 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="add_ln188_1_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="3"/>
<pin id="1233" dir="0" index="1" bw="4" slack="0"/>
<pin id="1234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188_1/5 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="icmp_ln188_1_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="32" slack="0"/>
<pin id="1239" dir="0" index="1" bw="32" slack="4"/>
<pin id="1240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188_1/5 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="and_ln188_1_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="1" slack="0"/>
<pin id="1244" dir="0" index="1" bw="1" slack="0"/>
<pin id="1245" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln188_1/5 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="add_ln187_2_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="0"/>
<pin id="1250" dir="0" index="1" bw="3" slack="0"/>
<pin id="1251" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187_2/5 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="tmp_10_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="0"/>
<pin id="1256" dir="0" index="1" bw="33" slack="0"/>
<pin id="1257" dir="0" index="2" bw="7" slack="0"/>
<pin id="1258" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="xor_ln187_2_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="0"/>
<pin id="1264" dir="0" index="1" bw="1" slack="0"/>
<pin id="1265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln187_2/5 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="add_ln188_2_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="32" slack="3"/>
<pin id="1270" dir="0" index="1" bw="3" slack="0"/>
<pin id="1271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188_2/5 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="icmp_ln188_2_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="0"/>
<pin id="1276" dir="0" index="1" bw="32" slack="4"/>
<pin id="1277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188_2/5 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="and_ln188_2_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="0"/>
<pin id="1281" dir="0" index="1" bw="1" slack="0"/>
<pin id="1282" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln188_2/5 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="and_ln188_3_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="1"/>
<pin id="1287" dir="0" index="1" bw="1" slack="0"/>
<pin id="1288" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln188_3/5 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="sext_ln180_4_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="0"/>
<pin id="1292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_4/5 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="sext_ln180_7_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="8" slack="0"/>
<pin id="1296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_7/5 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="sext_ln180_10_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="0"/>
<pin id="1300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_10/5 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="sext_ln180_13_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="8" slack="0"/>
<pin id="1304" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_13/5 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="p_load167_load_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="8" slack="5"/>
<pin id="1308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load167/6 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="p_load163_load_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="8" slack="5"/>
<pin id="1311" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load163/6 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="p_load159_load_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="8" slack="5"/>
<pin id="1314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load159/6 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="store_ln128_store_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="8" slack="0"/>
<pin id="1317" dir="0" index="1" bw="8" slack="5"/>
<pin id="1318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/6 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="store_ln128_store_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="8" slack="0"/>
<pin id="1322" dir="0" index="1" bw="8" slack="5"/>
<pin id="1323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/6 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="p_load158_load_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="8" slack="5"/>
<pin id="1327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load158/6 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="select_ln142_2_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="1"/>
<pin id="1330" dir="0" index="1" bw="1" slack="0"/>
<pin id="1331" dir="0" index="2" bw="8" slack="0"/>
<pin id="1332" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln142_2/6 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="sext_ln181_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="8" slack="0"/>
<pin id="1337" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181/6 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="sext_ln181_1_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="8" slack="0"/>
<pin id="1341" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_1/6 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="sext_ln181_2_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="8" slack="0"/>
<pin id="1345" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_2/6 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="sext_ln181_3_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="8" slack="0"/>
<pin id="1349" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_3/6 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="store_ln188_store_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="8" slack="0"/>
<pin id="1353" dir="0" index="1" bw="8" slack="5"/>
<pin id="1354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/6 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="store_ln179_store_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="0"/>
<pin id="1358" dir="0" index="1" bw="32" slack="8"/>
<pin id="1359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/9 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="store_ln179_store_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="0"/>
<pin id="1362" dir="0" index="1" bw="32" slack="8"/>
<pin id="1363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/9 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="store_ln179_store_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="0"/>
<pin id="1366" dir="0" index="1" bw="32" slack="8"/>
<pin id="1367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/9 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="store_ln179_store_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="32" slack="0"/>
<pin id="1370" dir="0" index="1" bw="32" slack="8"/>
<pin id="1371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/9 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="zext_ln193_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="32" slack="4"/>
<pin id="1374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln193/9 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="zext_ln193_1_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="4"/>
<pin id="1378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln193_1/9 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="zext_ln193_2_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="4"/>
<pin id="1382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln193_2/9 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="store_ln178_store_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="32" slack="1"/>
<pin id="1386" dir="0" index="1" bw="32" slack="6"/>
<pin id="1387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="store_ln178_store_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="1"/>
<pin id="1391" dir="0" index="1" bw="32" slack="6"/>
<pin id="1392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="store_ln178_store_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="1"/>
<pin id="1396" dir="0" index="1" bw="32" slack="6"/>
<pin id="1397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="store_ln178_store_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="32" slack="1"/>
<pin id="1401" dir="0" index="1" bw="32" slack="6"/>
<pin id="1402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="store_ln178_store_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="1"/>
<pin id="1406" dir="0" index="1" bw="32" slack="6"/>
<pin id="1407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="store_ln178_store_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="32" slack="1"/>
<pin id="1411" dir="0" index="1" bw="32" slack="6"/>
<pin id="1412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="store_ln178_store_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="32" slack="1"/>
<pin id="1416" dir="0" index="1" bw="32" slack="6"/>
<pin id="1417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="store_ln178_store_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="1"/>
<pin id="1421" dir="0" index="1" bw="32" slack="6"/>
<pin id="1422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="store_ln178_store_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="32" slack="1"/>
<pin id="1426" dir="0" index="1" bw="32" slack="6"/>
<pin id="1427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="store_ln178_store_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="32" slack="1"/>
<pin id="1431" dir="0" index="1" bw="32" slack="6"/>
<pin id="1432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="store_ln178_store_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="32" slack="1"/>
<pin id="1436" dir="0" index="1" bw="32" slack="6"/>
<pin id="1437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="store_ln178_store_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="1"/>
<pin id="1441" dir="0" index="1" bw="32" slack="6"/>
<pin id="1442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="icmp_ln200_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="32" slack="0"/>
<pin id="1446" dir="0" index="1" bw="32" slack="7"/>
<pin id="1447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/11 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="add_ln200_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="32" slack="0"/>
<pin id="1451" dir="0" index="1" bw="1" slack="0"/>
<pin id="1452" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/11 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="wh_cast_i_i_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="32" slack="0"/>
<pin id="1457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wh_cast_i_i/11 "/>
</bind>
</comp>

<comp id="1463" class="1007" name="grp_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="8" slack="0"/>
<pin id="1465" dir="0" index="1" bw="8" slack="2"/>
<pin id="1466" dir="0" index="2" bw="32" slack="0"/>
<pin id="1467" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181_6/3 sext_ln181_7/5 add_ln180_2/5 "/>
</bind>
</comp>

<comp id="1470" class="1007" name="grp_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="8" slack="0"/>
<pin id="1472" dir="0" index="1" bw="8" slack="2"/>
<pin id="1473" dir="0" index="2" bw="32" slack="0"/>
<pin id="1474" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181_9/3 sext_ln181_10/5 add_ln180_5/5 "/>
</bind>
</comp>

<comp id="1477" class="1007" name="grp_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="8" slack="0"/>
<pin id="1479" dir="0" index="1" bw="8" slack="2"/>
<pin id="1480" dir="0" index="2" bw="32" slack="0"/>
<pin id="1481" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181_12/3 sext_ln181_13/5 add_ln180_8/5 "/>
</bind>
</comp>

<comp id="1484" class="1007" name="grp_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="8" slack="0"/>
<pin id="1486" dir="0" index="1" bw="8" slack="2"/>
<pin id="1487" dir="0" index="2" bw="32" slack="0"/>
<pin id="1488" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181_15/3 sext_ln180_15/5 add_ln180_11/5 "/>
</bind>
</comp>

<comp id="1491" class="1007" name="grp_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="8" slack="0"/>
<pin id="1493" dir="0" index="1" bw="8" slack="3"/>
<pin id="1494" dir="0" index="2" bw="32" slack="0"/>
<pin id="1495" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181_5/4 sext_ln181_6/6 add_ln180_1/6 "/>
</bind>
</comp>

<comp id="1498" class="1007" name="grp_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="8" slack="0"/>
<pin id="1500" dir="0" index="1" bw="8" slack="3"/>
<pin id="1501" dir="0" index="2" bw="32" slack="0"/>
<pin id="1502" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181_8/4 sext_ln181_9/6 add_ln180_4/6 "/>
</bind>
</comp>

<comp id="1505" class="1007" name="grp_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="8" slack="0"/>
<pin id="1507" dir="0" index="1" bw="8" slack="3"/>
<pin id="1508" dir="0" index="2" bw="32" slack="0"/>
<pin id="1509" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181_11/4 sext_ln181_12/6 add_ln180_7/6 "/>
</bind>
</comp>

<comp id="1512" class="1007" name="grp_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="8" slack="0"/>
<pin id="1514" dir="0" index="1" bw="8" slack="3"/>
<pin id="1515" dir="0" index="2" bw="32" slack="0"/>
<pin id="1516" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181_14/4 sext_ln181_15/6 add_ln180_10/6 "/>
</bind>
</comp>

<comp id="1519" class="1007" name="grp_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="8" slack="0"/>
<pin id="1521" dir="0" index="1" bw="8" slack="4"/>
<pin id="1522" dir="0" index="2" bw="32" slack="1"/>
<pin id="1523" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181_4/5 sext_ln181_5/7 add_ln180/7 "/>
</bind>
</comp>

<comp id="1526" class="1007" name="grp_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="8" slack="0"/>
<pin id="1528" dir="0" index="1" bw="8" slack="4"/>
<pin id="1529" dir="0" index="2" bw="32" slack="1"/>
<pin id="1530" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181_7/5 sext_ln181_8/7 add_ln180_3/7 "/>
</bind>
</comp>

<comp id="1533" class="1007" name="grp_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="8" slack="0"/>
<pin id="1535" dir="0" index="1" bw="8" slack="4"/>
<pin id="1536" dir="0" index="2" bw="32" slack="1"/>
<pin id="1537" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181_10/5 sext_ln181_11/7 add_ln180_6/7 "/>
</bind>
</comp>

<comp id="1540" class="1007" name="grp_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="8" slack="0"/>
<pin id="1542" dir="0" index="1" bw="8" slack="4"/>
<pin id="1543" dir="0" index="2" bw="32" slack="1"/>
<pin id="1544" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181_13/5 sext_ln181_14/7 add_ln180_9/7 "/>
</bind>
</comp>

<comp id="1547" class="1007" name="grp_fu_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="8" slack="5"/>
<pin id="1549" dir="0" index="1" bw="8" slack="0"/>
<pin id="1550" dir="0" index="2" bw="32" slack="2"/>
<pin id="1551" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181/6 sext_ln180/8 output_reg_3_3_1/8 "/>
</bind>
</comp>

<comp id="1556" class="1007" name="grp_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="8" slack="5"/>
<pin id="1558" dir="0" index="1" bw="8" slack="0"/>
<pin id="1559" dir="0" index="2" bw="32" slack="2"/>
<pin id="1560" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181_1/6 sext_ln180_1/8 output_reg_2_3_1/8 "/>
</bind>
</comp>

<comp id="1565" class="1007" name="grp_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="8" slack="5"/>
<pin id="1567" dir="0" index="1" bw="8" slack="0"/>
<pin id="1568" dir="0" index="2" bw="32" slack="2"/>
<pin id="1569" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181_2/6 sext_ln180_2/8 output_reg_1_3_1/8 "/>
</bind>
</comp>

<comp id="1574" class="1007" name="grp_fu_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="8" slack="5"/>
<pin id="1576" dir="0" index="1" bw="8" slack="0"/>
<pin id="1577" dir="0" index="2" bw="32" slack="2"/>
<pin id="1578" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln181_3/6 sext_ln180_3/8 output_reg_0_3_1/8 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="output_reg_0_0_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="32" slack="6"/>
<pin id="1585" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_0_0 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="output_reg_0_1_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="32" slack="6"/>
<pin id="1590" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_0_1 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="output_reg_0_2_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="32" slack="6"/>
<pin id="1595" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_0_2 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="output_reg_0_3_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="32" slack="8"/>
<pin id="1600" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="output_reg_0_3 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="output_reg_1_0_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="32" slack="6"/>
<pin id="1605" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_1_0 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="output_reg_1_1_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="32" slack="6"/>
<pin id="1610" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_1_1 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="output_reg_1_2_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="32" slack="6"/>
<pin id="1615" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_1_2 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="output_reg_1_3_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="32" slack="8"/>
<pin id="1620" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="output_reg_1_3 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="output_reg_2_0_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="32" slack="6"/>
<pin id="1625" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_2_0 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="output_reg_2_1_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="32" slack="6"/>
<pin id="1630" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_2_1 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="output_reg_2_2_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="32" slack="6"/>
<pin id="1635" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_2_2 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="output_reg_2_3_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="32" slack="8"/>
<pin id="1640" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="output_reg_2_3 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="output_reg_3_0_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="32" slack="6"/>
<pin id="1645" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_3_0 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="output_reg_3_1_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="32" slack="6"/>
<pin id="1650" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_3_1 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="output_reg_3_2_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="32" slack="6"/>
<pin id="1655" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_3_2 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="output_reg_3_3_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="32" slack="8"/>
<pin id="1660" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="output_reg_3_3 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="mul_ln286_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="32" slack="3"/>
<pin id="1665" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln286 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="add_ln286_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="32" slack="1"/>
<pin id="1674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln286 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="icmp_ln365_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="1" slack="3"/>
<pin id="1679" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln365 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="icmp_ln128_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="1" slack="1"/>
<pin id="1687" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln128 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="empty_28_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="8" slack="5"/>
<pin id="1691" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="empty_29_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="8" slack="4"/>
<pin id="1697" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="empty_29 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="empty_30_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="8" slack="3"/>
<pin id="1703" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="empty_31_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="8" slack="2"/>
<pin id="1709" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_31 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="empty_32_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="8" slack="5"/>
<pin id="1715" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="empty_33_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="8" slack="4"/>
<pin id="1721" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="empty_34_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="8" slack="3"/>
<pin id="1727" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="empty_35_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="8" slack="2"/>
<pin id="1733" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="empty_36_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="8" slack="5"/>
<pin id="1739" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="empty_37_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="8" slack="4"/>
<pin id="1746" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="empty_38_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="8" slack="3"/>
<pin id="1753" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="empty_39_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="8" slack="2"/>
<pin id="1760" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="weight_regfile315_load_cast_i_i_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="16" slack="5"/>
<pin id="1767" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="weight_regfile315_load_cast_i_i "/>
</bind>
</comp>

<comp id="1770" class="1005" name="weight_regfile314_load_cast_i_i_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="16" slack="4"/>
<pin id="1772" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile314_load_cast_i_i "/>
</bind>
</comp>

<comp id="1775" class="1005" name="weight_regfile313_load_cast_i_i_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="16" slack="3"/>
<pin id="1777" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_regfile313_load_cast_i_i "/>
</bind>
</comp>

<comp id="1780" class="1005" name="weight_regfile312_load_cast_i_i_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="16" slack="2"/>
<pin id="1782" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile312_load_cast_i_i "/>
</bind>
</comp>

<comp id="1785" class="1005" name="weight_regfile211_load_cast_i_i_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="16" slack="5"/>
<pin id="1787" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="weight_regfile211_load_cast_i_i "/>
</bind>
</comp>

<comp id="1790" class="1005" name="weight_regfile210_load_cast_i_i_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="16" slack="4"/>
<pin id="1792" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile210_load_cast_i_i "/>
</bind>
</comp>

<comp id="1795" class="1005" name="weight_regfile29_load_cast_i_i_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="16" slack="3"/>
<pin id="1797" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_regfile29_load_cast_i_i "/>
</bind>
</comp>

<comp id="1800" class="1005" name="weight_regfile28_load_cast_i_i_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="16" slack="2"/>
<pin id="1802" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile28_load_cast_i_i "/>
</bind>
</comp>

<comp id="1805" class="1005" name="weight_regfile17_load_cast_i_i_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="16" slack="5"/>
<pin id="1807" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="weight_regfile17_load_cast_i_i "/>
</bind>
</comp>

<comp id="1810" class="1005" name="weight_regfile16_load_cast_i_i_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="16" slack="4"/>
<pin id="1812" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile16_load_cast_i_i "/>
</bind>
</comp>

<comp id="1815" class="1005" name="weight_regfile15_load_cast_i_i_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="16" slack="3"/>
<pin id="1817" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_regfile15_load_cast_i_i "/>
</bind>
</comp>

<comp id="1820" class="1005" name="weight_regfile14_load_cast_i_i_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="16" slack="2"/>
<pin id="1822" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile14_load_cast_i_i "/>
</bind>
</comp>

<comp id="1825" class="1005" name="weight_regfile3_load_cast_i_i_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="16" slack="5"/>
<pin id="1827" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="weight_regfile3_load_cast_i_i "/>
</bind>
</comp>

<comp id="1830" class="1005" name="weight_regfile2_load_cast_i_i_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="16" slack="4"/>
<pin id="1832" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile2_load_cast_i_i "/>
</bind>
</comp>

<comp id="1835" class="1005" name="weight_regfile1_load_cast_i_i_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="16" slack="3"/>
<pin id="1837" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_regfile1_load_cast_i_i "/>
</bind>
</comp>

<comp id="1840" class="1005" name="weight_regfile_load_cast_i_i_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="16" slack="2"/>
<pin id="1842" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_load_cast_i_i "/>
</bind>
</comp>

<comp id="1845" class="1005" name="icmp_ln128_1_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="1" slack="1"/>
<pin id="1847" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln128_1 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="add_ln128_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="32" slack="0"/>
<pin id="1851" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln128 "/>
</bind>
</comp>

<comp id="1854" class="1005" name="zext_ln143_reg_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="64" slack="2"/>
<pin id="1856" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln143 "/>
</bind>
</comp>

<comp id="1859" class="1005" name="data_l1buf_018_addr_reg_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="9" slack="1"/>
<pin id="1861" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_018_addr "/>
</bind>
</comp>

<comp id="1864" class="1005" name="trunc_ln143_reg_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="10" slack="1"/>
<pin id="1866" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln143 "/>
</bind>
</comp>

<comp id="1869" class="1005" name="zext_ln143_1_reg_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="64" slack="1"/>
<pin id="1871" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln143_1 "/>
</bind>
</comp>

<comp id="1874" class="1005" name="data_l1buf_119_addr_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="9" slack="1"/>
<pin id="1876" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_119_addr "/>
</bind>
</comp>

<comp id="1879" class="1005" name="sext_ln180_6_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="16" slack="1"/>
<pin id="1881" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180_6 "/>
</bind>
</comp>

<comp id="1884" class="1005" name="sext_ln180_9_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="16" slack="1"/>
<pin id="1886" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180_9 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="sext_ln180_12_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="16" slack="1"/>
<pin id="1891" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180_12 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="sext_ln181_4_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="16" slack="1"/>
<pin id="1896" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_4 "/>
</bind>
</comp>

<comp id="1899" class="1005" name="data_l1buf_220_addr_reg_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="9" slack="1"/>
<pin id="1901" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_220_addr "/>
</bind>
</comp>

<comp id="1904" class="1005" name="zext_ln143_3_reg_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="64" slack="1"/>
<pin id="1906" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln143_3 "/>
</bind>
</comp>

<comp id="1910" class="1005" name="output_l1_local_3_addr_1_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="10" slack="1"/>
<pin id="1912" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_3_addr_1 "/>
</bind>
</comp>

<comp id="1915" class="1005" name="output_l1_local_2_addr_1_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="10" slack="1"/>
<pin id="1917" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_2_addr_1 "/>
</bind>
</comp>

<comp id="1920" class="1005" name="output_l1_local_1_addr_1_reg_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="10" slack="1"/>
<pin id="1922" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_1_addr_1 "/>
</bind>
</comp>

<comp id="1925" class="1005" name="output_l1_local_0_addr_1_reg_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="10" slack="1"/>
<pin id="1927" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_0_addr_1 "/>
</bind>
</comp>

<comp id="1930" class="1005" name="icmp_ln188_3_reg_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="1" slack="1"/>
<pin id="1932" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln188_3 "/>
</bind>
</comp>

<comp id="1935" class="1005" name="sext_ln180_5_reg_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="16" slack="1"/>
<pin id="1937" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180_5 "/>
</bind>
</comp>

<comp id="1940" class="1005" name="sext_ln180_8_reg_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="16" slack="1"/>
<pin id="1942" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180_8 "/>
</bind>
</comp>

<comp id="1945" class="1005" name="sext_ln180_11_reg_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="16" slack="1"/>
<pin id="1947" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180_11 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="sext_ln180_14_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="16" slack="1"/>
<pin id="1952" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180_14 "/>
</bind>
</comp>

<comp id="1955" class="1005" name="tmp_4_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="1" slack="1"/>
<pin id="1957" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1960" class="1005" name="data_l1buf_321_addr_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="9" slack="1"/>
<pin id="1962" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_321_addr "/>
</bind>
</comp>

<comp id="1965" class="1005" name="psum_3_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="32" slack="1"/>
<pin id="1967" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_3 "/>
</bind>
</comp>

<comp id="1970" class="1005" name="psum_7_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="32" slack="1"/>
<pin id="1972" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_7 "/>
</bind>
</comp>

<comp id="1975" class="1005" name="psum_11_reg_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="32" slack="1"/>
<pin id="1977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_11 "/>
</bind>
</comp>

<comp id="1980" class="1005" name="psum_15_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="32" slack="1"/>
<pin id="1982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_15 "/>
</bind>
</comp>

<comp id="1985" class="1005" name="add_ln188_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="32" slack="4"/>
<pin id="1987" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln188 "/>
</bind>
</comp>

<comp id="1990" class="1005" name="and_ln188_reg_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="1" slack="4"/>
<pin id="1992" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln188 "/>
</bind>
</comp>

<comp id="1994" class="1005" name="add_ln188_1_reg_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="32" slack="4"/>
<pin id="1996" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln188_1 "/>
</bind>
</comp>

<comp id="1999" class="1005" name="and_ln188_1_reg_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="1" slack="4"/>
<pin id="2001" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln188_1 "/>
</bind>
</comp>

<comp id="2003" class="1005" name="add_ln188_2_reg_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="32" slack="4"/>
<pin id="2005" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln188_2 "/>
</bind>
</comp>

<comp id="2008" class="1005" name="and_ln188_2_reg_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="1" slack="4"/>
<pin id="2010" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln188_2 "/>
</bind>
</comp>

<comp id="2012" class="1005" name="and_ln188_3_reg_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="1" slack="4"/>
<pin id="2014" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln188_3 "/>
</bind>
</comp>

<comp id="2016" class="1005" name="sext_ln180_4_reg_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="16" slack="1"/>
<pin id="2018" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180_4 "/>
</bind>
</comp>

<comp id="2021" class="1005" name="sext_ln180_7_reg_2021">
<pin_list>
<pin id="2022" dir="0" index="0" bw="16" slack="1"/>
<pin id="2023" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180_7 "/>
</bind>
</comp>

<comp id="2026" class="1005" name="sext_ln180_10_reg_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="16" slack="1"/>
<pin id="2028" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180_10 "/>
</bind>
</comp>

<comp id="2031" class="1005" name="sext_ln180_13_reg_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="16" slack="1"/>
<pin id="2033" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180_13 "/>
</bind>
</comp>

<comp id="2036" class="1005" name="sext_ln181_reg_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="16" slack="1"/>
<pin id="2038" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181 "/>
</bind>
</comp>

<comp id="2041" class="1005" name="sext_ln181_1_reg_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="16" slack="1"/>
<pin id="2043" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_1 "/>
</bind>
</comp>

<comp id="2046" class="1005" name="sext_ln181_2_reg_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="16" slack="1"/>
<pin id="2048" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_2 "/>
</bind>
</comp>

<comp id="2051" class="1005" name="sext_ln181_3_reg_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="16" slack="1"/>
<pin id="2053" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_3 "/>
</bind>
</comp>

<comp id="2056" class="1005" name="add_ln180_2_reg_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="32" slack="0"/>
<pin id="2058" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln180_2 "/>
</bind>
</comp>

<comp id="2061" class="1005" name="add_ln180_5_reg_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="32" slack="0"/>
<pin id="2063" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln180_5 "/>
</bind>
</comp>

<comp id="2066" class="1005" name="add_ln180_8_reg_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="32" slack="0"/>
<pin id="2068" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln180_8 "/>
</bind>
</comp>

<comp id="2071" class="1005" name="add_ln180_11_reg_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="32" slack="0"/>
<pin id="2073" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln180_11 "/>
</bind>
</comp>

<comp id="2076" class="1005" name="add_ln180_1_reg_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="32" slack="1"/>
<pin id="2078" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_1 "/>
</bind>
</comp>

<comp id="2081" class="1005" name="add_ln180_4_reg_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="32" slack="1"/>
<pin id="2083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_4 "/>
</bind>
</comp>

<comp id="2086" class="1005" name="add_ln180_7_reg_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="32" slack="1"/>
<pin id="2088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_7 "/>
</bind>
</comp>

<comp id="2091" class="1005" name="add_ln180_10_reg_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="32" slack="1"/>
<pin id="2093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_10 "/>
</bind>
</comp>

<comp id="2096" class="1005" name="add_ln180_reg_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="32" slack="1"/>
<pin id="2098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="2101" class="1005" name="add_ln180_3_reg_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="32" slack="1"/>
<pin id="2103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_3 "/>
</bind>
</comp>

<comp id="2106" class="1005" name="add_ln180_6_reg_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="32" slack="1"/>
<pin id="2108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_6 "/>
</bind>
</comp>

<comp id="2111" class="1005" name="add_ln180_9_reg_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="32" slack="1"/>
<pin id="2113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_9 "/>
</bind>
</comp>

<comp id="2116" class="1005" name="icmp_ln200_reg_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="1" slack="1"/>
<pin id="2118" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln200 "/>
</bind>
</comp>

<comp id="2120" class="1005" name="add_ln200_reg_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="32" slack="0"/>
<pin id="2122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln200 "/>
</bind>
</comp>

<comp id="2125" class="1005" name="wh_cast_i_i_reg_2125">
<pin_list>
<pin id="2126" dir="0" index="0" bw="64" slack="1"/>
<pin id="2127" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wh_cast_i_i "/>
</bind>
</comp>

<comp id="2133" class="1005" name="output_l1_local_0_addr_reg_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="10" slack="1"/>
<pin id="2135" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_0_addr "/>
</bind>
</comp>

<comp id="2138" class="1005" name="output_l1_local_1_addr_reg_2138">
<pin_list>
<pin id="2139" dir="0" index="0" bw="10" slack="1"/>
<pin id="2140" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_1_addr "/>
</bind>
</comp>

<comp id="2143" class="1005" name="output_l1_local_2_addr_reg_2143">
<pin_list>
<pin id="2144" dir="0" index="0" bw="10" slack="1"/>
<pin id="2145" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_2_addr "/>
</bind>
</comp>

<comp id="2148" class="1005" name="output_l1_local_3_addr_reg_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="10" slack="1"/>
<pin id="2150" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="64" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="64" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="64" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="64" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="64" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="64" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="64" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="64" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="64" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="64" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="64" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="64" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="64" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="64" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="64" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="84" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="84" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="84" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="84" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="84" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="84" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="84" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="84" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="84" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="84" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="84" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="84" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="62" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="62" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="62" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="62" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="62" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="62" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="14" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="62" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="62" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="10" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="62" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="8" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="62" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="6" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="62" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="4" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="62" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="2" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="62" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="0" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="80" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="50" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="80" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="52" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="80" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="48" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="32" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="86" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="366" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="34" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="86" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="379" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="86" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="392" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="410"><net_src comp="54" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="86" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="421"><net_src comp="405" pin="3"/><net_sink comp="412" pin=2"/></net>

<net id="427"><net_src comp="56" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="86" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="438"><net_src comp="422" pin="3"/><net_sink comp="429" pin=2"/></net>

<net id="444"><net_src comp="58" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="86" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="455"><net_src comp="439" pin="3"/><net_sink comp="446" pin=2"/></net>

<net id="461"><net_src comp="60" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="86" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="472"><net_src comp="456" pin="3"/><net_sink comp="463" pin=2"/></net>

<net id="478"><net_src comp="38" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="86" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="485"><net_src comp="473" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="54" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="86" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="486" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="86" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="494" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="507"><net_src comp="58" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="86" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="502" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="515"><net_src comp="60" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="86" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="510" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="523"><net_src comp="60" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="86" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="518" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="531"><net_src comp="58" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="86" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="526" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="539"><net_src comp="56" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="86" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="534" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="547"><net_src comp="54" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="86" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="542" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="555"><net_src comp="40" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="86" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="562"><net_src comp="463" pin="3"/><net_sink comp="557" pin=1"/></net>

<net id="563"><net_src comp="550" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="569"><net_src comp="42" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="86" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="576"><net_src comp="446" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="577"><net_src comp="564" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="583"><net_src comp="44" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="86" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="429" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="591"><net_src comp="578" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="597"><net_src comp="46" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="86" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="604"><net_src comp="412" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="605"><net_src comp="592" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="609"><net_src comp="70" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="616"><net_src comp="606" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="617"><net_src comp="610" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="621"><net_src comp="120" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="628"><net_src comp="618" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="629"><net_src comp="622" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="633"><net_src comp="120" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="640"><net_src comp="630" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="641"><net_src comp="634" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="645"><net_src comp="120" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="652"><net_src comp="642" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="653"><net_src comp="646" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="657"><net_src comp="120" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="664"><net_src comp="654" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="665"><net_src comp="658" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="669"><net_src comp="120" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="676"><net_src comp="666" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="677"><net_src comp="670" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="681"><net_src comp="120" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="688"><net_src comp="678" pin="1"/><net_sink comp="682" pin=2"/></net>

<net id="689"><net_src comp="682" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="693"><net_src comp="120" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="700"><net_src comp="690" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="701"><net_src comp="694" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="705"><net_src comp="120" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="712"><net_src comp="702" pin="1"/><net_sink comp="706" pin=2"/></net>

<net id="713"><net_src comp="706" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="717"><net_src comp="120" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="724"><net_src comp="714" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="725"><net_src comp="718" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="729"><net_src comp="120" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="736"><net_src comp="726" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="737"><net_src comp="730" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="741"><net_src comp="120" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="748"><net_src comp="738" pin="1"/><net_sink comp="742" pin=2"/></net>

<net id="749"><net_src comp="742" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="753"><net_src comp="120" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="760"><net_src comp="750" pin="1"/><net_sink comp="754" pin=2"/></net>

<net id="761"><net_src comp="754" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="765"><net_src comp="70" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="772"><net_src comp="762" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="777"><net_src comp="360" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="360" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="773" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="82" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="348" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="354" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="785" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="70" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="779" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="70" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="806"><net_src comp="252" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="258" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="264" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="270" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="276" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="282" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="288" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="294" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="300" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="306" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="312" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="318" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="324" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="330" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="336" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="342" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="610" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="876"><net_src comp="610" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="84" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="881"><net_src comp="610" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="896"><net_src comp="889" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="901"><net_src comp="886" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="908"><net_src comp="606" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="913"><net_src comp="88" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="905" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="918"><net_src comp="909" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="924"><net_src comp="373" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="928"><net_src comp="883" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="886" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="902" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="373" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="954"><net_src comp="947" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="959"><net_src comp="944" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="967"><net_src comp="606" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="70" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="974"><net_src comp="963" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="90" pin="0"/><net_sink comp="969" pin=1"/></net>

<net id="976"><net_src comp="386" pin="3"/><net_sink comp="969" pin=2"/></net>

<net id="981"><net_src comp="92" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="977" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="992"><net_src comp="94" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="606" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="997"><net_src comp="988" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="1003"><net_src comp="969" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1008"><net_src comp="988" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1012"><net_src comp="941" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="944" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1020"><net_src comp="960" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="969" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1038"><net_src comp="1031" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1043"><net_src comp="1028" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1050"><net_src comp="606" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="96" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1047" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1062"><net_src comp="98" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1063"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1064"><net_src comp="100" pin="0"/><net_sink comp="1057" pin=2"/></net>

<net id="1070"><net_src comp="1057" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1071"><net_src comp="90" pin="0"/><net_sink comp="1065" pin=1"/></net>

<net id="1072"><net_src comp="399" pin="3"/><net_sink comp="1065" pin=2"/></net>

<net id="1077"><net_src comp="102" pin="0"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="1047" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1084"><net_src comp="98" pin="0"/><net_sink comp="1079" pin=0"/></net>

<net id="1085"><net_src comp="1073" pin="2"/><net_sink comp="1079" pin=1"/></net>

<net id="1086"><net_src comp="100" pin="0"/><net_sink comp="1079" pin=2"/></net>

<net id="1091"><net_src comp="1079" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="104" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1098"><net_src comp="98" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="1073" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1100"><net_src comp="100" pin="0"/><net_sink comp="1093" pin=2"/></net>

<net id="1105"><net_src comp="1093" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1111"><net_src comp="1101" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1112"><net_src comp="70" pin="0"/><net_sink comp="1106" pin=1"/></net>

<net id="1113"><net_src comp="412" pin="7"/><net_sink comp="1106" pin=2"/></net>

<net id="1119"><net_src comp="98" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1120"><net_src comp="1051" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1121"><net_src comp="100" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1126"><net_src comp="1114" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1132"><net_src comp="1122" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1133"><net_src comp="70" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1134"><net_src comp="429" pin="7"/><net_sink comp="1127" pin=2"/></net>

<net id="1139"><net_src comp="106" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="1047" pin="1"/><net_sink comp="1135" pin=1"/></net>

<net id="1146"><net_src comp="98" pin="0"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="1135" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1148"><net_src comp="100" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1153"><net_src comp="1141" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1159"><net_src comp="1149" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1160"><net_src comp="70" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1161"><net_src comp="446" pin="7"/><net_sink comp="1154" pin=2"/></net>

<net id="1167"><net_src comp="70" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1168"><net_src comp="463" pin="7"/><net_sink comp="1162" pin=2"/></net>

<net id="1173"><net_src comp="108" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="1047" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1180"><net_src comp="98" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="1169" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1182"><net_src comp="100" pin="0"/><net_sink comp="1175" pin=2"/></net>

<net id="1187"><net_src comp="1175" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="104" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1193"><net_src comp="110" pin="0"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="606" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1199"><net_src comp="1189" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1204"><net_src comp="1195" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1205"><net_src comp="1183" pin="2"/><net_sink comp="1200" pin=1"/></net>

<net id="1210"><net_src comp="1065" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1215"><net_src comp="1047" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="112" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1222"><net_src comp="98" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1223"><net_src comp="1211" pin="2"/><net_sink comp="1217" pin=1"/></net>

<net id="1224"><net_src comp="100" pin="0"/><net_sink comp="1217" pin=2"/></net>

<net id="1229"><net_src comp="1217" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="104" pin="0"/><net_sink comp="1225" pin=1"/></net>

<net id="1235"><net_src comp="606" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="114" pin="0"/><net_sink comp="1231" pin=1"/></net>

<net id="1241"><net_src comp="1231" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1246"><net_src comp="1237" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="1225" pin="2"/><net_sink comp="1242" pin=1"/></net>

<net id="1252"><net_src comp="1047" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1253"><net_src comp="116" pin="0"/><net_sink comp="1248" pin=1"/></net>

<net id="1259"><net_src comp="98" pin="0"/><net_sink comp="1254" pin=0"/></net>

<net id="1260"><net_src comp="1248" pin="2"/><net_sink comp="1254" pin=1"/></net>

<net id="1261"><net_src comp="100" pin="0"/><net_sink comp="1254" pin=2"/></net>

<net id="1266"><net_src comp="1254" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="104" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1272"><net_src comp="606" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="118" pin="0"/><net_sink comp="1268" pin=1"/></net>

<net id="1278"><net_src comp="1268" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1283"><net_src comp="1274" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="1262" pin="2"/><net_sink comp="1279" pin=1"/></net>

<net id="1289"><net_src comp="1087" pin="2"/><net_sink comp="1285" pin=1"/></net>

<net id="1293"><net_src comp="1025" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1297"><net_src comp="1028" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1301"><net_src comp="1044" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1305"><net_src comp="1065" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1319"><net_src comp="1312" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1324"><net_src comp="1309" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1333"><net_src comp="90" pin="0"/><net_sink comp="1328" pin=1"/></net>

<net id="1334"><net_src comp="480" pin="3"/><net_sink comp="1328" pin=2"/></net>

<net id="1338"><net_src comp="1306" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1342"><net_src comp="1309" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1346"><net_src comp="1325" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1350"><net_src comp="1328" pin="3"/><net_sink comp="1347" pin=0"/></net>

<net id="1355"><net_src comp="1328" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1375"><net_src comp="1372" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1379"><net_src comp="1376" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1383"><net_src comp="1380" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1388"><net_src comp="750" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1393"><net_src comp="738" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1398"><net_src comp="726" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1403"><net_src comp="714" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1408"><net_src comp="702" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1413"><net_src comp="690" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1418"><net_src comp="678" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1423"><net_src comp="666" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1428"><net_src comp="654" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1433"><net_src comp="642" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1438"><net_src comp="630" pin="1"/><net_sink comp="1434" pin=0"/></net>

<net id="1443"><net_src comp="618" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1448"><net_src comp="766" pin="4"/><net_sink comp="1444" pin=0"/></net>

<net id="1453"><net_src comp="766" pin="4"/><net_sink comp="1449" pin=0"/></net>

<net id="1454"><net_src comp="84" pin="0"/><net_sink comp="1449" pin=1"/></net>

<net id="1458"><net_src comp="766" pin="4"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="1461"><net_src comp="1455" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="1462"><net_src comp="1455" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1468"><net_src comp="925" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1469"><net_src comp="1106" pin="3"/><net_sink comp="1463" pin=2"/></net>

<net id="1475"><net_src comp="929" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1476"><net_src comp="1127" pin="3"/><net_sink comp="1470" pin=2"/></net>

<net id="1482"><net_src comp="933" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1483"><net_src comp="1154" pin="3"/><net_sink comp="1477" pin=2"/></net>

<net id="1489"><net_src comp="937" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1490"><net_src comp="1162" pin="3"/><net_sink comp="1484" pin=2"/></net>

<net id="1496"><net_src comp="1009" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1497"><net_src comp="730" pin="4"/><net_sink comp="1491" pin=2"/></net>

<net id="1503"><net_src comp="1013" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1504"><net_src comp="694" pin="4"/><net_sink comp="1498" pin=2"/></net>

<net id="1510"><net_src comp="1017" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1511"><net_src comp="658" pin="4"/><net_sink comp="1505" pin=2"/></net>

<net id="1517"><net_src comp="1021" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1518"><net_src comp="622" pin="4"/><net_sink comp="1512" pin=2"/></net>

<net id="1524"><net_src comp="1290" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="1525"><net_src comp="738" pin="1"/><net_sink comp="1519" pin=2"/></net>

<net id="1531"><net_src comp="1294" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1532"><net_src comp="702" pin="1"/><net_sink comp="1526" pin=2"/></net>

<net id="1538"><net_src comp="1298" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="1539"><net_src comp="666" pin="1"/><net_sink comp="1533" pin=2"/></net>

<net id="1545"><net_src comp="1302" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1546"><net_src comp="630" pin="1"/><net_sink comp="1540" pin=2"/></net>

<net id="1552"><net_src comp="1335" pin="1"/><net_sink comp="1547" pin=1"/></net>

<net id="1553"><net_src comp="750" pin="1"/><net_sink comp="1547" pin=2"/></net>

<net id="1554"><net_src comp="1547" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1555"><net_src comp="1547" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="1561"><net_src comp="1339" pin="1"/><net_sink comp="1556" pin=1"/></net>

<net id="1562"><net_src comp="714" pin="1"/><net_sink comp="1556" pin=2"/></net>

<net id="1563"><net_src comp="1556" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1564"><net_src comp="1556" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="1570"><net_src comp="1343" pin="1"/><net_sink comp="1565" pin=1"/></net>

<net id="1571"><net_src comp="678" pin="1"/><net_sink comp="1565" pin=2"/></net>

<net id="1572"><net_src comp="1565" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1573"><net_src comp="1565" pin="3"/><net_sink comp="446" pin=1"/></net>

<net id="1579"><net_src comp="1347" pin="1"/><net_sink comp="1574" pin=1"/></net>

<net id="1580"><net_src comp="642" pin="1"/><net_sink comp="1574" pin=2"/></net>

<net id="1581"><net_src comp="1574" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1582"><net_src comp="1574" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="1586"><net_src comp="140" pin="1"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="1439" pin=1"/></net>

<net id="1591"><net_src comp="144" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="1434" pin=1"/></net>

<net id="1596"><net_src comp="148" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="1601"><net_src comp="152" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="1368" pin=1"/></net>

<net id="1606"><net_src comp="156" pin="1"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="1424" pin=1"/></net>

<net id="1611"><net_src comp="160" pin="1"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="1616"><net_src comp="164" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="1414" pin=1"/></net>

<net id="1621"><net_src comp="168" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="1364" pin=1"/></net>

<net id="1626"><net_src comp="172" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="1409" pin=1"/></net>

<net id="1631"><net_src comp="176" pin="1"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="1404" pin=1"/></net>

<net id="1636"><net_src comp="180" pin="1"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="1399" pin=1"/></net>

<net id="1641"><net_src comp="184" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="1360" pin=1"/></net>

<net id="1646"><net_src comp="188" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="1394" pin=1"/></net>

<net id="1651"><net_src comp="192" pin="1"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="1389" pin=1"/></net>

<net id="1656"><net_src comp="196" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="1384" pin=1"/></net>

<net id="1661"><net_src comp="200" pin="1"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1666"><net_src comp="773" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1668"><net_src comp="1663" pin="1"/><net_sink comp="1195" pin=1"/></net>

<net id="1669"><net_src comp="1663" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1670"><net_src comp="1663" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1671"><net_src comp="1663" pin="1"/><net_sink comp="1444" pin=1"/></net>

<net id="1675"><net_src comp="779" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1680"><net_src comp="791" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1682"><net_src comp="1677" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1683"><net_src comp="1677" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1684"><net_src comp="1677" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1688"><net_src comp="797" pin="2"/><net_sink comp="1685" pin=0"/></net>

<net id="1692"><net_src comp="204" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1694"><net_src comp="1689" pin="1"/><net_sink comp="1320" pin=1"/></net>

<net id="1698"><net_src comp="208" pin="1"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1700"><net_src comp="1695" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1704"><net_src comp="212" pin="1"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1706"><net_src comp="1701" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1710"><net_src comp="216" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1712"><net_src comp="1707" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="1716"><net_src comp="220" pin="1"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1718"><net_src comp="1713" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="1722"><net_src comp="224" pin="1"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1724"><net_src comp="1719" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1728"><net_src comp="228" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1730"><net_src comp="1725" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1734"><net_src comp="232" pin="1"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1736"><net_src comp="1731" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1740"><net_src comp="236" pin="1"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1742"><net_src comp="1737" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1743"><net_src comp="1737" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="1747"><net_src comp="240" pin="1"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1749"><net_src comp="1744" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1750"><net_src comp="1744" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1754"><net_src comp="244" pin="1"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1756"><net_src comp="1751" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1757"><net_src comp="1751" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1761"><net_src comp="248" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1763"><net_src comp="1758" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1764"><net_src comp="1758" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1768"><net_src comp="803" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1773"><net_src comp="807" pin="1"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="1519" pin=1"/></net>

<net id="1778"><net_src comp="811" pin="1"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="1491" pin=1"/></net>

<net id="1783"><net_src comp="815" pin="1"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="1463" pin=1"/></net>

<net id="1788"><net_src comp="819" pin="1"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1793"><net_src comp="823" pin="1"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="1526" pin=1"/></net>

<net id="1798"><net_src comp="827" pin="1"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="1498" pin=1"/></net>

<net id="1803"><net_src comp="831" pin="1"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="1470" pin=1"/></net>

<net id="1808"><net_src comp="835" pin="1"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="1813"><net_src comp="839" pin="1"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="1533" pin=1"/></net>

<net id="1818"><net_src comp="843" pin="1"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="1505" pin=1"/></net>

<net id="1823"><net_src comp="847" pin="1"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="1477" pin=1"/></net>

<net id="1828"><net_src comp="851" pin="1"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="1574" pin=0"/></net>

<net id="1833"><net_src comp="855" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="1540" pin=1"/></net>

<net id="1838"><net_src comp="859" pin="1"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="1512" pin=1"/></net>

<net id="1843"><net_src comp="863" pin="1"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="1484" pin=1"/></net>

<net id="1848"><net_src comp="867" pin="2"/><net_sink comp="1845" pin=0"/></net>

<net id="1852"><net_src comp="872" pin="2"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1857"><net_src comp="878" pin="1"/><net_sink comp="1854" pin=0"/></net>

<net id="1858"><net_src comp="1854" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="1862"><net_src comp="366" pin="3"/><net_sink comp="1859" pin=0"/></net>

<net id="1863"><net_src comp="1859" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1867"><net_src comp="905" pin="1"/><net_sink comp="1864" pin=0"/></net>

<net id="1868"><net_src comp="1864" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="1872"><net_src comp="915" pin="1"/><net_sink comp="1869" pin=0"/></net>

<net id="1873"><net_src comp="1869" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="1877"><net_src comp="379" pin="3"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1882"><net_src comp="925" pin="1"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1887"><net_src comp="929" pin="1"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1892"><net_src comp="933" pin="1"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1897"><net_src comp="937" pin="1"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1902"><net_src comp="392" pin="3"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1907"><net_src comp="994" pin="1"/><net_sink comp="1904" pin=0"/></net>

<net id="1908"><net_src comp="1904" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1909"><net_src comp="1904" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="1913"><net_src comp="405" pin="3"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1918"><net_src comp="422" pin="3"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1923"><net_src comp="439" pin="3"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1928"><net_src comp="456" pin="3"/><net_sink comp="1925" pin=0"/></net>

<net id="1929"><net_src comp="1925" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1933"><net_src comp="1004" pin="2"/><net_sink comp="1930" pin=0"/></net>

<net id="1934"><net_src comp="1930" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1938"><net_src comp="1009" pin="1"/><net_sink comp="1935" pin=0"/></net>

<net id="1939"><net_src comp="1935" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1943"><net_src comp="1013" pin="1"/><net_sink comp="1940" pin=0"/></net>

<net id="1944"><net_src comp="1940" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1948"><net_src comp="1017" pin="1"/><net_sink comp="1945" pin=0"/></net>

<net id="1949"><net_src comp="1945" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1953"><net_src comp="1021" pin="1"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1958"><net_src comp="1079" pin="3"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1963"><net_src comp="473" pin="3"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1968"><net_src comp="1106" pin="3"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1973"><net_src comp="1127" pin="3"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1978"><net_src comp="1154" pin="3"/><net_sink comp="1975" pin=0"/></net>

<net id="1979"><net_src comp="1975" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1983"><net_src comp="1162" pin="3"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1988"><net_src comp="1189" pin="2"/><net_sink comp="1985" pin=0"/></net>

<net id="1989"><net_src comp="1985" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1993"><net_src comp="1200" pin="2"/><net_sink comp="1990" pin=0"/></net>

<net id="1997"><net_src comp="1231" pin="2"/><net_sink comp="1994" pin=0"/></net>

<net id="1998"><net_src comp="1994" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="2002"><net_src comp="1242" pin="2"/><net_sink comp="1999" pin=0"/></net>

<net id="2006"><net_src comp="1268" pin="2"/><net_sink comp="2003" pin=0"/></net>

<net id="2007"><net_src comp="2003" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="2011"><net_src comp="1279" pin="2"/><net_sink comp="2008" pin=0"/></net>

<net id="2015"><net_src comp="1285" pin="2"/><net_sink comp="2012" pin=0"/></net>

<net id="2019"><net_src comp="1290" pin="1"/><net_sink comp="2016" pin=0"/></net>

<net id="2020"><net_src comp="2016" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="2024"><net_src comp="1294" pin="1"/><net_sink comp="2021" pin=0"/></net>

<net id="2025"><net_src comp="2021" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="2029"><net_src comp="1298" pin="1"/><net_sink comp="2026" pin=0"/></net>

<net id="2030"><net_src comp="2026" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="2034"><net_src comp="1302" pin="1"/><net_sink comp="2031" pin=0"/></net>

<net id="2035"><net_src comp="2031" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="2039"><net_src comp="1335" pin="1"/><net_sink comp="2036" pin=0"/></net>

<net id="2040"><net_src comp="2036" pin="1"/><net_sink comp="1547" pin=1"/></net>

<net id="2044"><net_src comp="1339" pin="1"/><net_sink comp="2041" pin=0"/></net>

<net id="2045"><net_src comp="2041" pin="1"/><net_sink comp="1556" pin=1"/></net>

<net id="2049"><net_src comp="1343" pin="1"/><net_sink comp="2046" pin=0"/></net>

<net id="2050"><net_src comp="2046" pin="1"/><net_sink comp="1565" pin=1"/></net>

<net id="2054"><net_src comp="1347" pin="1"/><net_sink comp="2051" pin=0"/></net>

<net id="2055"><net_src comp="2051" pin="1"/><net_sink comp="1574" pin=1"/></net>

<net id="2059"><net_src comp="1463" pin="3"/><net_sink comp="2056" pin=0"/></net>

<net id="2060"><net_src comp="2056" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="2064"><net_src comp="1470" pin="3"/><net_sink comp="2061" pin=0"/></net>

<net id="2065"><net_src comp="2061" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="2069"><net_src comp="1477" pin="3"/><net_sink comp="2066" pin=0"/></net>

<net id="2070"><net_src comp="2066" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="2074"><net_src comp="1484" pin="3"/><net_sink comp="2071" pin=0"/></net>

<net id="2075"><net_src comp="2071" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="2079"><net_src comp="1491" pin="3"/><net_sink comp="2076" pin=0"/></net>

<net id="2080"><net_src comp="2076" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="2084"><net_src comp="1498" pin="3"/><net_sink comp="2081" pin=0"/></net>

<net id="2085"><net_src comp="2081" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="2089"><net_src comp="1505" pin="3"/><net_sink comp="2086" pin=0"/></net>

<net id="2090"><net_src comp="2086" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="2094"><net_src comp="1512" pin="3"/><net_sink comp="2091" pin=0"/></net>

<net id="2095"><net_src comp="2091" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="2099"><net_src comp="1519" pin="3"/><net_sink comp="2096" pin=0"/></net>

<net id="2100"><net_src comp="2096" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="2104"><net_src comp="1526" pin="3"/><net_sink comp="2101" pin=0"/></net>

<net id="2105"><net_src comp="2101" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="2109"><net_src comp="1533" pin="3"/><net_sink comp="2106" pin=0"/></net>

<net id="2110"><net_src comp="2106" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="2114"><net_src comp="1540" pin="3"/><net_sink comp="2111" pin=0"/></net>

<net id="2115"><net_src comp="2111" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="2119"><net_src comp="1444" pin="2"/><net_sink comp="2116" pin=0"/></net>

<net id="2123"><net_src comp="1449" pin="2"/><net_sink comp="2120" pin=0"/></net>

<net id="2124"><net_src comp="2120" pin="1"/><net_sink comp="766" pin=2"/></net>

<net id="2128"><net_src comp="1455" pin="1"/><net_sink comp="2125" pin=0"/></net>

<net id="2129"><net_src comp="2125" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="2130"><net_src comp="2125" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="2131"><net_src comp="2125" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="2132"><net_src comp="2125" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="2136"><net_src comp="518" pin="3"/><net_sink comp="2133" pin=0"/></net>

<net id="2137"><net_src comp="2133" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="2141"><net_src comp="526" pin="3"/><net_sink comp="2138" pin=0"/></net>

<net id="2142"><net_src comp="2138" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="2146"><net_src comp="534" pin="3"/><net_sink comp="2143" pin=0"/></net>

<net id="2147"><net_src comp="2143" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="2151"><net_src comp="542" pin="3"/><net_sink comp="2148" pin=0"/></net>

<net id="2152"><net_src comp="2148" pin="1"/><net_sink comp="412" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_l1_pass_0 | {12 }
	Port: output_l1_pass_1 | {12 }
	Port: output_l1_pass_2 | {12 }
	Port: output_l1_pass_3 | {12 }
	Port: output_l1_local_3 | {9 }
	Port: output_l1_local_2 | {9 }
	Port: output_l1_local_1 | {9 }
	Port: output_l1_local_0 | {9 }
 - Input state : 
	Port: runSysArr : p_read | {1 }
	Port: runSysArr : p_read1 | {1 }
	Port: runSysArr : p_read2 | {1 }
	Port: runSysArr : p_read3 | {1 }
	Port: runSysArr : p_read4 | {1 }
	Port: runSysArr : p_read5 | {1 }
	Port: runSysArr : p_read6 | {1 }
	Port: runSysArr : p_read7 | {1 }
	Port: runSysArr : p_read8 | {1 }
	Port: runSysArr : p_read9 | {1 }
	Port: runSysArr : p_read10 | {1 }
	Port: runSysArr : p_read11 | {1 }
	Port: runSysArr : p_read12 | {1 }
	Port: runSysArr : p_read13 | {1 }
	Port: runSysArr : p_read14 | {1 }
	Port: runSysArr : p_read15 | {1 }
	Port: runSysArr : data_l1buf_018 | {2 3 }
	Port: runSysArr : data_l1buf_119 | {3 4 }
	Port: runSysArr : data_l1buf_220 | {4 5 }
	Port: runSysArr : data_l1buf_321 | {5 6 }
	Port: runSysArr : empty | {1 }
	Port: runSysArr : s | {1 }
	Port: runSysArr : r | {1 }
	Port: runSysArr : output_l1_local_3 | {4 5 11 12 }
	Port: runSysArr : output_l1_local_2 | {4 5 11 12 }
	Port: runSysArr : output_l1_local_1 | {4 5 11 12 }
	Port: runSysArr : output_l1_local_0 | {4 5 11 12 }
  - Chain level:
	State 1
		add_ln286 : 1
		icmp_ln128 : 2
		br_ln128 : 3
	State 2
		icmp_ln128_1 : 1
		add_ln128 : 1
		br_ln128 : 2
		zext_ln143 : 1
		data_l1buf_018_addr : 2
		data_l1buf_018_load : 3
	State 3
		store_ln128 : 1
		store_ln128 : 1
		add_ln140 : 1
		zext_ln143_1 : 2
		data_l1buf_119_addr : 3
		data_l1buf_119_load : 4
		store_ln188 : 1
		sext_ln180_6 : 1
		sext_ln180_9 : 1
		sext_ln180_12 : 1
		sext_ln181_4 : 1
		mul_ln181_6 : 2
		mul_ln181_9 : 2
		mul_ln181_12 : 2
		mul_ln181_15 : 2
	State 4
		store_ln128 : 1
		store_ln128 : 1
		select_ln142 : 1
		zext_ln143_2 : 1
		data_l1buf_220_addr : 2
		data_l1buf_220_load : 3
		zext_ln143_3 : 1
		output_l1_local_3_addr_1 : 2
		output_l1_local_3_load_1 : 3
		output_l1_local_2_addr_1 : 2
		output_l1_local_2_load_1 : 3
		output_l1_local_1_load_1 : 1
		output_l1_local_0_load_1 : 1
		store_ln188 : 2
		icmp_ln188_3 : 1
		sext_ln180_5 : 1
		sext_ln180_8 : 1
		sext_ln180_11 : 1
		sext_ln180_14 : 2
		mul_ln181_5 : 2
		mul_ln181_8 : 2
		mul_ln181_11 : 2
		mul_ln181_14 : 3
	State 5
		store_ln128 : 1
		store_ln128 : 1
		add_ln140_1 : 1
		tmp_3 : 2
		select_ln142_1 : 3
		add_ln140_3 : 1
		tmp_4 : 2
		xor_ln142 : 3
		data_l1buf_321_load : 1
		tmp_5 : 2
		or_ln152 : 3
		psum_3 : 3
		tmp_6 : 2
		or_ln152_1 : 3
		psum_7 : 3
		add_ln150 : 1
		tmp_7 : 2
		or_ln152_2 : 3
		psum_11 : 3
		psum_15 : 1
		add_ln187 : 1
		tmp_8 : 2
		xor_ln187 : 3
		icmp_ln188 : 1
		and_ln188 : 3
		store_ln188 : 4
		br_ln188 : 3
		add_ln187_1 : 1
		tmp_9 : 2
		xor_ln187_1 : 3
		icmp_ln188_1 : 1
		and_ln188_1 : 3
		br_ln188 : 3
		add_ln187_2 : 1
		tmp_10 : 2
		xor_ln187_2 : 3
		icmp_ln188_2 : 1
		and_ln188_2 : 3
		br_ln188 : 3
		and_ln188_3 : 3
		br_ln188 : 3
		sext_ln180_4 : 1
		sext_ln180_7 : 1
		sext_ln180_10 : 1
		sext_ln180_13 : 4
		mul_ln181_4 : 2
		sext_ln181_7 : 1
		mul_ln181_7 : 2
		sext_ln181_10 : 1
		mul_ln181_10 : 2
		sext_ln181_13 : 1
		mul_ln181_13 : 5
		sext_ln180_15 : 1
		add_ln180_2 : 4
		add_ln180_5 : 4
		add_ln180_8 : 4
		add_ln180_11 : 2
	State 6
		store_ln128 : 1
		store_ln128 : 1
		select_ln142_2 : 1
		sext_ln181 : 1
		mul_ln181 : 2
		sext_ln181_1 : 1
		mul_ln181_1 : 2
		sext_ln181_2 : 1
		mul_ln181_2 : 2
		sext_ln181_3 : 2
		mul_ln181_3 : 3
		store_ln188 : 2
		sext_ln181_6 : 1
		sext_ln181_9 : 1
		sext_ln181_12 : 1
		sext_ln181_15 : 1
		add_ln180_1 : 2
		add_ln180_4 : 2
		add_ln180_7 : 2
		add_ln180_10 : 2
	State 7
		sext_ln181_5 : 1
		sext_ln181_8 : 1
		sext_ln181_11 : 1
		sext_ln181_14 : 1
		add_ln180 : 2
		add_ln180_3 : 2
		add_ln180_6 : 2
		add_ln180_9 : 2
	State 8
		sext_ln180 : 1
		output_reg_3_3_1 : 2
		sext_ln180_1 : 1
		output_reg_2_3_1 : 2
		sext_ln180_2 : 1
		output_reg_1_3_1 : 2
		sext_ln180_3 : 1
		output_reg_0_3_1 : 2
	State 9
		store_ln179 : 1
		store_ln179 : 1
		store_ln179 : 1
		store_ln179 : 1
		output_l1_local_3_addr_2 : 1
		store_ln193 : 2
		output_l1_local_2_addr_2 : 1
		store_ln193 : 2
		output_l1_local_1_addr_2 : 1
		store_ln193 : 2
		store_ln193 : 1
	State 10
	State 11
		icmp_ln200 : 1
		add_ln200 : 1
		br_ln200 : 2
		wh_cast_i_i : 1
		output_l1_local_0_addr : 2
		output_l1_local_0_load : 3
		output_l1_local_1_addr : 2
		output_l1_local_1_load : 3
		output_l1_local_2_addr : 2
		output_l1_local_2_load : 3
		output_l1_local_3_addr : 2
		output_l1_local_3_load : 3
	State 12
		store_ln204 : 1
		store_ln204 : 1
		store_ln204 : 1
		store_ln204 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |            add_ln286_fu_779            |    0    |    0    |    39   |
|          |            add_ln128_fu_872            |    0    |    0    |    39   |
|          |            add_ln140_fu_909            |    0    |    0    |    17   |
|          |           add_ln140_2_fu_977           |    0    |    0    |    17   |
|          |           add_ln140_4_fu_988           |    0    |    0    |    39   |
|          |           add_ln140_1_fu_1051          |    0    |    0    |    39   |
|          |           add_ln140_3_fu_1073          |    0    |    0    |    39   |
|    add   |            add_ln150_fu_1135           |    0    |    0    |    39   |
|          |            add_ln187_fu_1169           |    0    |    0    |    39   |
|          |            add_ln188_fu_1189           |    0    |    0    |    39   |
|          |           add_ln187_1_fu_1211          |    0    |    0    |    39   |
|          |           add_ln188_1_fu_1231          |    0    |    0    |    39   |
|          |           add_ln187_2_fu_1248          |    0    |    0    |    39   |
|          |           add_ln188_2_fu_1268          |    0    |    0    |    39   |
|          |            add_ln200_fu_1449           |    0    |    0    |    39   |
|----------|----------------------------------------|---------|---------|---------|
|          |            icmp_ln365_fu_791           |    0    |    0    |    20   |
|          |            icmp_ln128_fu_797           |    0    |    0    |    20   |
|          |           icmp_ln128_1_fu_867          |    0    |    0    |    20   |
|          |            icmp_ln142_fu_963           |    0    |    0    |    20   |
|   icmp   |          icmp_ln188_3_fu_1004          |    0    |    0    |    20   |
|          |           icmp_ln188_fu_1195           |    0    |    0    |    20   |
|          |          icmp_ln188_1_fu_1237          |    0    |    0    |    20   |
|          |          icmp_ln188_2_fu_1274          |    0    |    0    |    20   |
|          |           icmp_ln200_fu_1444           |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|
|          |           select_ln142_fu_969          |    0    |    0    |    8    |
|          |         select_ln142_1_fu_1065         |    0    |    0    |    8    |
|          |             psum_3_fu_1106             |    0    |    0    |    32   |
|  select  |             psum_7_fu_1127             |    0    |    0    |    32   |
|          |             psum_11_fu_1154            |    0    |    0    |    32   |
|          |             psum_15_fu_1162            |    0    |    0    |    32   |
|          |         select_ln142_2_fu_1328         |    0    |    0    |    8    |
|----------|----------------------------------------|---------|---------|---------|
|          |             or_ln365_fu_785            |    0    |    0    |    32   |
|    or    |            or_ln152_fu_1101            |    0    |    0    |    2    |
|          |           or_ln152_1_fu_1122           |    0    |    0    |    2    |
|          |           or_ln152_2_fu_1149           |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    mul   |            mul_ln286_fu_773            |    3    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|
|          |               grp_fu_1463              |    1    |    0    |    0    |
|          |               grp_fu_1470              |    1    |    0    |    0    |
|          |               grp_fu_1477              |    1    |    0    |    0    |
|          |               grp_fu_1484              |    1    |    0    |    0    |
|          |               grp_fu_1491              |    1    |    0    |    0    |
|          |               grp_fu_1498              |    1    |    0    |    0    |
|          |               grp_fu_1505              |    1    |    0    |    0    |
|  muladd  |               grp_fu_1512              |    1    |    0    |    0    |
|          |               grp_fu_1519              |    1    |    0    |    0    |
|          |               grp_fu_1526              |    1    |    0    |    0    |
|          |               grp_fu_1533              |    1    |    0    |    0    |
|          |               grp_fu_1540              |    1    |    0    |    0    |
|          |               grp_fu_1547              |    1    |    0    |    0    |
|          |               grp_fu_1556              |    1    |    0    |    0    |
|          |               grp_fu_1565              |    1    |    0    |    0    |
|          |               grp_fu_1574              |    1    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            xor_ln142_fu_1087           |    0    |    0    |    2    |
|    xor   |            xor_ln187_fu_1183           |    0    |    0    |    2    |
|          |           xor_ln187_1_fu_1225          |    0    |    0    |    2    |
|          |           xor_ln187_2_fu_1262          |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|          |            and_ln188_fu_1200           |    0    |    0    |    2    |
|    and   |           and_ln188_1_fu_1242          |    0    |    0    |    2    |
|          |           and_ln188_2_fu_1279          |    0    |    0    |    2    |
|          |           and_ln188_3_fu_1285          |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|          |          p_read_1_read_fu_252          |    0    |    0    |    0    |
|          |          p_read_2_read_fu_258          |    0    |    0    |    0    |
|          |          p_read_3_read_fu_264          |    0    |    0    |    0    |
|          |          p_read_4_read_fu_270          |    0    |    0    |    0    |
|          |          p_read_5_read_fu_276          |    0    |    0    |    0    |
|          |          p_read_6_read_fu_282          |    0    |    0    |    0    |
|          |          p_read_7_read_fu_288          |    0    |    0    |    0    |
|          |          p_read_8_read_fu_294          |    0    |    0    |    0    |
|          |          p_read_9_read_fu_300          |    0    |    0    |    0    |
|   read   |          p_read_10_read_fu_306         |    0    |    0    |    0    |
|          |          p_read_11_read_fu_312         |    0    |    0    |    0    |
|          |          p_read_12_read_fu_318         |    0    |    0    |    0    |
|          |          p_read_13_read_fu_324         |    0    |    0    |    0    |
|          |          p_read_14_read_fu_330         |    0    |    0    |    0    |
|          |          p_read_15_read_fu_336         |    0    |    0    |    0    |
|          |          p_read_16_read_fu_342         |    0    |    0    |    0    |
|          |           s_read_read_fu_348           |    0    |    0    |    0    |
|          |           r_read_read_fu_354           |    0    |    0    |    0    |
|          |             tmp_read_fu_360            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          | weight_regfile315_load_cast_i_i_fu_803 |    0    |    0    |    0    |
|          | weight_regfile314_load_cast_i_i_fu_807 |    0    |    0    |    0    |
|          | weight_regfile313_load_cast_i_i_fu_811 |    0    |    0    |    0    |
|          | weight_regfile312_load_cast_i_i_fu_815 |    0    |    0    |    0    |
|          | weight_regfile211_load_cast_i_i_fu_819 |    0    |    0    |    0    |
|          | weight_regfile210_load_cast_i_i_fu_823 |    0    |    0    |    0    |
|          |  weight_regfile29_load_cast_i_i_fu_827 |    0    |    0    |    0    |
|          |  weight_regfile28_load_cast_i_i_fu_831 |    0    |    0    |    0    |
|          |  weight_regfile17_load_cast_i_i_fu_835 |    0    |    0    |    0    |
|          |  weight_regfile16_load_cast_i_i_fu_839 |    0    |    0    |    0    |
|          |  weight_regfile15_load_cast_i_i_fu_843 |    0    |    0    |    0    |
|          |  weight_regfile14_load_cast_i_i_fu_847 |    0    |    0    |    0    |
|          |  weight_regfile3_load_cast_i_i_fu_851  |    0    |    0    |    0    |
|          |  weight_regfile2_load_cast_i_i_fu_855  |    0    |    0    |    0    |
|          |  weight_regfile1_load_cast_i_i_fu_859  |    0    |    0    |    0    |
|   sext   |   weight_regfile_load_cast_i_i_fu_863  |    0    |    0    |    0    |
|          |           sext_ln180_6_fu_925          |    0    |    0    |    0    |
|          |           sext_ln180_9_fu_929          |    0    |    0    |    0    |
|          |          sext_ln180_12_fu_933          |    0    |    0    |    0    |
|          |           sext_ln181_4_fu_937          |    0    |    0    |    0    |
|          |          sext_ln180_5_fu_1009          |    0    |    0    |    0    |
|          |          sext_ln180_8_fu_1013          |    0    |    0    |    0    |
|          |          sext_ln180_11_fu_1017         |    0    |    0    |    0    |
|          |          sext_ln180_14_fu_1021         |    0    |    0    |    0    |
|          |          sext_ln180_4_fu_1290          |    0    |    0    |    0    |
|          |          sext_ln180_7_fu_1294          |    0    |    0    |    0    |
|          |          sext_ln180_10_fu_1298         |    0    |    0    |    0    |
|          |          sext_ln180_13_fu_1302         |    0    |    0    |    0    |
|          |           sext_ln181_fu_1335           |    0    |    0    |    0    |
|          |          sext_ln181_1_fu_1339          |    0    |    0    |    0    |
|          |          sext_ln181_2_fu_1343          |    0    |    0    |    0    |
|          |          sext_ln181_3_fu_1347          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            zext_ln143_fu_878           |    0    |    0    |    0    |
|          |           zext_ln143_1_fu_915          |    0    |    0    |    0    |
|          |           zext_ln143_2_fu_982          |    0    |    0    |    0    |
|          |           zext_ln143_3_fu_994          |    0    |    0    |    0    |
|   zext   |           zext_ln128_fu_1047           |    0    |    0    |    0    |
|          |           zext_ln193_fu_1372           |    0    |    0    |    0    |
|          |          zext_ln193_1_fu_1376          |    0    |    0    |    0    |
|          |          zext_ln193_2_fu_1380          |    0    |    0    |    0    |
|          |           wh_cast_i_i_fu_1455          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln143_fu_905           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_3_fu_1057             |    0    |    0    |    0    |
|          |              tmp_4_fu_1079             |    0    |    0    |    0    |
|          |              tmp_5_fu_1093             |    0    |    0    |    0    |
| bitselect|              tmp_6_fu_1114             |    0    |    0    |    0    |
|          |              tmp_7_fu_1141             |    0    |    0    |    0    |
|          |              tmp_8_fu_1175             |    0    |    0    |    0    |
|          |              tmp_9_fu_1217             |    0    |    0    |    0    |
|          |             tmp_10_fu_1254             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    19   |    0    |   947   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|           add_ln128_reg_1849           |   32   |
|          add_ln180_10_reg_2091         |   32   |
|          add_ln180_11_reg_2071         |   32   |
|          add_ln180_1_reg_2076          |   32   |
|          add_ln180_2_reg_2056          |   32   |
|          add_ln180_3_reg_2101          |   32   |
|          add_ln180_4_reg_2081          |   32   |
|          add_ln180_5_reg_2061          |   32   |
|          add_ln180_6_reg_2106          |   32   |
|          add_ln180_7_reg_2086          |   32   |
|          add_ln180_8_reg_2066          |   32   |
|          add_ln180_9_reg_2111          |   32   |
|           add_ln180_reg_2096           |   32   |
|          add_ln188_1_reg_1994          |   32   |
|          add_ln188_2_reg_2003          |   32   |
|           add_ln188_reg_1985           |   32   |
|           add_ln200_reg_2120           |   32   |
|           add_ln286_reg_1672           |   32   |
|          and_ln188_1_reg_1999          |    1   |
|          and_ln188_2_reg_2008          |    1   |
|          and_ln188_3_reg_2012          |    1   |
|           and_ln188_reg_1990           |    1   |
|      data_l1buf_018_addr_reg_1859      |    9   |
|      data_l1buf_119_addr_reg_1874      |    9   |
|      data_l1buf_220_addr_reg_1899      |    9   |
|      data_l1buf_321_addr_reg_1960      |    9   |
|            empty_28_reg_1689           |    8   |
|            empty_29_reg_1695           |    8   |
|            empty_30_reg_1701           |    8   |
|            empty_31_reg_1707           |    8   |
|            empty_32_reg_1713           |    8   |
|            empty_33_reg_1719           |    8   |
|            empty_34_reg_1725           |    8   |
|            empty_35_reg_1731           |    8   |
|            empty_36_reg_1737           |    8   |
|            empty_37_reg_1744           |    8   |
|            empty_38_reg_1751           |    8   |
|            empty_39_reg_1758           |    8   |
|                i_reg_606               |   32   |
|          icmp_ln128_1_reg_1845         |    1   |
|           icmp_ln128_reg_1685          |    1   |
|          icmp_ln188_3_reg_1930         |    1   |
|           icmp_ln200_reg_2116          |    1   |
|           icmp_ln365_reg_1677          |    1   |
|           mul_ln286_reg_1663           |   32   |
|    output_l1_local_0_addr_1_reg_1925   |   10   |
|     output_l1_local_0_addr_reg_2133    |   10   |
|    output_l1_local_1_addr_1_reg_1920   |   10   |
|     output_l1_local_1_addr_reg_2138    |   10   |
|    output_l1_local_2_addr_1_reg_1915   |   10   |
|     output_l1_local_2_addr_reg_2143    |   10   |
|    output_l1_local_3_addr_1_reg_1910   |   10   |
|     output_l1_local_3_addr_reg_2148    |   10   |
|         output_reg_0_0_reg_1583        |   32   |
|         output_reg_0_1_reg_1588        |   32   |
|         output_reg_0_2_reg_1593        |   32   |
|         output_reg_0_3_reg_1598        |   32   |
|         output_reg_1_0_reg_1603        |   32   |
|         output_reg_1_1_reg_1608        |   32   |
|         output_reg_1_2_reg_1613        |   32   |
|         output_reg_1_3_reg_1618        |   32   |
|         output_reg_2_0_reg_1623        |   32   |
|         output_reg_2_1_reg_1628        |   32   |
|         output_reg_2_2_reg_1633        |   32   |
|         output_reg_2_3_reg_1638        |   32   |
|         output_reg_3_0_reg_1643        |   32   |
|         output_reg_3_1_reg_1648        |   32   |
|         output_reg_3_2_reg_1653        |   32   |
|         output_reg_3_3_reg_1658        |   32   |
|             psum_10_reg_654            |   32   |
|            psum_11_reg_1975            |   32   |
|             psum_12_reg_642            |   32   |
|             psum_13_reg_630            |   32   |
|             psum_14_reg_618            |   32   |
|            psum_15_reg_1980            |   32   |
|             psum_1_reg_738             |   32   |
|             psum_2_reg_726             |   32   |
|             psum_3_reg_1965            |   32   |
|             psum_4_reg_714             |   32   |
|             psum_5_reg_702             |   32   |
|             psum_6_reg_690             |   32   |
|             psum_7_reg_1970            |   32   |
|             psum_8_reg_678             |   32   |
|             psum_9_reg_666             |   32   |
|              psum_reg_750              |   32   |
|         sext_ln180_10_reg_2026         |   16   |
|         sext_ln180_11_reg_1945         |   16   |
|         sext_ln180_12_reg_1889         |   16   |
|         sext_ln180_13_reg_2031         |   16   |
|         sext_ln180_14_reg_1950         |   16   |
|          sext_ln180_4_reg_2016         |   16   |
|          sext_ln180_5_reg_1935         |   16   |
|          sext_ln180_6_reg_1879         |   16   |
|          sext_ln180_7_reg_2021         |   16   |
|          sext_ln180_8_reg_1940         |   16   |
|          sext_ln180_9_reg_1884         |   16   |
|          sext_ln181_1_reg_2041         |   16   |
|          sext_ln181_2_reg_2046         |   16   |
|          sext_ln181_3_reg_2051         |   16   |
|          sext_ln181_4_reg_1894         |   16   |
|           sext_ln181_reg_2036          |   16   |
|             tmp_4_reg_1955             |    1   |
|          trunc_ln143_reg_1864          |   10   |
| weight_regfile14_load_cast_i_i_reg_1820|   16   |
| weight_regfile15_load_cast_i_i_reg_1815|   16   |
| weight_regfile16_load_cast_i_i_reg_1810|   16   |
| weight_regfile17_load_cast_i_i_reg_1805|   16   |
| weight_regfile1_load_cast_i_i_reg_1835 |   16   |
|weight_regfile210_load_cast_i_i_reg_1790|   16   |
|weight_regfile211_load_cast_i_i_reg_1785|   16   |
| weight_regfile28_load_cast_i_i_reg_1800|   16   |
| weight_regfile29_load_cast_i_i_reg_1795|   16   |
| weight_regfile2_load_cast_i_i_reg_1830 |   16   |
|weight_regfile312_load_cast_i_i_reg_1780|   16   |
|weight_regfile313_load_cast_i_i_reg_1775|   16   |
|weight_regfile314_load_cast_i_i_reg_1770|   16   |
|weight_regfile315_load_cast_i_i_reg_1765|   16   |
| weight_regfile3_load_cast_i_i_reg_1825 |   16   |
|  weight_regfile_load_cast_i_i_reg_1840 |   16   |
|          wh_cast_i_i_reg_2125          |   64   |
|               wh_reg_762               |   32   |
|          zext_ln143_1_reg_1869         |   64   |
|          zext_ln143_3_reg_1904         |   64   |
|           zext_ln143_reg_1854          |   64   |
+----------------------------------------+--------+
|                  Total                 |  2696  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_373 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_386 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_399 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_412 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_412 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_429 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_429 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_446 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_446 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_463 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_463 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_480 |  p0  |   2  |   9  |   18   ||    9    |
|     i_reg_606     |  p0  |   2  |  32  |   64   ||    9    |
|  psum_14_reg_618  |  p0  |   2  |  32  |   64   ||    9    |
|  psum_13_reg_630  |  p0  |   2  |  32  |   64   ||    9    |
|  psum_12_reg_642  |  p0  |   2  |  32  |   64   ||    9    |
|  psum_10_reg_654  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_9_reg_666  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_8_reg_678  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_6_reg_690  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_5_reg_702  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_4_reg_714  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_2_reg_726  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_1_reg_738  |  p0  |   2  |  32  |   64   ||    9    |
|    psum_reg_750   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1463    |  p0  |   3  |   8  |   24   ||    15   |
|    grp_fu_1470    |  p0  |   3  |   8  |   24   ||    15   |
|    grp_fu_1477    |  p0  |   3  |   8  |   24   ||    15   |
|    grp_fu_1484    |  p0  |   3  |   8  |   24   ||    15   |
|    grp_fu_1491    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1498    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1505    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1512    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1519    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1526    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1533    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1540    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1547    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1556    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1565    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1574    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1312  ||  24.837 ||   417   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   19   |    -   |    0   |   947  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   24   |    -   |   417  |
|  Register |    -   |    -   |  2696  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   19   |   24   |  2696  |  1364  |
+-----------+--------+--------+--------+--------+
