# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 20:17:36 on Feb 26,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix1:
#           1           2           3           4 
#           5           6           7           8 
# Matrix2:
#           9          10 
#          11          12 
#          -1          -1 
#          -1        -256 
# Expected Result:
#          24        -993  
#          96       -1933  
# Generated Reseult
#           x           x  
#           x           x  
# Mismatch at indices [          0,          0]
# Mismatch at indices [          1,          0]
# Mismatch at indices [          0,          1]
# Mismatch at indices [          1,          1]
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(118)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 118
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix1:
#           1           2           3           4  
#           5           6           7           8  
#           9          10          11          12  
# Matrix2:
#          -1  
#          -1  
#          -1  
#        -256  
# Expected Result:
#       -1030  
#       -2066  
#       -3102  
# Generated Reseult
#       -1030  
#       -2066  
#       -3102  
# 
# Success AYYYYYYYY
# 
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(120)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 120
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix1:
#           1           2           3           4  
#           5           6           7           8  
#           9          10          11          12  
# Matrix2:
#          -1  
#          -1  
#          -1  
#        -256  
# Expected Result:
#       -1030  
#       -2066  
#       -3102  
# Generated Reseult
#       -1030  
#       -2066  
#       -3102  
# 
# Success AYYYYYYYY
# 
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(120)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 120
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix1:
#           1           2           3           4  
#           5           6           7           8  
#           9          10          11          12  
# Matrix2:
#          -1  
#          -1  
#          -1  
#        -256  
# Expected Result:
#       -1030  
#       -2066  
#       -3102  
# Generated Reseult
#       -1030  
#       -2066  
#       -3102  
# 
# Success AYYYYYYYY
# 
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(120)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 120
run -all
# Break key hit
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 125
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
restart -f
run -all
# Matrix1:
#           1           2           3           4  
#           5           6           7           8  
#           9          10          11          12  
# Matrix2:
#          -1  
#          -1  
#          -1  
#        -256  
# Expected Result:
#       -1030  
#       -2066  
#       -3102  
# Generated Reseult
#       -1030  
#       -2066  
#       -3102  
# 
# Success AYYYYYYYY
# 
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(120)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 120
restart -f
run -all
# Matrix1:
#           1           2           3           4  
#           5           6           7           8  
#           9          10          11          12  
# Matrix2:
#          -1  
#          -1  
#          -1  
#        -256  
# Expected Result:
#       -1030  
#       -2066  
#       -3102  
# Generated Reseult
#       -1030  
#       -2066  
#       -3102  
# 
# Success AYYYYYYYY
# 
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(120)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 120
