{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.76253,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79642,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0374714,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0402293,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00445081,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0402293,
	"finish__design__instance__count__class:antenna_cell": 166,
	"finish__design__instance__area__class:antenna_cell": 415.398,
	"finish__design__instance__count__class:clock_buffer": 435,
	"finish__design__instance__area__class:clock_buffer": 9326.44,
	"finish__design__instance__count__class:timing_repair_buffer": 1607,
	"finish__design__instance__area__class:timing_repair_buffer": 18714.2,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2713.85,
	"finish__design__instance__count__class:clock_inverter": 213,
	"finish__design__instance__area__class:clock_inverter": 2537.43,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79293.5,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11816,
	"finish__design__instance__area__class:multi_input_combinational_cell": 161250,
	"finish__design__instance__count": 17682,
	"finish__design__instance__area": 274251,
	"finish__timing__setup__tns": -162.357,
	"finish__timing__setup__ws": -3.39799,
	"finish__clock__skew__setup": 0.0746351,
	"finish__clock__skew__hold": 0.0746351,
	"finish__timing__drv__max_slew_limit": 0.0315878,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.747321,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 218,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.384101,
	"finish__power__switching__total": 0.48733,
	"finish__power__leakage__total": 1.08752e-07,
	"finish__power__total": 0.871431,
	"finish__design__io": 771,
	"finish__design__die__area": 616837,
	"finish__design__core__area": 611179,
	"finish__design__instance__count": 25774,
	"finish__design__instance__area": 284375,
	"finish__design__instance__count__stdcell": 25774,
	"finish__design__instance__area__stdcell": 284375,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.46529,
	"finish__design__instance__utilization__stdcell": 0.46529,
	"finish__design__rows": 287,
	"finish__design__rows:unithd": 287,
	"finish__design__sites": 488474,
	"finish__design__sites:unithd": 488474,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}