<profile>

<section name = "Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3'" level="0">
<item name = "Date">Sun Sep 15 03:31:49 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hlsc_fcnn_activities</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.980 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">146, 146, 1.460 us, 1.460 us, 146, 146, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_62_2_VITIS_LOOP_63_3">144, 144, 3, 2, 2, 72, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 227, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 67, -</column>
<column name="Register">-, -, 163, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="layer1_weights_U">neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_layer1_weights_ROM_AUbkb, 1, 0, 0, 0, 360, 12, 1, 4320</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln62_1_fu_467_p2">+, 0, 0, 13, 5, 5</column>
<column name="add_ln62_2_fu_423_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln62_fu_435_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln63_fu_510_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln65_1_fu_499_p2">+, 0, 0, 9, 9, 9</column>
<column name="add_ln65_fu_490_p2">+, 0, 0, 9, 9, 9</column>
<column name="icmp_ln62_fu_417_p2">icmp, 0, 0, 14, 7, 7</column>
<column name="icmp_ln63_fu_441_p2">icmp, 0, 0, 13, 5, 5</column>
<column name="select_ln62_1_fu_455_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln62_fu_447_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">13, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="i_fu_120">9, 2, 64, 128</column>
<column name="indvar_flatten_fu_124">9, 2, 7, 14</column>
<column name="j_fu_116">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln62_1_reg_592">5, 0, 5, 0</column>
<column name="add_ln62_2_reg_558">7, 0, 7, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_120">64, 0, 64, 0</column>
<column name="icmp_ln62_reg_554">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_124">7, 0, 7, 0</column>
<column name="j_fu_116">5, 0, 5, 0</column>
<column name="select_ln62_1_reg_569">64, 0, 64, 0</column>
<column name="select_ln62_reg_563">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, return value</column>
<column name="layer1_weight_tile_address0">out, 2, ap_memory, layer1_weight_tile, array</column>
<column name="layer1_weight_tile_ce0">out, 1, ap_memory, layer1_weight_tile, array</column>
<column name="layer1_weight_tile_we0">out, 1, ap_memory, layer1_weight_tile, array</column>
<column name="layer1_weight_tile_d0">out, 12, ap_memory, layer1_weight_tile, array</column>
<column name="tile">in, 5, ap_none, tile, scalar</column>
<column name="layer1_weight_tile_17_address0">out, 2, ap_memory, layer1_weight_tile_17, array</column>
<column name="layer1_weight_tile_17_ce0">out, 1, ap_memory, layer1_weight_tile_17, array</column>
<column name="layer1_weight_tile_17_we0">out, 1, ap_memory, layer1_weight_tile_17, array</column>
<column name="layer1_weight_tile_17_d0">out, 12, ap_memory, layer1_weight_tile_17, array</column>
<column name="layer1_weight_tile_16_address0">out, 2, ap_memory, layer1_weight_tile_16, array</column>
<column name="layer1_weight_tile_16_ce0">out, 1, ap_memory, layer1_weight_tile_16, array</column>
<column name="layer1_weight_tile_16_we0">out, 1, ap_memory, layer1_weight_tile_16, array</column>
<column name="layer1_weight_tile_16_d0">out, 12, ap_memory, layer1_weight_tile_16, array</column>
<column name="layer1_weight_tile_15_address0">out, 2, ap_memory, layer1_weight_tile_15, array</column>
<column name="layer1_weight_tile_15_ce0">out, 1, ap_memory, layer1_weight_tile_15, array</column>
<column name="layer1_weight_tile_15_we0">out, 1, ap_memory, layer1_weight_tile_15, array</column>
<column name="layer1_weight_tile_15_d0">out, 12, ap_memory, layer1_weight_tile_15, array</column>
<column name="layer1_weight_tile_14_address0">out, 2, ap_memory, layer1_weight_tile_14, array</column>
<column name="layer1_weight_tile_14_ce0">out, 1, ap_memory, layer1_weight_tile_14, array</column>
<column name="layer1_weight_tile_14_we0">out, 1, ap_memory, layer1_weight_tile_14, array</column>
<column name="layer1_weight_tile_14_d0">out, 12, ap_memory, layer1_weight_tile_14, array</column>
<column name="layer1_weight_tile_13_address0">out, 2, ap_memory, layer1_weight_tile_13, array</column>
<column name="layer1_weight_tile_13_ce0">out, 1, ap_memory, layer1_weight_tile_13, array</column>
<column name="layer1_weight_tile_13_we0">out, 1, ap_memory, layer1_weight_tile_13, array</column>
<column name="layer1_weight_tile_13_d0">out, 12, ap_memory, layer1_weight_tile_13, array</column>
<column name="layer1_weight_tile_12_address0">out, 2, ap_memory, layer1_weight_tile_12, array</column>
<column name="layer1_weight_tile_12_ce0">out, 1, ap_memory, layer1_weight_tile_12, array</column>
<column name="layer1_weight_tile_12_we0">out, 1, ap_memory, layer1_weight_tile_12, array</column>
<column name="layer1_weight_tile_12_d0">out, 12, ap_memory, layer1_weight_tile_12, array</column>
<column name="layer1_weight_tile_11_address0">out, 2, ap_memory, layer1_weight_tile_11, array</column>
<column name="layer1_weight_tile_11_ce0">out, 1, ap_memory, layer1_weight_tile_11, array</column>
<column name="layer1_weight_tile_11_we0">out, 1, ap_memory, layer1_weight_tile_11, array</column>
<column name="layer1_weight_tile_11_d0">out, 12, ap_memory, layer1_weight_tile_11, array</column>
<column name="layer1_weight_tile_10_address0">out, 2, ap_memory, layer1_weight_tile_10, array</column>
<column name="layer1_weight_tile_10_ce0">out, 1, ap_memory, layer1_weight_tile_10, array</column>
<column name="layer1_weight_tile_10_we0">out, 1, ap_memory, layer1_weight_tile_10, array</column>
<column name="layer1_weight_tile_10_d0">out, 12, ap_memory, layer1_weight_tile_10, array</column>
<column name="layer1_weight_tile_9_address0">out, 2, ap_memory, layer1_weight_tile_9, array</column>
<column name="layer1_weight_tile_9_ce0">out, 1, ap_memory, layer1_weight_tile_9, array</column>
<column name="layer1_weight_tile_9_we0">out, 1, ap_memory, layer1_weight_tile_9, array</column>
<column name="layer1_weight_tile_9_d0">out, 12, ap_memory, layer1_weight_tile_9, array</column>
<column name="layer1_weight_tile_8_address0">out, 2, ap_memory, layer1_weight_tile_8, array</column>
<column name="layer1_weight_tile_8_ce0">out, 1, ap_memory, layer1_weight_tile_8, array</column>
<column name="layer1_weight_tile_8_we0">out, 1, ap_memory, layer1_weight_tile_8, array</column>
<column name="layer1_weight_tile_8_d0">out, 12, ap_memory, layer1_weight_tile_8, array</column>
<column name="layer1_weight_tile_7_address0">out, 2, ap_memory, layer1_weight_tile_7, array</column>
<column name="layer1_weight_tile_7_ce0">out, 1, ap_memory, layer1_weight_tile_7, array</column>
<column name="layer1_weight_tile_7_we0">out, 1, ap_memory, layer1_weight_tile_7, array</column>
<column name="layer1_weight_tile_7_d0">out, 12, ap_memory, layer1_weight_tile_7, array</column>
<column name="layer1_weight_tile_6_address0">out, 2, ap_memory, layer1_weight_tile_6, array</column>
<column name="layer1_weight_tile_6_ce0">out, 1, ap_memory, layer1_weight_tile_6, array</column>
<column name="layer1_weight_tile_6_we0">out, 1, ap_memory, layer1_weight_tile_6, array</column>
<column name="layer1_weight_tile_6_d0">out, 12, ap_memory, layer1_weight_tile_6, array</column>
<column name="layer1_weight_tile_5_address0">out, 2, ap_memory, layer1_weight_tile_5, array</column>
<column name="layer1_weight_tile_5_ce0">out, 1, ap_memory, layer1_weight_tile_5, array</column>
<column name="layer1_weight_tile_5_we0">out, 1, ap_memory, layer1_weight_tile_5, array</column>
<column name="layer1_weight_tile_5_d0">out, 12, ap_memory, layer1_weight_tile_5, array</column>
<column name="layer1_weight_tile_4_address0">out, 2, ap_memory, layer1_weight_tile_4, array</column>
<column name="layer1_weight_tile_4_ce0">out, 1, ap_memory, layer1_weight_tile_4, array</column>
<column name="layer1_weight_tile_4_we0">out, 1, ap_memory, layer1_weight_tile_4, array</column>
<column name="layer1_weight_tile_4_d0">out, 12, ap_memory, layer1_weight_tile_4, array</column>
<column name="layer1_weight_tile_3_address0">out, 2, ap_memory, layer1_weight_tile_3, array</column>
<column name="layer1_weight_tile_3_ce0">out, 1, ap_memory, layer1_weight_tile_3, array</column>
<column name="layer1_weight_tile_3_we0">out, 1, ap_memory, layer1_weight_tile_3, array</column>
<column name="layer1_weight_tile_3_d0">out, 12, ap_memory, layer1_weight_tile_3, array</column>
<column name="layer1_weight_tile_2_address0">out, 2, ap_memory, layer1_weight_tile_2, array</column>
<column name="layer1_weight_tile_2_ce0">out, 1, ap_memory, layer1_weight_tile_2, array</column>
<column name="layer1_weight_tile_2_we0">out, 1, ap_memory, layer1_weight_tile_2, array</column>
<column name="layer1_weight_tile_2_d0">out, 12, ap_memory, layer1_weight_tile_2, array</column>
<column name="layer1_weight_tile_1_address0">out, 2, ap_memory, layer1_weight_tile_1, array</column>
<column name="layer1_weight_tile_1_ce0">out, 1, ap_memory, layer1_weight_tile_1, array</column>
<column name="layer1_weight_tile_1_we0">out, 1, ap_memory, layer1_weight_tile_1, array</column>
<column name="layer1_weight_tile_1_d0">out, 12, ap_memory, layer1_weight_tile_1, array</column>
</table>
</item>
</section>
</profile>
