

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_53_1'
================================================================
* Date:           Tue Feb  8 11:01:43 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.019 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1  |        4|        4|         3|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sub_ln155_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln155"   --->   Operation 7 'read' 'sub_ln155_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln542_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln542"   --->   Operation 8 'read' 'sub_ln542_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader23"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_32 = load i2 %i" [../src/ban.cpp:53]   --->   Operation 11 'load' 'i_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.44ns)   --->   "%icmp_ln53 = icmp_eq  i2 %i_32, i2 3" [../src/ban.cpp:53]   --->   Operation 12 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.54ns)   --->   "%add_ln53 = add i2 %i_32, i2 1" [../src/ban.cpp:53]   --->   Operation 13 'add' 'add_ln53' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %.split41_ifconv, void %_ZNK3BaneqERKS_.exit.loopexit.exitStub" [../src/ban.cpp:53]   --->   Operation 14 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i2 %i_32" [../src/ban.cpp:54]   --->   Operation 15 'zext' 'zext_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln54 = add i6 %sub_ln542_read, i6 %zext_ln54" [../src/ban.cpp:54]   --->   Operation 16 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i6 %add_ln54" [../src/ban.cpp:54]   --->   Operation 17 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln54_1" [../src/ban.cpp:54]   --->   Operation 18 'getelementptr' 'b_num_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln54_1 = add i6 %sub_ln155_read, i6 %zext_ln54" [../src/ban.cpp:54]   --->   Operation 19 'add' 'add_ln54_1' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i6 %add_ln54_1" [../src/ban.cpp:54]   --->   Operation 20 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_num_addr_11 = getelementptr i32 %b_num, i64 0, i64 %zext_ln54_2" [../src/ban.cpp:54]   --->   Operation 21 'getelementptr' 'b_num_addr_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:54]   --->   Operation 22 'load' 'b_num_load' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%b_num_load_1 = load i6 %b_num_addr_11" [../src/ban.cpp:54]   --->   Operation 23 'load' 'b_num_load_1' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln53 = store i2 %add_ln53, i2 %i" [../src/ban.cpp:53]   --->   Operation 24 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%res = phi i1 %res_2, void %.split41_ifconv, i1 1, void %newFuncRoot"   --->   Operation 25 'phi' 'res' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:54]   --->   Operation 28 'load' 'b_num_load' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%b_num_load_1 = load i6 %b_num_addr_11" [../src/ban.cpp:54]   --->   Operation 29 'load' 'b_num_load_1' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%b_num_load_6_to_int = bitcast i32 %b_num_load" [../src/ban.cpp:54]   --->   Operation 30 'bitcast' 'b_num_load_6_to_int' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b_num_load_6_to_int, i32 23, i32 30" [../src/ban.cpp:54]   --->   Operation 31 'partselect' 'tmp_s' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_65 = trunc i32 %b_num_load_6_to_int" [../src/ban.cpp:54]   --->   Operation 32 'trunc' 'empty_65' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%b_num_load_7_to_int = bitcast i32 %b_num_load_1" [../src/ban.cpp:54]   --->   Operation 33 'bitcast' 'b_num_load_7_to_int' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b_num_load_7_to_int, i32 23, i32 30" [../src/ban.cpp:54]   --->   Operation 34 'partselect' 'tmp_135' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_66 = trunc i32 %b_num_load_7_to_int" [../src/ban.cpp:54]   --->   Operation 35 'trunc' 'empty_66' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.84ns)   --->   "%notlhs574 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:54]   --->   Operation 36 'icmp' 'notlhs574' <Predicate = (!icmp_ln53)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.05ns)   --->   "%notrhs575 = icmp_eq  i23 %empty_65, i23 0" [../src/ban.cpp:54]   --->   Operation 37 'icmp' 'notrhs575' <Predicate = (!icmp_ln53)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.84ns)   --->   "%notlhs576 = icmp_ne  i8 %tmp_135, i8 255" [../src/ban.cpp:54]   --->   Operation 38 'icmp' 'notlhs576' <Predicate = (!icmp_ln53)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.05ns)   --->   "%notrhs577 = icmp_eq  i23 %empty_66, i23 0" [../src/ban.cpp:54]   --->   Operation 39 'icmp' 'notrhs577' <Predicate = (!icmp_ln53)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [2/2] (2.78ns)   --->   "%tmp_136 = fcmp_oeq  i32 %b_num_load, i32 %b_num_load_1" [../src/ban.cpp:54]   --->   Operation 40 'fcmp' 'tmp_136' <Predicate = (!icmp_ln53)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %res_out, i1 %res" [../src/ban.cpp:54]   --->   Operation 49 'write' 'write_ln54' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/ban.cpp:52]   --->   Operation 41 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%empty_67 = or i1 %notrhs575, i1 %notlhs574" [../src/ban.cpp:54]   --->   Operation 42 'or' 'empty_67' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%empty_68 = or i1 %notrhs577, i1 %notlhs576" [../src/ban.cpp:54]   --->   Operation 43 'or' 'empty_68' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%empty_69 = and i1 %empty_67, i1 %empty_68" [../src/ban.cpp:54]   --->   Operation 44 'and' 'empty_69' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/2] (2.78ns)   --->   "%tmp_136 = fcmp_oeq  i32 %b_num_load, i32 %b_num_load_1" [../src/ban.cpp:54]   --->   Operation 45 'fcmp' 'tmp_136' <Predicate = (!icmp_ln53)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%empty_70 = and i1 %empty_69, i1 %tmp_136" [../src/ban.cpp:54]   --->   Operation 46 'and' 'empty_70' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_2 = and i1 %empty_70, i1 %res" [../src/ban.cpp:54]   --->   Operation 47 'and' 'res_2' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader23"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln542]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_num]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ sub_ln155]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 0100]
sub_ln155_read      (read             ) [ 0000]
sub_ln542_read      (read             ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0111]
i_32                (load             ) [ 0000]
icmp_ln53           (icmp             ) [ 0111]
add_ln53            (add              ) [ 0000]
br_ln53             (br               ) [ 0000]
zext_ln54           (zext             ) [ 0000]
add_ln54            (add              ) [ 0000]
zext_ln54_1         (zext             ) [ 0000]
b_num_addr          (getelementptr    ) [ 0110]
add_ln54_1          (add              ) [ 0000]
zext_ln54_2         (zext             ) [ 0000]
b_num_addr_11       (getelementptr    ) [ 0110]
store_ln53          (store            ) [ 0000]
res                 (phi              ) [ 0111]
specpipeline_ln0    (specpipeline     ) [ 0000]
empty               (speclooptripcount) [ 0000]
b_num_load          (load             ) [ 0101]
b_num_load_1        (load             ) [ 0101]
b_num_load_6_to_int (bitcast          ) [ 0000]
tmp_s               (partselect       ) [ 0000]
empty_65            (trunc            ) [ 0000]
b_num_load_7_to_int (bitcast          ) [ 0000]
tmp_135             (partselect       ) [ 0000]
empty_66            (trunc            ) [ 0000]
notlhs574           (icmp             ) [ 0101]
notrhs575           (icmp             ) [ 0101]
notlhs576           (icmp             ) [ 0101]
notrhs577           (icmp             ) [ 0101]
specloopname_ln52   (specloopname     ) [ 0000]
empty_67            (or               ) [ 0000]
empty_68            (or               ) [ 0000]
empty_69            (and              ) [ 0000]
tmp_136             (fcmp             ) [ 0000]
empty_70            (and              ) [ 0000]
res_2               (and              ) [ 0111]
br_ln0              (br               ) [ 0111]
write_ln54          (write            ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln542">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln542"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_num">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub_ln155">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln155"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sub_ln155_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="6" slack="0"/>
<pin id="56" dir="0" index="1" bw="6" slack="0"/>
<pin id="57" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln155_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sub_ln542_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="6" slack="0"/>
<pin id="62" dir="0" index="1" bw="6" slack="0"/>
<pin id="63" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln542_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln54_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="b_num_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="6" slack="0"/>
<pin id="77" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="b_num_addr_11_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="6" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr_11/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="0"/>
<pin id="95" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_num_load/1 b_num_load_1/1 "/>
</bind>
</comp>

<comp id="98" class="1005" name="res_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="res_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_136/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="2" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_32_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_32/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln53_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln53_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln54_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln54_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="2" slack="0"/>
<pin id="144" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln54_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln54_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln54_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_2/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln53_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="0" index="1" bw="2" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="b_num_load_6_to_int_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="b_num_load_6_to_int/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_s_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="6" slack="0"/>
<pin id="176" dir="0" index="3" bw="6" slack="0"/>
<pin id="177" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="empty_65_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_65/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="b_num_load_7_to_int_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="b_num_load_7_to_int/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_135_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="0" index="3" bw="6" slack="0"/>
<pin id="195" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_135/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="empty_66_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_66/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="notlhs574_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs574/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="notrhs575_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="23" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs575/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="notlhs576_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs576/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="notrhs577_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="23" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs577/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="empty_67_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="1" slack="1"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_67/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="empty_68_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="1" slack="1"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_68/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="empty_69_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_69/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="empty_70_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_70/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="res_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="1"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="res_2/3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="261" class="1005" name="icmp_ln53_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="265" class="1005" name="b_num_addr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="1"/>
<pin id="267" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr "/>
</bind>
</comp>

<comp id="270" class="1005" name="b_num_addr_11_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="1"/>
<pin id="272" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr_11 "/>
</bind>
</comp>

<comp id="275" class="1005" name="b_num_load_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load "/>
</bind>
</comp>

<comp id="280" class="1005" name="b_num_load_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load_1 "/>
</bind>
</comp>

<comp id="285" class="1005" name="notlhs574_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs574 "/>
</bind>
</comp>

<comp id="290" class="1005" name="notrhs575_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs575 "/>
</bind>
</comp>

<comp id="295" class="1005" name="notlhs576_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs576 "/>
</bind>
</comp>

<comp id="300" class="1005" name="notrhs577_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs577 "/>
</bind>
</comp>

<comp id="305" class="1005" name="res_2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="48" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="73" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="97"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="109"><net_src comp="102" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="102" pin="4"/><net_sink comp="66" pin=2"/></net>

<net id="115"><net_src comp="87" pin="7"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="87" pin="3"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="122" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="122" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="60" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="137" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="156"><net_src comp="54" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="137" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="167"><net_src comp="131" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="87" pin="7"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="185"><net_src comp="168" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="87" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="186" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="203"><net_src comp="186" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="172" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="182" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="190" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="200" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="240"><net_src comp="228" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="111" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="98" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="50" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="264"><net_src comp="125" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="73" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="273"><net_src comp="80" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="278"><net_src comp="87" pin="7"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="283"><net_src comp="87" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="288"><net_src comp="204" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="293"><net_src comp="210" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="298"><net_src comp="216" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="303"><net_src comp="222" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="308"><net_src comp="248" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="102" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_out | {2 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_53_1 : sub_ln542 | {1 }
	Port: main_Pipeline_VITIS_LOOP_53_1 : b_num | {1 2 }
	Port: main_Pipeline_VITIS_LOOP_53_1 : sub_ln155 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_32 : 1
		icmp_ln53 : 2
		add_ln53 : 2
		br_ln53 : 3
		zext_ln54 : 2
		add_ln54 : 3
		zext_ln54_1 : 4
		b_num_addr : 5
		add_ln54_1 : 3
		zext_ln54_2 : 4
		b_num_addr_11 : 5
		b_num_load : 6
		b_num_load_1 : 6
		store_ln53 : 3
	State 2
		b_num_load_6_to_int : 1
		tmp_s : 2
		empty_65 : 2
		b_num_load_7_to_int : 1
		tmp_135 : 2
		empty_66 : 2
		notlhs574 : 3
		notrhs575 : 3
		notlhs576 : 3
		notrhs577 : 3
		tmp_136 : 1
		write_ln54 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln53_fu_125     |    0    |    8    |
|          |      notlhs574_fu_204     |    0    |    11   |
|   icmp   |      notrhs575_fu_210     |    0    |    16   |
|          |      notlhs576_fu_216     |    0    |    11   |
|          |      notrhs577_fu_222     |    0    |    16   |
|----------|---------------------------|---------|---------|
|          |      add_ln53_fu_131      |    0    |    9    |
|    add   |      add_ln54_fu_141      |    0    |    13   |
|          |     add_ln54_1_fu_152     |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |      empty_69_fu_236      |    0    |    2    |
|    and   |      empty_70_fu_242      |    0    |    2    |
|          |        res_2_fu_248       |    0    |    2    |
|----------|---------------------------|---------|---------|
|    or    |      empty_67_fu_228      |    0    |    2    |
|          |      empty_68_fu_232      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | sub_ln155_read_read_fu_54 |    0    |    0    |
|          | sub_ln542_read_read_fu_60 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln54_write_fu_66  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   fcmp   |         grp_fu_111        |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln54_fu_137     |    0    |    0    |
|   zext   |     zext_ln54_1_fu_147    |    0    |    0    |
|          |     zext_ln54_2_fu_158    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp_s_fu_172       |    0    |    0    |
|          |       tmp_135_fu_190      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |      empty_65_fu_182      |    0    |    0    |
|          |      empty_66_fu_200      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   107   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|b_num_addr_11_reg_270|    6   |
|  b_num_addr_reg_265 |    6   |
| b_num_load_1_reg_280|   32   |
|  b_num_load_reg_275 |   32   |
|      i_reg_254      |    2   |
|  icmp_ln53_reg_261  |    1   |
|  notlhs574_reg_285  |    1   |
|  notlhs576_reg_295  |    1   |
|  notrhs575_reg_290  |    1   |
|  notrhs577_reg_300  |    1   |
|    res_2_reg_305    |    1   |
|      res_reg_98     |    1   |
+---------------------+--------+
|        Total        |   85   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_87 |  p2  |   2  |   0  |    0   ||    9    |
|    res_reg_98    |  p0  |   2  |   1  |    2   ||    9    |
|    grp_fu_111    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_111    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   142  ||  2.135  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   107  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   45   |
|  Register |    -   |   85   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   85   |   152  |
+-----------+--------+--------+--------+
