Analysis & Synthesis report for IITB_RISC
Wed May 10 17:10:57 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "pipe_reg5:pipe_reg5_instance"
 10. Port Connectivity Checks: "pipe_reg4:pipe_reg4_instance"
 11. Port Connectivity Checks: "pipe_reg3:pipe_reg3_instance"
 12. Port Connectivity Checks: "exec:EX_instance"
 13. Port Connectivity Checks: "reg_read:RR_instance|register_file:reg_file"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 10 17:10:57 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; IITB_RISC                                   ;
; Top-level Entity Name              ; IITB_RISC                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; IITB_RISC          ; IITB_RISC          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------+---------+
; pipe_reg2.vhd                    ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd           ;         ;
; reg_read.vhd                     ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd            ;         ;
; Mem_Access.vhd                   ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Mem_Access.vhd          ;         ;
; Instr_Fetch.vhd                  ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd         ;         ;
; Instr_Decode.vhd                 ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Decode.vhd        ;         ;
; exec.vhd                         ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd                ;         ;
; pipe_reg5.vhd                    ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd           ;         ;
; pipe_reg4.vhd                    ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd           ;         ;
; pipe_reg3.vhd                    ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd           ;         ;
; pipe_reg1.vhd                    ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd           ;         ;
; data_hazard_3.vhd                ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/data_hazard_3.vhd       ;         ;
; data_hazard_2.vhd                ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/data_hazard_2.vhd       ;         ;
; data_hazard_1.vhd                ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/data_hazard_1.vhd       ;         ;
; pipe_reg_control.vhd             ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg_control.vhd    ;         ;
; IITB_RISC.vhd                    ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd           ;         ;
; branch_jump_control.vhd          ; yes             ; User VHDL File  ; C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/branch_jump_control.vhd ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; CLK   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |IITB_RISC                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |IITB_RISC          ; IITB_RISC   ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipe_reg5:pipe_reg5_instance"                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; instr_wb_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipe_reg4:pipe_reg4_instance"                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; mem2_read  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem2_write ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c0_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z0_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipe_reg3:pipe_reg3_instance"                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; s1_1_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s1_2_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exec:EX_instance"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_read:RR_instance|register_file:reg_file"                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rf_d1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed May 10 17:10:45 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file pipe_reg2.vhd
    Info (12022): Found design unit 1: pipe_reg2-pipe2 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 25
    Info (12023): Found entity 1: pipe_reg2 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 5
Info (12021): Found 12 design units, including 6 entities, in source file reg_read.vhd
    Info (12022): Found design unit 1: register_file-regf File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 16
    Info (12022): Found design unit 2: sign_extend_6-Extend File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 114
    Info (12022): Found design unit 3: sign_extend_9-Extend File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 133
    Info (12022): Found design unit 4: CMP-complement File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 153
    Info (12022): Found design unit 5: shifter-shift File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 183
    Info (12022): Found design unit 6: reg_read-behav File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 222
    Info (12023): Found entity 1: register_file File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 5
    Info (12023): Found entity 2: sign_extend_6 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 109
    Info (12023): Found entity 3: sign_extend_9 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 128
    Info (12023): Found entity 4: CMP File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 146
    Info (12023): Found entity 5: shifter File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 176
    Info (12023): Found entity 6: reg_read File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 204
Info (12021): Found 4 design units, including 2 entities, in source file mem_access.vhd
    Info (12022): Found design unit 1: memory_unit2-abstract File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Mem_Access.vhd Line: 16
    Info (12022): Found design unit 2: mem_access-mem_flow File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Mem_Access.vhd Line: 55
    Info (12023): Found entity 1: memory_unit2 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Mem_Access.vhd Line: 5
    Info (12023): Found entity 2: mem_access File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Mem_Access.vhd Line: 45
Info (12021): Found 8 design units, including 4 entities, in source file instr_fetch.vhd
    Info (12022): Found design unit 1: PC-program File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 13
    Info (12022): Found design unit 2: memory_unit1-tacit File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 52
    Info (12022): Found design unit 3: ALU2-alu2_arch File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 90
    Info (12022): Found design unit 4: instr_fetch-fetch_flow File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 137
    Info (12023): Found entity 1: PC File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 5
    Info (12023): Found entity 2: memory_unit1 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 44
    Info (12023): Found entity 3: ALU2 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 84
    Info (12023): Found entity 4: instr_fetch File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 130
Info (12021): Found 4 design units, including 2 entities, in source file instr_decode.vhd
    Info (12022): Found design unit 1: IR-Instr_Reg File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Decode.vhd Line: 12
    Info (12022): Found design unit 2: Instr_Decode-decode File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Decode.vhd Line: 38
    Info (12023): Found entity 1: IR File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Decode.vhd Line: 5
    Info (12023): Found entity 2: Instr_Decode File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Decode.vhd Line: 29
Info (12021): Found 8 design units, including 4 entities, in source file exec.vhd
    Info (12022): Found design unit 1: ALU1-alu1_arch File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 16
    Info (12022): Found design unit 2: ALU3-alu3_arch File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 137
    Info (12022): Found design unit 3: sign_extend_1-Extend_1 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 182
    Info (12022): Found design unit 4: exec-exec_flow File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 210
    Info (12023): Found entity 1: ALU1 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 5
    Info (12023): Found entity 2: ALU3 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 130
    Info (12023): Found entity 3: sign_extend_1 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 177
    Info (12023): Found entity 4: exec File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 196
Info (12021): Found 2 design units, including 1 entities, in source file pipe_reg5.vhd
    Info (12022): Found design unit 1: pipe_reg5-pipe5 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 15
    Info (12023): Found entity 1: pipe_reg5 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pipe_reg4.vhd
    Info (12022): Found design unit 1: pipe_reg4-pipe4 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 19
    Info (12023): Found entity 1: pipe_reg4 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pipe_reg3.vhd
    Info (12022): Found design unit 1: pipe_reg3-pipe3 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 18
    Info (12023): Found entity 1: pipe_reg3 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pipe_reg1.vhd
    Info (12022): Found design unit 1: pipe_reg1-pipe1 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 13
    Info (12023): Found entity 1: pipe_reg1 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_hazard_3.vhd
    Info (12022): Found design unit 1: data_hazard_3-hazard_3 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/data_hazard_3.vhd Line: 10
    Info (12023): Found entity 1: data_hazard_3 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/data_hazard_3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_hazard_2.vhd
    Info (12022): Found design unit 1: data_hazard_2-hazard_2 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/data_hazard_2.vhd Line: 10
    Info (12023): Found entity 1: data_hazard_2 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/data_hazard_2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_hazard_1.vhd
    Info (12022): Found design unit 1: data_hazard_1-hazard_1 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/data_hazard_1.vhd Line: 10
    Info (12023): Found entity 1: data_hazard_1 File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/data_hazard_1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pipe_reg_control.vhd
    Info (12022): Found design unit 1: pipe_reg_control-Behavioral File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg_control.vhd Line: 14
    Info (12023): Found entity 1: pipe_reg_control File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg_control.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file iitb_risc.vhd
    Info (12022): Found design unit 1: IITB_RISC-complex File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 9
    Info (12023): Found entity 1: IITB_RISC File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file branch_jump_control.vhd
    Info (12022): Found design unit 1: branch_jump_control-mux9_control File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/branch_jump_control.vhd Line: 11
    Info (12023): Found entity 1: branch_jump_control File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/branch_jump_control.vhd Line: 5
Info (12127): Elaborating entity "IITB_RISC" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at IITB_RISC.vhd(160): used implicit default value for signal "mem2wr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 160
Warning (10541): VHDL Signal Declaration warning at IITB_RISC.vhd(160): used implicit default value for signal "mem2rd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 160
Warning (10036): Verilog HDL or VHDL warning at IITB_RISC.vhd(182): object "s11out" assigned a value but never read File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 182
Warning (10036): Verilog HDL or VHDL warning at IITB_RISC.vhd(182): object "s12out" assigned a value but never read File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 182
Warning (10036): Verilog HDL or VHDL warning at IITB_RISC.vhd(186): object "c" assigned a value but never read File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 186
Warning (10036): Verilog HDL or VHDL warning at IITB_RISC.vhd(186): object "z" assigned a value but never read File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 186
Warning (10036): Verilog HDL or VHDL warning at IITB_RISC.vhd(189): object "idin8" assigned a value but never read File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 189
Warning (10036): Verilog HDL or VHDL warning at IITB_RISC.vhd(192): object "m2rd" assigned a value but never read File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 192
Warning (10036): Verilog HDL or VHDL warning at IITB_RISC.vhd(192): object "m2wr" assigned a value but never read File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 192
Warning (10036): Verilog HDL or VHDL warning at IITB_RISC.vhd(192): object "c01" assigned a value but never read File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 192
Warning (10036): Verilog HDL or VHDL warning at IITB_RISC.vhd(192): object "z01" assigned a value but never read File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 192
Info (12128): Elaborating entity "instr_fetch" for hierarchy "instr_fetch:IF_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 201
Warning (10492): VHDL Process Statement warning at Instr_Fetch.vhd(169): signal "RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 169
Info (12128): Elaborating entity "ALU2" for hierarchy "instr_fetch:IF_instance|ALU2:alu2_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 162
Info (12128): Elaborating entity "memory_unit1" for hierarchy "instr_fetch:IF_instance|memory_unit1:mem1_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 163
Info (12128): Elaborating entity "PC" for hierarchy "instr_fetch:IF_instance|PC:pc_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 164
Warning (10631): VHDL Process Statement warning at Instr_Fetch.vhd(19): inferring latch(es) for signal or variable "pc_data", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[0]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[1]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[2]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[3]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[4]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[5]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[6]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[7]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[8]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[9]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[10]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[11]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[12]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[13]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[14]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (10041): Inferred latch for "pc_data[15]" at Instr_Fetch.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd Line: 19
Info (12128): Elaborating entity "Instr_Decode" for hierarchy "Instr_Decode:ID_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 202
Warning (10492): VHDL Process Statement warning at Instr_Decode.vhd(53): signal "RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Decode.vhd Line: 53
Info (12128): Elaborating entity "IR" for hierarchy "Instr_Decode:ID_instance|IR:IR_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Decode.vhd Line: 48
Info (12128): Elaborating entity "reg_read" for hierarchy "reg_read:RR_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 203
Info (12128): Elaborating entity "register_file" for hierarchy "reg_read:RR_instance|register_file:reg_file" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 275
Warning (10631): VHDL Process Statement warning at reg_read.vhd(53): inferring latch(es) for signal or variable "RF_D1", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Warning (10631): VHDL Process Statement warning at reg_read.vhd(53): inferring latch(es) for signal or variable "RF_D2", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[0]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[1]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[2]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[3]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[4]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[5]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[6]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[7]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[8]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[9]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[10]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[11]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[12]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[13]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[14]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D2[15]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[0]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[1]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[2]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[3]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[4]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[5]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[6]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[7]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[8]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[9]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[10]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[11]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[12]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[13]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[14]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (10041): Inferred latch for "RF_D1[15]" at reg_read.vhd(53) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 53
Info (12128): Elaborating entity "shifter" for hierarchy "reg_read:RR_instance|shifter:S1_1" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 276
Info (12128): Elaborating entity "CMP" for hierarchy "reg_read:RR_instance|CMP:complement" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 278
Info (12128): Elaborating entity "sign_extend_6" for hierarchy "reg_read:RR_instance|sign_extend_6:SE6" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 279
Info (12128): Elaborating entity "sign_extend_9" for hierarchy "reg_read:RR_instance|sign_extend_9:SE9" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd Line: 280
Info (12128): Elaborating entity "exec" for hierarchy "exec:EX_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 204
Info (12128): Elaborating entity "ALU1" for hierarchy "exec:EX_instance|ALU1:alu1_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 251
Warning (10631): VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable "ALU1_C", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Warning (10631): VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable "Z_init", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Warning (10631): VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable "C", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Warning (10631): VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable "Z", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Warning (10631): VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable "C0", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Warning (10631): VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable "Z0", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "Z0" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "C0" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "Z" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "C" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[0]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[1]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[2]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[3]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[4]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[5]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[6]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[7]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[8]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[9]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[10]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[11]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[12]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[13]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[14]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "ALU1_C[15]" at exec.vhd(42) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 42
Info (10041): Inferred latch for "alu1_proc:Z_init" at exec.vhd(52) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 52
Info (12128): Elaborating entity "ALU3" for hierarchy "exec:EX_instance|ALU3:alu3_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 252
Info (12128): Elaborating entity "sign_extend_1" for hierarchy "exec:EX_instance|sign_extend_1:SE1" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd Line: 254
Info (12128): Elaborating entity "mem_access" for hierarchy "mem_access:MA_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 205
Warning (10541): VHDL Signal Declaration warning at Mem_Access.vhd(51): used implicit default value for signal "rf_a3_pipe_3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Mem_Access.vhd Line: 51
Info (12128): Elaborating entity "memory_unit2" for hierarchy "mem_access:MA_instance|memory_unit2:memory2" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Mem_Access.vhd Line: 73
Info (12128): Elaborating entity "pipe_reg1" for hierarchy "pipe_reg1:pipe_reg1_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 207
Warning (10631): VHDL Process Statement warning at pipe_reg1.vhd(19): inferring latch(es) for signal or variable "mem1_data", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Warning (10631): VHDL Process Statement warning at pipe_reg1.vhd(19): inferring latch(es) for signal or variable "alu2_data", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[0]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[1]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[2]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[3]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[4]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[5]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[6]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[7]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[8]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[9]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[10]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[11]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[12]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[13]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[14]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "alu2_data[15]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[0]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[1]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[2]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[3]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[4]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[5]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[6]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[7]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[8]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[9]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[10]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[11]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[12]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[13]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[14]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (10041): Inferred latch for "mem1_data[15]" at pipe_reg1.vhd(19) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd Line: 19
Info (12128): Elaborating entity "pipe_reg2" for hierarchy "pipe_reg2:pipe_reg2_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 208
Warning (10492): VHDL Process Statement warning at pipe_reg2.vhd(53): signal "ID_outp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 53
Warning (10492): VHDL Process Statement warning at pipe_reg2.vhd(54): signal "ID_outp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 54
Warning (10492): VHDL Process Statement warning at pipe_reg2.vhd(55): signal "ID_outp3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 55
Warning (10492): VHDL Process Statement warning at pipe_reg2.vhd(56): signal "ID_outp4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 56
Warning (10492): VHDL Process Statement warning at pipe_reg2.vhd(57): signal "ID_outp5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 57
Warning (10492): VHDL Process Statement warning at pipe_reg2.vhd(58): signal "instr_ID_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 58
Warning (10492): VHDL Process Statement warning at pipe_reg2.vhd(59): signal "alu2_outp_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 59
Warning (10631): VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable "ID_out1", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Warning (10631): VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable "ID_out2", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Warning (10631): VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable "ID_out3", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Warning (10631): VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable "ID_out4", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Warning (10631): VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable "ID_out5", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Warning (10631): VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable "instr", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Warning (10631): VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable "alu2_out", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[0]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[1]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[2]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[3]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[4]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[5]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[6]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[7]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[8]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[9]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[10]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[11]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[12]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[13]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[14]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "alu2_out[15]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[0]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[1]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[2]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[3]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[4]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[5]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[6]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[7]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[8]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[9]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[10]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[11]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[12]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[13]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[14]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "instr[15]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out5[0]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out5[1]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out5[2]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out5[3]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out5[4]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out5[5]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out5[6]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out5[7]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out5[8]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out4[0]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out4[1]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out4[2]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out4[3]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out4[4]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out4[5]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out3[0]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out3[1]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out3[2]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out2[0]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out2[1]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out2[2]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out1[0]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out1[1]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (10041): Inferred latch for "ID_out1[2]" at pipe_reg2.vhd(50) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd Line: 50
Info (12128): Elaborating entity "pipe_reg3" for hierarchy "pipe_reg3:pipe_reg3_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 209
Warning (10541): VHDL Signal Declaration warning at pipe_reg3.vhd(13): used implicit default value for signal "mux10_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 13
Warning (10541): VHDL Signal Declaration warning at pipe_reg3.vhd(14): used implicit default value for signal "mux6_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 14
Warning (10541): VHDL Signal Declaration warning at pipe_reg3.vhd(22): used implicit default value for signal "CV" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at pipe_reg3.vhd(22): used implicit default value for signal "EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at pipe_reg3.vhd(22): object "mux10" assigned a value but never read File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at pipe_reg3.vhd(24): object "mux6" assigned a value but never read File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 24
Warning (10492): VHDL Process Statement warning at pipe_reg3.vhd(41): signal "instr_RR_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 41
Warning (10492): VHDL Process Statement warning at pipe_reg3.vhd(42): signal "mux4_out_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 42
Warning (10492): VHDL Process Statement warning at pipe_reg3.vhd(43): signal "s1_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 43
Warning (10492): VHDL Process Statement warning at pipe_reg3.vhd(44): signal "s1_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 44
Warning (10492): VHDL Process Statement warning at pipe_reg3.vhd(45): signal "rf_d2_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 45
Warning (10492): VHDL Process Statement warning at pipe_reg3.vhd(46): signal "alu2_outp_4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 46
Warning (10492): VHDL Process Statement warning at pipe_reg3.vhd(47): signal "rf_a3_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 47
Warning (10631): VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable "instr", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Warning (10631): VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable "alu1_in", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Warning (10631): VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable "s1_1", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Warning (10631): VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable "s1_2", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Warning (10631): VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable "rf_d2", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Warning (10631): VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable "alu2_out", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Warning (10631): VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable "rf_a3", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Warning (10873): Using initial value X (don't care) for net "CV_1" at pipe_reg3.vhd(13) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 13
Warning (10873): Using initial value X (don't care) for net "EN_1" at pipe_reg3.vhd(13) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 13
Info (10041): Inferred latch for "rf_a3[0]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_a3[1]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_a3[2]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[0]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[1]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[2]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[3]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[4]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[5]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[6]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[7]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[8]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[9]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[10]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[11]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[12]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[13]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[14]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu2_out[15]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[0]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[1]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[2]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[3]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[4]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[5]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[6]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[7]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[8]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[9]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[10]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[11]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[12]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[13]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[14]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "rf_d2[15]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[0]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[1]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[2]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[3]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[4]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[5]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[6]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[7]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[8]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[9]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[10]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[11]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[12]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[13]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[14]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_2[15]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[0]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[1]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[2]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[3]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[4]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[5]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[6]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[7]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[8]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[9]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[10]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[11]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[12]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[13]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[14]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "s1_1[15]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[0]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[1]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[2]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[3]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[4]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[5]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[6]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[7]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[8]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[9]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[10]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[11]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[12]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[13]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[14]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "alu1_in[15]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[0]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[1]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[2]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[3]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[4]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[5]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[6]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[7]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[8]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[9]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[10]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[11]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[12]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[13]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[14]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (10041): Inferred latch for "instr[15]" at pipe_reg3.vhd(38) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd Line: 38
Info (12128): Elaborating entity "pipe_reg4" for hierarchy "pipe_reg4:pipe_reg4_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 210
Warning (10492): VHDL Process Statement warning at pipe_reg4.vhd(38): signal "instr_EX_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 38
Warning (10492): VHDL Process Statement warning at pipe_reg4.vhd(39): signal "mux10_out_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 39
Warning (10492): VHDL Process Statement warning at pipe_reg4.vhd(40): signal "alu1_out_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 40
Warning (10492): VHDL Process Statement warning at pipe_reg4.vhd(41): signal "rf_d2_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 41
Warning (10492): VHDL Process Statement warning at pipe_reg4.vhd(42): signal "rf_a3_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 42
Warning (10492): VHDL Process Statement warning at pipe_reg4.vhd(43): signal "alu3_out_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 43
Warning (10631): VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable "instr", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Warning (10631): VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable "mux10_out", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Warning (10631): VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable "mem2_address", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Warning (10631): VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable "mem2_data", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Warning (10631): VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable "rf_a3", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Warning (10631): VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable "alu3_out", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[0]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[1]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[2]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[3]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[4]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[5]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[6]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[7]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[8]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[9]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[10]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[11]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[12]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[13]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[14]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "alu3_out[15]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "rf_a3[0]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "rf_a3[1]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "rf_a3[2]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[0]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[1]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[2]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[3]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[4]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[5]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[6]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[7]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[8]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[9]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[10]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[11]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[12]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[13]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[14]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_data[15]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[0]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[1]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[2]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[3]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[4]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[5]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[6]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[7]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[8]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[9]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[10]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[11]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[12]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[13]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[14]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mem2_address[15]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[0]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[1]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[2]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[3]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[4]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[5]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[6]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[7]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[8]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[9]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[10]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[11]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[12]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[13]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[14]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "mux10_out[15]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[0]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[1]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[2]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[3]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[4]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[5]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[6]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[7]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[8]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[9]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[10]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[11]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[12]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[13]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[14]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (10041): Inferred latch for "instr[15]" at pipe_reg4.vhd(35) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd Line: 35
Info (12128): Elaborating entity "pipe_reg5" for hierarchy "pipe_reg5:pipe_reg5_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 211
Warning (10492): VHDL Process Statement warning at pipe_reg5.vhd(25): signal "instr_MA_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 25
Warning (10492): VHDL Process Statement warning at pipe_reg5.vhd(26): signal "rf_a3_5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 26
Warning (10492): VHDL Process Statement warning at pipe_reg5.vhd(27): signal "mux8_out_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 27
Warning (10631): VHDL Process Statement warning at pipe_reg5.vhd(22): inferring latch(es) for signal or variable "instr", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Warning (10631): VHDL Process Statement warning at pipe_reg5.vhd(22): inferring latch(es) for signal or variable "rf_a3", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Warning (10631): VHDL Process Statement warning at pipe_reg5.vhd(22): inferring latch(es) for signal or variable "rf_d3", which holds its previous value in one or more paths through the process File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[0]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[1]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[2]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[3]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[4]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[5]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[6]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[7]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[8]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[9]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[10]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[11]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[12]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[13]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[14]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_d3[15]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_a3[0]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_a3[1]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "rf_a3[2]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[0]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[1]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[2]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[3]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[4]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[5]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[6]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[7]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[8]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[9]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[10]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[11]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[12]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[13]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[14]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (10041): Inferred latch for "instr[15]" at pipe_reg5.vhd(22) File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd Line: 22
Info (12128): Elaborating entity "branch_jump_control" for hierarchy "branch_jump_control:mux9_control_instance" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 213
Info (12128): Elaborating entity "data_hazard_1" for hierarchy "data_hazard_1:hazard_1" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 215
Info (12128): Elaborating entity "data_hazard_2" for hierarchy "data_hazard_2:hazard_2" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 216
Info (12128): Elaborating entity "data_hazard_3" for hierarchy "data_hazard_3:hazard_3" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 217
Info (12128): Elaborating entity "pipe_reg_control" for hierarchy "pipe_reg_control:pipeline_control" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 219
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLK" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 6
    Warning (15610): No output dependent on input pin "RST" File: C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd Line: 6
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 4789 megabytes
    Info: Processing ended: Wed May 10 17:10:57 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:18


