Analysis & Synthesis report for ov7725_hdmi
Thu Apr 18 17:16:15 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ov7725_hdmi|ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 17. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated
 18. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p
 19. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p
 20. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram
 21. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_brp
 22. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp
 23. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 24. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11
 25. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 26. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11
 27. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 28. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated
 29. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p
 30. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p
 31. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram
 32. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_e98:rs_dgwp
 33. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3
 34. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp
 35. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp
 36. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 37. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4
 38. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 39. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 40. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 41. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 42. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 43. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 44. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 45. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 46. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 47. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 48. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 49. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 50. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 51. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 52. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 53. Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 54. Parameter Settings for User Entity Instance: Top-level Entity: |ov7725_hdmi
 55. Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component
 56. Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi_inst|altpll:altpll_component
 57. Parameter Settings for User Entity Instance: ov7725_dri:u_ov7725_dri
 58. Parameter Settings for User Entity Instance: ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg
 59. Parameter Settings for User Entity Instance: ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri
 60. Parameter Settings for User Entity Instance: ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data
 61. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 62. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 63. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
 64. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|video_driver:u_video_driver
 65. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|video_display:u_video_display
 66. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b
 67. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g
 68. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r
 69. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 70. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 71. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 72. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 73. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 74. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 75. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 76. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 77. altpll Parameter Settings by Entity Instance
 78. dcfifo Parameter Settings by Entity Instance
 79. Port Connectivity Checks: "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk"
 80. Port Connectivity Checks: "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r"
 81. Port Connectivity Checks: "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g"
 82. Port Connectivity Checks: "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0"
 83. Port Connectivity Checks: "hdmi_top:u_hdmi_top|video_driver:u_video_driver"
 84. Port Connectivity Checks: "hdmi_top:u_hdmi_top"
 85. Port Connectivity Checks: "sdram_top:u_sdram_top"
 86. Port Connectivity Checks: "ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri"
 87. Port Connectivity Checks: "ov7725_dri:u_ov7725_dri"
 88. Post-Synthesis Netlist Statistics for Top Partition
 89. Elapsed Time Per Partition
 90. Analysis & Synthesis Messages
 91. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 18 17:16:15 2024           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; ov7725_hdmi                                     ;
; Top-level Entity Name              ; ov7725_hdmi                                     ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,338                                           ;
;     Total combinational functions  ; 1,165                                           ;
;     Dedicated logic registers      ; 651                                             ;
; Total registers                    ; 667                                             ;
; Total pins                         ; 66                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 32,768                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; ov7725_hdmi        ; ov7725_hdmi        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+-------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+-------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; ../rtl/hdmi/video_driver.v                ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/video_driver.v                ;         ;
; ../rtl/hdmi/video_display.v               ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/video_display.v               ;         ;
; ../rtl/hdmi/serializer_10_to_1.v          ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/serializer_10_to_1.v          ;         ;
; ../rtl/hdmi/hdmi_top.v                    ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/hdmi_top.v                    ;         ;
; ../rtl/hdmi/dvi_transmitter_top.v         ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/dvi_transmitter_top.v         ;         ;
; ../rtl/hdmi/dvi_encoder.v                 ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/dvi_encoder.v                 ;         ;
; ../rtl/hdmi/asyn_rst_syn.v                ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/asyn_rst_syn.v                ;         ;
; ../rtl/ov7725_dri/ov7725_dri.v            ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_dri/ov7725_dri.v            ;         ;
; ../rtl/ov7725_dri/i2c_ov7725_rgb565_cfg.v ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_dri/i2c_ov7725_rgb565_cfg.v ;         ;
; ../rtl/ov7725_dri/i2c_dri.v               ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_dri/i2c_dri.v               ;         ;
; ../rtl/ov7725_dri/cmos_capture_data.v     ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_dri/cmos_capture_data.v     ;         ;
; ../rtl/sdram/sdram_top.v                  ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_top.v                  ;         ;
; ../rtl/sdram/sdram_para.v                 ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_para.v                 ;         ;
; ../rtl/sdram/sdram_fifo_ctrl.v            ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_fifo_ctrl.v            ;         ;
; ../rtl/sdram/sdram_data.v                 ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_data.v                 ;         ;
; ../rtl/sdram/sdram_ctrl.v                 ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_ctrl.v                 ;         ;
; ../rtl/sdram/sdram_controller.v           ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_controller.v           ;         ;
; ../rtl/sdram/sdram_cmd.v                  ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_cmd.v                  ;         ;
; ../rtl/ov7725_hdmi.v                      ; yes             ; User Verilog HDL File        ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_hdmi.v                      ;         ;
; ipcore/pll_clk/pll_clk.v                  ; yes             ; User Wizard-Generated File   ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/pll_clk/pll_clk.v           ;         ;
; ipcore/pll_hdmi/pll_hdmi.v                ; yes             ; User Wizard-Generated File   ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/pll_hdmi/pll_hdmi.v         ;         ;
; ipcore/rdfifo/rdfifo.v                    ; yes             ; User Wizard-Generated File   ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/rdfifo/rdfifo.v             ;         ;
; ipcore/wrfifo/wrfifo.v                    ; yes             ; User Wizard-Generated File   ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/wrfifo/wrfifo.v             ;         ;
; ipcore/ddio_out/ddio_out.v                ; yes             ; User Wizard-Generated File   ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/ddio_out/ddio_out.v         ;         ;
; altpll.tdf                                ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf                    ;         ;
; aglobal180.inc                            ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                ;         ;
; stratix_pll.inc                           ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc               ;         ;
; stratixii_pll.inc                         ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc             ;         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc             ;         ;
; db/pll_clk_altpll.v                       ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/pll_clk_altpll.v                ;         ;
; db/pll_hdmi_altpll.v                      ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/pll_hdmi_altpll.v               ;         ;
; dcfifo.tdf                                ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf                    ;         ;
; lpm_counter.inc                           ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc               ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc               ;         ;
; altdpram.inc                              ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; a_graycounter.inc                         ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_graycounter.inc             ;         ;
; a_fefifo.inc                              ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_fefifo.inc                  ;         ;
; a_gray2bin.inc                            ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_gray2bin.inc                ;         ;
; dffpipe.inc                               ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/dffpipe.inc                   ;         ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc             ;         ;
; lpm_compare.inc                           ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc               ;         ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc           ;         ;
; db/dcfifo_ilj1.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_ilj1.tdf                 ;         ;
; db/a_gray2bin_7ib.tdf                     ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/a_gray2bin_7ib.tdf              ;         ;
; db/a_graycounter_677.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/a_graycounter_677.tdf           ;         ;
; db/a_graycounter_2lc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/a_graycounter_2lc.tdf           ;         ;
; db/altsyncram_8271.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/altsyncram_8271.tdf             ;         ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dffpipe_pe9.tdf                 ;         ;
; db/alt_synch_pipe_vd8.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/alt_synch_pipe_vd8.tdf          ;         ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dffpipe_qe9.tdf                 ;         ;
; db/cmpr_c66.tdf                           ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/cmpr_c66.tdf                    ;         ;
; db/cmpr_b66.tdf                           ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/cmpr_b66.tdf                    ;         ;
; db/mux_j28.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/mux_j28.tdf                     ;         ;
; db/dcfifo_5mj1.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_5mj1.tdf                 ;         ;
; db/alt_synch_pipe_e98.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/alt_synch_pipe_e98.tdf          ;         ;
; db/alt_synch_pipe_0e8.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/alt_synch_pipe_0e8.tdf          ;         ;
; db/dffpipe_re9.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dffpipe_re9.tdf                 ;         ;
; altddio_out.tdf                           ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf               ;         ;
; stratix_ddio.inc                          ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ddio.inc              ;         ;
; cyclone_ddio.inc                          ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/cyclone_ddio.inc              ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; stratix_lcell.inc                         ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_lcell.inc             ;         ;
; db/ddio_out_p9j.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/ddio_out_p9j.tdf                ;         ;
+-------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,338 ;
;                                             ;       ;
; Total combinational functions               ; 1165  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 527   ;
;     -- 3 input functions                    ; 287   ;
;     -- <=2 input functions                  ; 351   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 931   ;
;     -- arithmetic mode                      ; 234   ;
;                                             ;       ;
; Total registers                             ; 667   ;
;     -- Dedicated logic registers            ; 651   ;
;     -- I/O registers                        ; 32    ;
;                                             ;       ;
; I/O pins                                    ; 66    ;
; Total memory bits                           ; 32768 ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Total PLLs                                  ; 2     ;
;     -- PLLs                                 ; 2     ;
;                                             ;       ;
; Maximum fan-out node                        ; rst_n ;
; Maximum fan-out                             ; 500   ;
; Total fan-out                               ; 6810  ;
; Average fan-out                             ; 3.39  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                      ; Entity Name           ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |ov7725_hdmi                                        ; 1165 (2)            ; 651 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 66   ; 0            ; |ov7725_hdmi                                                                                                                                                                             ; ov7725_hdmi           ; work         ;
;    |hdmi_top:u_hdmi_top|                            ; 431 (0)             ; 199 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top                                                                                                                                                         ; hdmi_top              ; work         ;
;       |dvi_transmitter_top:u_rgb2dvi_0|             ; 303 (0)             ; 150 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0                                                                                                                         ; dvi_transmitter_top   ; work         ;
;          |asyn_rst_syn:reset_syn|                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn                                                                                                  ; asyn_rst_syn          ; work         ;
;          |dvi_encoder:encoder_b|                    ; 85 (85)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b                                                                                                   ; dvi_encoder           ; work         ;
;          |dvi_encoder:encoder_g|                    ; 93 (93)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g                                                                                                   ; dvi_encoder           ; work         ;
;          |dvi_encoder:encoder_r|                    ; 84 (84)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r                                                                                                   ; dvi_encoder           ; work         ;
;          |serializer_10_to_1:serializer_b|          ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b                                                                                         ; serializer_10_to_1    ; work         ;
;             |ddio_out:u_ddio_out_n|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n                                                                   ; ddio_out              ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                 ; altddio_out           ; work         ;
;                   |ddio_out_p9j:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated     ; ddio_out_p9j          ; work         ;
;             |ddio_out:u_ddio_out_p|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p                                                                   ; ddio_out              ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                 ; altddio_out           ; work         ;
;                   |ddio_out_p9j:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated     ; ddio_out_p9j          ; work         ;
;          |serializer_10_to_1:serializer_clk|        ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk                                                                                       ; serializer_10_to_1    ; work         ;
;             |ddio_out:u_ddio_out_n|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n                                                                 ; ddio_out              ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                               ; altddio_out           ; work         ;
;                   |ddio_out_p9j:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated   ; ddio_out_p9j          ; work         ;
;             |ddio_out:u_ddio_out_p|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p                                                                 ; ddio_out              ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                               ; altddio_out           ; work         ;
;                   |ddio_out_p9j:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated   ; ddio_out_p9j          ; work         ;
;          |serializer_10_to_1:serializer_g|          ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g                                                                                         ; serializer_10_to_1    ; work         ;
;             |ddio_out:u_ddio_out_n|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n                                                                   ; ddio_out              ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                 ; altddio_out           ; work         ;
;                   |ddio_out_p9j:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated     ; ddio_out_p9j          ; work         ;
;             |ddio_out:u_ddio_out_p|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p                                                                   ; ddio_out              ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                 ; altddio_out           ; work         ;
;                   |ddio_out_p9j:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated     ; ddio_out_p9j          ; work         ;
;          |serializer_10_to_1:serializer_r|          ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r                                                                                         ; serializer_10_to_1    ; work         ;
;             |ddio_out:u_ddio_out_n|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n                                                                   ; ddio_out              ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                 ; altddio_out           ; work         ;
;                   |ddio_out_p9j:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated     ; ddio_out_p9j          ; work         ;
;             |ddio_out:u_ddio_out_p|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p                                                                   ; ddio_out              ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                 ; altddio_out           ; work         ;
;                   |ddio_out_p9j:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated     ; ddio_out_p9j          ; work         ;
;       |video_display:u_video_display|               ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|video_display:u_video_display                                                                                                                           ; video_display         ; work         ;
;       |video_driver:u_video_driver|                 ; 118 (118)           ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver                                                                                                                             ; video_driver          ; work         ;
;    |ov7725_dri:u_ov7725_dri|                        ; 260 (1)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|ov7725_dri:u_ov7725_dri                                                                                                                                                     ; ov7725_dri            ; work         ;
;       |cmos_capture_data:u_cmos_capture_data|       ; 35 (35)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data                                                                                                               ; cmos_capture_data     ; work         ;
;       |i2c_dri:u_i2c_dri|                           ; 82 (82)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri                                                                                                                                   ; i2c_dri               ; work         ;
;       |i2c_ov7725_rgb565_cfg:u_i2c_cfg|             ; 142 (142)           ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg                                                                                                                     ; i2c_ov7725_rgb565_cfg ; work         ;
;    |pll_clk:u_pll_clk|                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|pll_clk:u_pll_clk                                                                                                                                                           ; pll_clk               ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                   ; altpll                ; work         ;
;          |pll_clk_altpll:auto_generated|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                     ; pll_clk_altpll        ; work         ;
;    |pll_hdmi:pll_hdmi_inst|                         ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|pll_hdmi:pll_hdmi_inst                                                                                                                                                      ; pll_hdmi              ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component                                                                                                                              ; altpll                ; work         ;
;          |pll_hdmi_altpll:auto_generated|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated                                                                                               ; pll_hdmi_altpll       ; work         ;
;    |sdram_top:u_sdram_top|                          ; 472 (0)             ; 338 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top                                                                                                                                                       ; sdram_top             ; work         ;
;       |sdram_controller:u_sdram_controller|         ; 173 (0)             ; 102 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                   ; sdram_controller      ; work         ;
;          |sdram_cmd:u_sdram_cmd|                    ; 67 (67)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                             ; sdram_cmd             ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                  ; 103 (103)           ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                           ; sdram_ctrl            ; work         ;
;          |sdram_data:u_sdram_data|                  ; 3 (3)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                           ; sdram_data            ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|           ; 299 (76)            ; 236 (40)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                     ; sdram_fifo_ctrl       ; work         ;
;          |rdfifo:u_rdfifo|                          ; 111 (0)             ; 98 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                     ; rdfifo                ; work         ;
;             |dcfifo:dcfifo_component|               ; 111 (0)             ; 98 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;                |dcfifo_5mj1:auto_generated|         ; 111 (16)            ; 98 (37)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated                                                  ; dcfifo_5mj1           ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin| ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ; a_gray2bin_7ib        ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ; a_gray2bin_7ib        ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; a_graycounter_2lc     ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p                      ; a_graycounter_677     ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)               ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                       ; alt_synch_pipe_0e8    ; work         ;
;                      |dffpipe_re9:dffpipe4|         ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4  ; dffpipe_re9           ; work         ;
;                   |altsyncram_8271:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram                         ; altsyncram_8271       ; work         ;
;                   |dffpipe_pe9:ws_brp|              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp                               ; dffpipe_pe9           ; work         ;
;                   |dffpipe_pe9:ws_bwp|              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp                               ; dffpipe_pe9           ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28               ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28               ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28               ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28               ; work         ;
;          |wrfifo:u_wrfifo|                          ; 112 (0)             ; 98 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                     ; wrfifo                ; work         ;
;             |dcfifo:dcfifo_component|               ; 112 (0)             ; 98 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;                |dcfifo_ilj1:auto_generated|         ; 112 (16)            ; 98 (37)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated                                                  ; dcfifo_ilj1           ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin| ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ; a_gray2bin_7ib        ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin| ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ; a_gray2bin_7ib        ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; a_graycounter_2lc     ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p                      ; a_graycounter_677     ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|      ; 0 (0)               ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                       ; alt_synch_pipe_vd8    ; work         ;
;                      |dffpipe_qe9:dffpipe11|        ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ; dffpipe_qe9           ; work         ;
;                   |altsyncram_8271:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram                         ; altsyncram_8271       ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_lsb|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                     ; cmpr_c66              ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; cmpr_c66              ; work         ;
;                   |dffpipe_pe9:rs_brp|              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_brp                               ; dffpipe_pe9           ; work         ;
;                   |dffpipe_pe9:rs_bwp|              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp                               ; dffpipe_pe9           ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28               ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28               ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28               ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28               ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                          ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |ov7725_hdmi|pll_hdmi:pll_hdmi_inst                                                                                      ; ipcore/pll_hdmi/pll_hdmi.v ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n   ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p   ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n   ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p   ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n   ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p   ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |ov7725_hdmi|pll_clk:u_pll_clk                                                                                           ; ipcore/pll_clk/pll_clk.v   ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                     ; ipcore/rdfifo/rdfifo.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                     ; ipcore/wrfifo/wrfifo.v     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov7725_hdmi|ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state                                                                                                                   ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[0]                                                                      ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c1_q                                                                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c0_q                                                                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[1,2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[0]                                                                      ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c1_q                                                                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c0_q                                                                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[1]                                                                        ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[0]                                                                      ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[1,2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                 ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[3,4]                                                         ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c1_reg                                                                          ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c0_reg                                                                          ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c1_reg                                                                          ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c0_reg                                                                          ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                 ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|wr_flag                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                 ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[8..15]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                 ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[10] ; Lost fanout                                                                                                            ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[10] ; Lost fanout                                                                                                            ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[10] ; Lost fanout                                                                                                            ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[10] ; Lost fanout                                                                                                            ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[3]                                                                        ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[3]                                                                          ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[3]                                                                          ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[3]                                                                        ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]                                                                          ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[4]                                                ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[8]                                                                      ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|de_q                                                                            ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                             ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_q                                                                            ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                             ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[8]                                                                      ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[1]                       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_reg                                                                          ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                           ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|de_reg                                                                          ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                           ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[8]                                                                      ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1]                       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8]                                   ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                                   ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                        ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                         ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                        ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                         ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|bit_cnt[2]                                                          ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|bit_cnt[2]                                                            ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|bit_cnt[2]                                                            ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|bit_cnt[1]                                                          ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|bit_cnt[1]                                                            ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|bit_cnt[1]                                                            ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|bit_cnt[0]                                                          ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|bit_cnt[0]                                                            ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|bit_cnt[0]                                                            ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[9]                                                                         ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[3]                                                ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                 ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                 ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[0]                                                                        ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]                         ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[0]                                                                        ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[0]                         ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[0]                                                                        ; Merged with hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                         ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0,1]                                                                        ; Lost fanout                                                                                                            ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[0,1]                                                                        ; Lost fanout                                                                                                            ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[0,1]                                                                        ; Lost fanout                                                                                                            ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                        ; Stuck at GND due to stuck port data_in                                                                                 ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                        ; Stuck at GND due to stuck port data_in                                                                                 ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr_rd                                                                                            ; Merged with ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr16                                              ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_rd                                                                                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; Total Number of Removed Registers = 94                                                                                                                    ;                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                            ;
+------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[0] ; Stuck at GND              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[0], ;
;                                                                                    ; due to stuck port data_in ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[2], ;
;                                                                                    ;                           ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[0],     ;
;                                                                                    ;                           ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[1]      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[0] ; Stuck at GND              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[0], ;
;                                                                                    ; due to stuck port data_in ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[2], ;
;                                                                                    ;                           ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0],     ;
;                                                                                    ;                           ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[0] ; Stuck at GND              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[0], ;
;                                                                                    ; due to stuck port data_in ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[0],     ;
;                                                                                    ;                           ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[1]      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c1_q     ; Stuck at GND              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c1_reg      ;
;                                                                                    ; due to stuck port data_in ;                                                                                       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c0_q     ; Stuck at GND              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c0_reg      ;
;                                                                                    ; due to stuck port data_in ;                                                                                       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c1_q     ; Stuck at GND              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c1_reg      ;
;                                                                                    ; due to stuck port data_in ;                                                                                       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c0_q     ; Stuck at GND              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c0_reg      ;
;                                                                                    ; due to stuck port data_in ;                                                                                       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; Stuck at GND              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                    ;
;                                                                                    ; due to stuck port data_in ;                                                                                       ;
+------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 651   ;
; Number of registers using Synchronous Clear  ; 89    ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 546   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 222   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                                                                                                                     ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                       ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                       ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                    ; 1       ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                                                                                                                 ; 5       ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                                                                                                                 ; 2       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                ; 44      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4    ; 4       ;
; Total number of inverted registers = 36                                                                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ov7725_hdmi|ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ov7725_hdmi|ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]   ;
; 20:1               ; 5 bits    ; 65 LEs        ; 40 LEs               ; 25 LEs                 ; Yes        ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]    ;
; 23:1               ; 2 bits    ; 30 LEs        ; 8 LEs                ; 22 LEs                 ; Yes        ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]      ;
; 26:1               ; 8 bits    ; 136 LEs       ; 80 LEs               ; 56 LEs                 ; Yes        ; |ov7725_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |ov7725_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_rgb[0]                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add16                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add16                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ov7725_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|Add16                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_e98:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                  ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                 ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                              ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                               ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                  ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                 ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                              ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                               ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                  ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                 ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                              ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                               ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                  ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                 ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                              ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                               ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                  ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                 ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                              ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                               ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                  ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                 ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                              ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                               ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                    ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                     ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                   ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                 ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                    ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                     ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                   ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                 ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ov7725_hdmi ;
+----------------+----------------------------+-------------------------------+
; Parameter Name ; Value                      ; Type                          ;
+----------------+----------------------------+-------------------------------+
; SLAVE_ADDR     ; 0100001                    ; Unsigned Binary               ;
; BIT_CTRL       ; 0                          ; Unsigned Binary               ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary               ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary               ;
; V_CMOS_DISP    ; 00111100000                ; Unsigned Binary               ;
; H_CMOS_DISP    ; 01010000000                ; Unsigned Binary               ;
+----------------+----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Signed Integer             ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; -2083                     ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------------+
; Parameter Name                ; Value                      ; Type                           ;
+-------------------------------+----------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                        ;
; PLL_TYPE                      ; AUTO                       ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_hdmi ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                        ;
; LOCK_HIGH                     ; 1                          ; Untyped                        ;
; LOCK_LOW                      ; 1                          ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                        ;
; SKIP_VCO                      ; OFF                        ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                        ;
; BANDWIDTH                     ; 0                          ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                        ;
; DOWN_SPREAD                   ; 0                          ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 13                         ; Signed Integer                 ;
; CLK0_MULTIPLY_BY              ; 13                         ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 2                          ; Signed Integer                 ;
; CLK0_DIVIDE_BY                ; 10                         ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                        ;
; DPA_DIVIDER                   ; 0                          ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; VCO_MIN                       ; 0                          ; Untyped                        ;
; VCO_MAX                       ; 0                          ; Untyped                        ;
; VCO_CENTER                    ; 0                          ; Untyped                        ;
; PFD_MIN                       ; 0                          ; Untyped                        ;
; PFD_MAX                       ; 0                          ; Untyped                        ;
; M_INITIAL                     ; 0                          ; Untyped                        ;
; M                             ; 0                          ; Untyped                        ;
; N                             ; 1                          ; Untyped                        ;
; M2                            ; 1                          ; Untyped                        ;
; N2                            ; 1                          ; Untyped                        ;
; SS                            ; 1                          ; Untyped                        ;
; C0_HIGH                       ; 0                          ; Untyped                        ;
; C1_HIGH                       ; 0                          ; Untyped                        ;
; C2_HIGH                       ; 0                          ; Untyped                        ;
; C3_HIGH                       ; 0                          ; Untyped                        ;
; C4_HIGH                       ; 0                          ; Untyped                        ;
; C5_HIGH                       ; 0                          ; Untyped                        ;
; C6_HIGH                       ; 0                          ; Untyped                        ;
; C7_HIGH                       ; 0                          ; Untyped                        ;
; C8_HIGH                       ; 0                          ; Untyped                        ;
; C9_HIGH                       ; 0                          ; Untyped                        ;
; C0_LOW                        ; 0                          ; Untyped                        ;
; C1_LOW                        ; 0                          ; Untyped                        ;
; C2_LOW                        ; 0                          ; Untyped                        ;
; C3_LOW                        ; 0                          ; Untyped                        ;
; C4_LOW                        ; 0                          ; Untyped                        ;
; C5_LOW                        ; 0                          ; Untyped                        ;
; C6_LOW                        ; 0                          ; Untyped                        ;
; C7_LOW                        ; 0                          ; Untyped                        ;
; C8_LOW                        ; 0                          ; Untyped                        ;
; C9_LOW                        ; 0                          ; Untyped                        ;
; C0_INITIAL                    ; 0                          ; Untyped                        ;
; C1_INITIAL                    ; 0                          ; Untyped                        ;
; C2_INITIAL                    ; 0                          ; Untyped                        ;
; C3_INITIAL                    ; 0                          ; Untyped                        ;
; C4_INITIAL                    ; 0                          ; Untyped                        ;
; C5_INITIAL                    ; 0                          ; Untyped                        ;
; C6_INITIAL                    ; 0                          ; Untyped                        ;
; C7_INITIAL                    ; 0                          ; Untyped                        ;
; C8_INITIAL                    ; 0                          ; Untyped                        ;
; C9_INITIAL                    ; 0                          ; Untyped                        ;
; C0_MODE                       ; BYPASS                     ; Untyped                        ;
; C1_MODE                       ; BYPASS                     ; Untyped                        ;
; C2_MODE                       ; BYPASS                     ; Untyped                        ;
; C3_MODE                       ; BYPASS                     ; Untyped                        ;
; C4_MODE                       ; BYPASS                     ; Untyped                        ;
; C5_MODE                       ; BYPASS                     ; Untyped                        ;
; C6_MODE                       ; BYPASS                     ; Untyped                        ;
; C7_MODE                       ; BYPASS                     ; Untyped                        ;
; C8_MODE                       ; BYPASS                     ; Untyped                        ;
; C9_MODE                       ; BYPASS                     ; Untyped                        ;
; C0_PH                         ; 0                          ; Untyped                        ;
; C1_PH                         ; 0                          ; Untyped                        ;
; C2_PH                         ; 0                          ; Untyped                        ;
; C3_PH                         ; 0                          ; Untyped                        ;
; C4_PH                         ; 0                          ; Untyped                        ;
; C5_PH                         ; 0                          ; Untyped                        ;
; C6_PH                         ; 0                          ; Untyped                        ;
; C7_PH                         ; 0                          ; Untyped                        ;
; C8_PH                         ; 0                          ; Untyped                        ;
; C9_PH                         ; 0                          ; Untyped                        ;
; L0_HIGH                       ; 1                          ; Untyped                        ;
; L1_HIGH                       ; 1                          ; Untyped                        ;
; G0_HIGH                       ; 1                          ; Untyped                        ;
; G1_HIGH                       ; 1                          ; Untyped                        ;
; G2_HIGH                       ; 1                          ; Untyped                        ;
; G3_HIGH                       ; 1                          ; Untyped                        ;
; E0_HIGH                       ; 1                          ; Untyped                        ;
; E1_HIGH                       ; 1                          ; Untyped                        ;
; E2_HIGH                       ; 1                          ; Untyped                        ;
; E3_HIGH                       ; 1                          ; Untyped                        ;
; L0_LOW                        ; 1                          ; Untyped                        ;
; L1_LOW                        ; 1                          ; Untyped                        ;
; G0_LOW                        ; 1                          ; Untyped                        ;
; G1_LOW                        ; 1                          ; Untyped                        ;
; G2_LOW                        ; 1                          ; Untyped                        ;
; G3_LOW                        ; 1                          ; Untyped                        ;
; E0_LOW                        ; 1                          ; Untyped                        ;
; E1_LOW                        ; 1                          ; Untyped                        ;
; E2_LOW                        ; 1                          ; Untyped                        ;
; E3_LOW                        ; 1                          ; Untyped                        ;
; L0_INITIAL                    ; 1                          ; Untyped                        ;
; L1_INITIAL                    ; 1                          ; Untyped                        ;
; G0_INITIAL                    ; 1                          ; Untyped                        ;
; G1_INITIAL                    ; 1                          ; Untyped                        ;
; G2_INITIAL                    ; 1                          ; Untyped                        ;
; G3_INITIAL                    ; 1                          ; Untyped                        ;
; E0_INITIAL                    ; 1                          ; Untyped                        ;
; E1_INITIAL                    ; 1                          ; Untyped                        ;
; E2_INITIAL                    ; 1                          ; Untyped                        ;
; E3_INITIAL                    ; 1                          ; Untyped                        ;
; L0_MODE                       ; BYPASS                     ; Untyped                        ;
; L1_MODE                       ; BYPASS                     ; Untyped                        ;
; G0_MODE                       ; BYPASS                     ; Untyped                        ;
; G1_MODE                       ; BYPASS                     ; Untyped                        ;
; G2_MODE                       ; BYPASS                     ; Untyped                        ;
; G3_MODE                       ; BYPASS                     ; Untyped                        ;
; E0_MODE                       ; BYPASS                     ; Untyped                        ;
; E1_MODE                       ; BYPASS                     ; Untyped                        ;
; E2_MODE                       ; BYPASS                     ; Untyped                        ;
; E3_MODE                       ; BYPASS                     ; Untyped                        ;
; L0_PH                         ; 0                          ; Untyped                        ;
; L1_PH                         ; 0                          ; Untyped                        ;
; G0_PH                         ; 0                          ; Untyped                        ;
; G1_PH                         ; 0                          ; Untyped                        ;
; G2_PH                         ; 0                          ; Untyped                        ;
; G3_PH                         ; 0                          ; Untyped                        ;
; E0_PH                         ; 0                          ; Untyped                        ;
; E1_PH                         ; 0                          ; Untyped                        ;
; E2_PH                         ; 0                          ; Untyped                        ;
; E3_PH                         ; 0                          ; Untyped                        ;
; M_PH                          ; 0                          ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; CLK0_COUNTER                  ; G0                         ; Untyped                        ;
; CLK1_COUNTER                  ; G0                         ; Untyped                        ;
; CLK2_COUNTER                  ; G0                         ; Untyped                        ;
; CLK3_COUNTER                  ; G0                         ; Untyped                        ;
; CLK4_COUNTER                  ; G0                         ; Untyped                        ;
; CLK5_COUNTER                  ; G0                         ; Untyped                        ;
; CLK6_COUNTER                  ; E0                         ; Untyped                        ;
; CLK7_COUNTER                  ; E1                         ; Untyped                        ;
; CLK8_COUNTER                  ; E2                         ; Untyped                        ;
; CLK9_COUNTER                  ; E3                         ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; M_TIME_DELAY                  ; 0                          ; Untyped                        ;
; N_TIME_DELAY                  ; 0                          ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                        ;
; VCO_POST_SCALE                ; 0                          ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                        ;
; CBXI_PARAMETER                ; pll_hdmi_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                 ;
+-------------------------------+----------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov7725_dri:u_ov7725_dri ;
+----------------+-----------------------------+-----------------------+
; Parameter Name ; Value                       ; Type                  ;
+----------------+-----------------------------+-----------------------+
; SLAVE_ADDR     ; 0100001                     ; Unsigned Binary       ;
; BIT_CTRL       ; 0                           ; Unsigned Binary       ;
; CLK_FREQ       ; 010111110101111000010000000 ; Unsigned Binary       ;
; I2C_FREQ       ; 111101000010010000          ; Unsigned Binary       ;
+----------------+-----------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg ;
+----------------+---------+---------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                      ;
+----------------+---------+---------------------------------------------------------------------------+
; REG_NUM        ; 1000110 ; Unsigned Binary                                                           ;
+----------------+---------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri ;
+----------------+-----------------------------+-----------------------------------------+
; Parameter Name ; Value                       ; Type                                    ;
+----------------+-----------------------------+-----------------------------------------+
; SLAVE_ADDR     ; 0100001                     ; Unsigned Binary                         ;
; CLK_FREQ       ; 010111110101111000010000000 ; Unsigned Binary                         ;
; I2C_FREQ       ; 111101000010010000          ; Unsigned Binary                         ;
+----------------+-----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WAIT_FRAME     ; 1010  ; Unsigned Binary                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_ilj1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_5mj1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 0000000100 ; Unsigned Binary                                                                                  ;
; TRC_CLK        ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRSC_CLK       ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                                  ;
; TCL_CLK        ; 0000000011 ; Unsigned Binary                                                                                  ;
; TWR_CLK        ; 0000000010 ; Unsigned Binary                                                                                  ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|video_driver:u_video_driver ;
+----------------+-------------+---------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                          ;
+----------------+-------------+---------------------------------------------------------------+
; H_SYNC         ; 00010001000 ; Unsigned Binary                                               ;
; H_BACK         ; 00010100000 ; Unsigned Binary                                               ;
; H_DISP         ; 10000000000 ; Unsigned Binary                                               ;
; H_FRONT        ; 00000011000 ; Unsigned Binary                                               ;
; H_TOTAL        ; 10101000000 ; Unsigned Binary                                               ;
; V_SYNC         ; 00000000110 ; Unsigned Binary                                               ;
; V_BACK         ; 00000011101 ; Unsigned Binary                                               ;
; V_DISP         ; 01100000000 ; Unsigned Binary                                               ;
; V_FRONT        ; 00000000011 ; Unsigned Binary                                               ;
; V_TOTAL        ; 01100100110 ; Unsigned Binary                                               ;
+----------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|video_display:u_video_display ;
+----------------+-------------+-----------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                            ;
+----------------+-------------+-----------------------------------------------------------------+
; V_CMOS_DISP    ; 00111100000 ; Unsigned Binary                                                 ;
; H_CMOS_DISP    ; 01010000000 ; Unsigned Binary                                                 ;
+----------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b ;
+----------------+------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                     ;
+----------------+------------+------------------------------------------------------------------------------------------+
; CTRLTOKEN0     ; 1101010100 ; Unsigned Binary                                                                          ;
; CTRLTOKEN1     ; 0010101011 ; Unsigned Binary                                                                          ;
; CTRLTOKEN2     ; 0101010100 ; Unsigned Binary                                                                          ;
; CTRLTOKEN3     ; 1010101011 ; Unsigned Binary                                                                          ;
+----------------+------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g ;
+----------------+------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                     ;
+----------------+------------+------------------------------------------------------------------------------------------+
; CTRLTOKEN0     ; 1101010100 ; Unsigned Binary                                                                          ;
; CTRLTOKEN1     ; 0010101011 ; Unsigned Binary                                                                          ;
; CTRLTOKEN2     ; 0101010100 ; Unsigned Binary                                                                          ;
; CTRLTOKEN3     ; 1010101011 ; Unsigned Binary                                                                          ;
+----------------+------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r ;
+----------------+------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                     ;
+----------------+------------+------------------------------------------------------------------------------------------+
; CTRLTOKEN0     ; 1101010100 ; Unsigned Binary                                                                          ;
; CTRLTOKEN1     ; 0010101011 ; Unsigned Binary                                                                          ;
; CTRLTOKEN2     ; 0101010100 ; Unsigned Binary                                                                          ;
; CTRLTOKEN3     ; 1010101011 ; Unsigned Binary                                                                          ;
+----------------+------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                          ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                          ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                          ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                          ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                          ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                          ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                          ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                          ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                          ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                          ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                          ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                          ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                               ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                     ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                     ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                            ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                            ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                            ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                               ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                     ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                     ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                            ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                            ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                            ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 2                                              ;
; Entity Instance               ; pll_clk:u_pll_clk|altpll:altpll_component      ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
; Entity Instance               ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                               ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk" ;
+---------------------+-------+----------+--------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                  ;
+---------------------+-------+----------+--------------------------------------------------------------------------+
; paralell_data[9..5] ; Input ; Info     ; Stuck at VCC                                                             ;
; paralell_data[4..0] ; Input ; Info     ; Stuck at GND                                                             ;
+---------------------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                                                                ;
; c1   ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                                                                ;
; c1   ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0" ;
+-------------------+-------+----------+------------------------------------------+
; Port              ; Type  ; Severity ; Details                                  ;
+-------------------+-------+----------+------------------------------------------+
; video_din[18..16] ; Input ; Info     ; Stuck at GND                             ;
; video_din[9..8]   ; Input ; Info     ; Stuck at GND                             ;
; video_din[2..0]   ; Input ; Info     ; Stuck at GND                             ;
+-------------------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_top:u_hdmi_top|video_driver:u_video_driver" ;
+----------+--------+----------+----------------------------------------------+
; Port     ; Type   ; Severity ; Details                                      ;
+----------+--------+----------+----------------------------------------------+
; data_req ; Output ; Info     ; Explicitly unconnected                       ;
+----------+--------+----------+----------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "hdmi_top:u_hdmi_top"         ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; h_disp     ; Output ; Info     ; Explicitly unconnected ;
; v_disp     ; Output ; Info     ; Explicitly unconnected ;
; pixel_xpos ; Output ; Info     ; Explicitly unconnected ;
; pixel_ypos ; Output ; Info     ; Explicitly unconnected ;
; video_vs   ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:u_sdram_top"                                                                                                                                                                           ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_min_addr         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_max_addr         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wr_max_addr[11..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wr_max_addr[23..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_max_addr[17..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_max_addr[18]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wr_max_addr[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wr_max_addr[14]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_max_addr[13]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wr_max_addr[12]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_len[8..0]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_len[9]           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_min_addr         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_max_addr         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_max_addr[11..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_max_addr[23..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_max_addr[17..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_max_addr[18]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_max_addr[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_max_addr[14]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_max_addr[13]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_max_addr[12]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_len[8..0]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_len[9]           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sdram_read_valid    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sdram_pingpang_en   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri"                                                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; bit_ctrl   ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; i2c_rh_wl  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; i2c_addr   ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i2c_addr[15..8]" will be connected to GND. ;
; i2c_data_r ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; i2c_ack    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ov7725_dri:u_ov7725_dri"           ;
+------------------+--------+----------+------------------------+
; Port             ; Type   ; Severity ; Details                ;
+------------------+--------+----------+------------------------+
; cmos_frame_vsync ; Output ; Info     ; Explicitly unconnected ;
; cmos_frame_href  ; Output ; Info     ; Explicitly unconnected ;
+------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ddio_out   ; 8                           ;
; cycloneiii_ff         ; 651                         ;
;     CLR               ; 232                         ;
;     CLR SCLR          ; 79                          ;
;     CLR SLD           ; 13                          ;
;     ENA CLR           ; 212                         ;
;     ENA CLR SCLR      ; 10                          ;
;     plain             ; 105                         ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 1187                        ;
;     arith             ; 234                         ;
;         2 data inputs ; 156                         ;
;         3 data inputs ; 78                          ;
;     normal            ; 953                         ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 54                          ;
;         2 data inputs ; 155                         ;
;         3 data inputs ; 209                         ;
;         4 data inputs ; 527                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Thu Apr 18 17:15:57 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov7725_hdmi -c ov7725_hdmi
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/hdmi/video_driver.v
    Info (12023): Found entity 1: video_driver File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/video_driver.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/hdmi/video_display.v
    Info (12023): Found entity 1: video_display File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/video_display.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/hdmi/serializer_10_to_1.v
    Info (12023): Found entity 1: serializer_10_to_1 File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/serializer_10_to_1.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/hdmi/hdmi_top.v
    Info (12023): Found entity 1: hdmi_top File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/hdmi_top.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/hdmi/dvi_transmitter_top.v
    Info (12023): Found entity 1: dvi_transmitter_top File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/dvi_transmitter_top.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/hdmi/dvi_encoder.v
    Info (12023): Found entity 1: dvi_encoder File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/dvi_encoder.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/hdmi/asyn_rst_syn.v
    Info (12023): Found entity 1: asyn_rst_syn File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/asyn_rst_syn.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/ov7725_dri/ov7725_dri.v
    Info (12023): Found entity 1: ov7725_dri File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_dri/ov7725_dri.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/ov7725_dri/i2c_ov7725_rgb565_cfg.v
    Info (12023): Found entity 1: i2c_ov7725_rgb565_cfg File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_dri/i2c_ov7725_rgb565_cfg.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/ov7725_dri/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_dri/i2c_dri.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/ov7725_dri/cmos_capture_data.v
    Info (12023): Found entity 1: cmos_capture_data File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_dri/cmos_capture_data.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_top.v Line: 22
Info (12021): Found 0 design units, including 0 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/sdram/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/sdram/sdram_fifo_ctrl.v
    Info (12023): Found entity 1: sdram_fifo_ctrl File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_fifo_ctrl.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/sdram/sdram_data.v
    Info (12023): Found entity 1: sdram_data File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_data.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_ctrl.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/sdram/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_controller.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/sdram/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_cmd.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /zeyi/fpga/ep4c/finalize/7_ov7725_hdmi/rtl/ov7725_hdmi.v
    Info (12023): Found entity 1: ov7725_hdmi File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_hdmi.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_clk/pll_clk.v
    Info (12023): Found entity 1: pll_clk File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/pll_clk/pll_clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_hdmi/pll_hdmi.v
    Info (12023): Found entity 1: pll_hdmi File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/pll_hdmi/pll_hdmi.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rdfifo/rdfifo.v
    Info (12023): Found entity 1: rdfifo File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/rdfifo/rdfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/wrfifo/wrfifo.v
    Info (12023): Found entity 1: wrfifo File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/wrfifo/wrfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ddio_out/ddio_out.v
    Info (12023): Found entity 1: ddio_out File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/ddio_out/ddio_out.v Line: 39
Info (12127): Elaborating entity "ov7725_hdmi" for the top level hierarchy
Info (12128): Elaborating entity "pll_clk" for hierarchy "pll_clk:u_pll_clk" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_hdmi.v Line: 104
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/pll_clk/pll_clk.v Line: 111
Info (12130): Elaborated megafunction instantiation "pll_clk:u_pll_clk|altpll:altpll_component" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/pll_clk/pll_clk.v Line: 111
Info (12133): Instantiated megafunction "pll_clk:u_pll_clk|altpll:altpll_component" with the following parameter: File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/pll_clk/pll_clk.v Line: 111
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2083"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/pll_clk_altpll.v Line: 30
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pll_hdmi" for hierarchy "pll_hdmi:pll_hdmi_inst" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_hdmi.v Line: 112
Info (12128): Elaborating entity "altpll" for hierarchy "pll_hdmi:pll_hdmi_inst|altpll:altpll_component" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/pll_hdmi/pll_hdmi.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi_inst|altpll:altpll_component" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/pll_hdmi/pll_hdmi.v Line: 107
Info (12133): Instantiated megafunction "pll_hdmi:pll_hdmi_inst|altpll:altpll_component" with the following parameter: File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/pll_hdmi/pll_hdmi.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "13"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_hdmi"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_hdmi_altpll.v
    Info (12023): Found entity 1: pll_hdmi_altpll File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/pll_hdmi_altpll.v Line: 30
Info (12128): Elaborating entity "pll_hdmi_altpll" for hierarchy "pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "ov7725_dri" for hierarchy "ov7725_dri:u_ov7725_dri" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_hdmi.v Line: 132
Info (12128): Elaborating entity "i2c_ov7725_rgb565_cfg" for hierarchy "ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_dri/ov7725_dri.v Line: 69
Info (12128): Elaborating entity "i2c_dri" for hierarchy "ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_dri/ov7725_dri.v Line: 92
Warning (10230): Verilog HDL assignment warning at i2c_dri.v(84): truncated value with size 27 to match size of target (9) File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_dri/i2c_dri.v Line: 84
Info (12128): Elaborating entity "cmos_capture_data" for hierarchy "ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_dri/ov7725_dri.v Line: 107
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:u_sdram_top" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_hdmi.v Line: 175
Info (12128): Elaborating entity "sdram_fifo_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_top.v Line: 119
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_fifo_ctrl.v Line: 263
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/wrfifo/wrfifo.v Line: 84
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/wrfifo/wrfifo.v Line: 84
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter: File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/wrfifo/wrfifo.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ilj1.tdf
    Info (12023): Found entity 1: dcfifo_ilj1 File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_ilj1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_ilj1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/a_gray2bin_7ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_ilj1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/a_graycounter_677.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_ilj1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/a_graycounter_2lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_ilj1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8271.tdf
    Info (12023): Found entity 1: altsyncram_8271 File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/altsyncram_8271.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8271" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_ilj1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_brp" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_ilj1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8 File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/alt_synch_pipe_vd8.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_ilj1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/alt_synch_pipe_vd8.tdf Line: 34
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_ilj1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66 File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/cmpr_c66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_ilj1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/cmpr_b66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_ilj1.tdf Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_ilj1.tdf Line: 90
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_fifo_ctrl.v Line: 279
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/rdfifo/rdfifo.v Line: 84
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/rdfifo/rdfifo.v Line: 84
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter: File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/rdfifo/rdfifo.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_5mj1.tdf
    Info (12023): Found entity 1: dcfifo_5mj1 File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_5mj1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_5mj1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e98 File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/alt_synch_pipe_e98.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_e98" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_e98:rs_dgwp" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_5mj1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8 File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/alt_synch_pipe_0e8.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dcfifo_5mj1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/alt_synch_pipe_0e8.tdf Line: 34
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_top.v Line: 151
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_controller.v Line: 80
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_controller.v Line: 104
Info (12128): Elaborating entity "sdram_data" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/sdram/sdram_controller.v Line: 117
Info (12128): Elaborating entity "hdmi_top" for hierarchy "hdmi_top:u_hdmi_top" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_hdmi.v Line: 194
Info (12128): Elaborating entity "video_driver" for hierarchy "hdmi_top:u_hdmi_top|video_driver:u_video_driver" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/hdmi_top.v Line: 76
Warning (10230): Verilog HDL assignment warning at video_driver.v(100): truncated value with size 12 to match size of target (11) File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/video_driver.v Line: 100
Warning (10230): Verilog HDL assignment warning at video_driver.v(110): truncated value with size 12 to match size of target (11) File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/video_driver.v Line: 110
Info (12128): Elaborating entity "video_display" for hierarchy "hdmi_top:u_hdmi_top|video_display:u_video_display" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/hdmi_top.v Line: 91
Warning (10230): Verilog HDL assignment warning at video_display.v(58): truncated value with size 32 to match size of target (11) File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/video_display.v Line: 58
Warning (10230): Verilog HDL assignment warning at video_display.v(61): truncated value with size 32 to match size of target (11) File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/video_display.v Line: 61
Warning (10230): Verilog HDL assignment warning at video_display.v(64): truncated value with size 32 to match size of target (11) File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/video_display.v Line: 64
Warning (10230): Verilog HDL assignment warning at video_display.v(67): truncated value with size 32 to match size of target (11) File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/video_display.v Line: 67
Info (12128): Elaborating entity "dvi_transmitter_top" for hierarchy "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/hdmi_top.v Line: 108
Info (12128): Elaborating entity "asyn_rst_syn" for hierarchy "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/dvi_transmitter_top.v Line: 64
Info (12128): Elaborating entity "dvi_encoder" for hierarchy "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/dvi_transmitter_top.v Line: 76
Info (12128): Elaborating entity "serializer_10_to_1" for hierarchy "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/dvi_transmitter_top.v Line: 107
Info (12128): Elaborating entity "ddio_out" for hierarchy "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/hdmi/serializer_10_to_1.v Line: 80
Info (12128): Elaborating entity "altddio_out" for hierarchy "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/ddio_out/ddio_out.v Line: 64
Info (12130): Elaborated megafunction instantiation "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component" File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/ddio_out/ddio_out.v Line: 64
Info (12133): Instantiated megafunction "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/ipcore/ddio_out/ddio_out.v Line: 64
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf
    Info (12023): Found entity 1: ddio_out_p9j File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/db/ddio_out_p9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_p9j" for hierarchy "hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_dri/i2c_dri.v Line: 43
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cam_rst_n" is stuck at VCC File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_hdmi.v Line: 30
    Warning (13410): Pin "cam_sgm_ctrl" is stuck at VCC File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_hdmi.v Line: 31
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_hdmi.v Line: 42
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/rtl/ov7725_hdmi.v Line: 42
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/output_files/ov7725_hdmi.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1486 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1378 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4945 megabytes
    Info: Processing ended: Thu Apr 18 17:16:15 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/ZEYI/FPGA/EP4C/Finalize/7_ov7725_hdmi/prj/output_files/ov7725_hdmi.map.smsg.


