Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Feb 17 21:48:47 2017
| Host         : user-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fmc_imageon_gs_wrapper_timing_summary_routed.rpt -rpx fmc_imageon_gs_wrapper_timing_summary_routed.rpx
| Design       : fmc_imageon_gs_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.520        0.000                      0                66053        0.050        0.000                      0                65909        0.264        0.000                       0                 28558  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_fpga_0               {0.000 10.000}       20.000          50.000          
clk_fpga_1               {0.000 3.365}        6.730           148.588         
clk_fpga_2               {0.000 2.500}        5.000           200.000         
fmc_imageon_vclk_l       {0.000 3.365}        6.730           148.588         
  vita_clk_div4_l_n_0_1  {0.000 13.460}       26.920          37.147          
fmc_imageon_vclk_r       {0.000 3.365}        6.730           148.588         
  vita_clk_div4_l_n_0    {0.000 13.460}       26.920          37.147          
fmc_vita_ser_clk_l       {0.000 1.346}        2.692           371.471         
  CLKDIV_c_0_1           {0.000 5.384}        13.460          74.294          
fmc_vita_ser_clk_r       {0.000 1.346}        2.692           371.471         
  CLKDIV_c_0             {0.000 5.384}        13.460          74.294          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                     6.909        0.000                      0                14831        0.053        0.000                      0                14831        8.750        0.000                       0                  6460  
clk_fpga_1                     0.520        0.000                      0                28710        0.054        0.000                      0                28710        2.115        0.000                       0                 11284  
clk_fpga_2                                                                                                                                                                 0.264        0.000                       0                     2  
fmc_imageon_vclk_l             0.916        0.000                      0                 6889        0.055        0.000                      0                 6889        2.385        0.000                       0                  3187  
  vita_clk_div4_l_n_0_1       17.796        0.000                      0                 3287        0.111        0.000                      0                 3287       12.480        0.000                       0                  2023  
fmc_imageon_vclk_r             0.570        0.000                      0                 6889        0.050        0.000                      0                 6889        2.385        0.000                       0                  3187  
  vita_clk_div4_l_n_0         18.577        0.000                      0                 3287        0.119        0.000                      0                 3287       12.480        0.000                       0                  2023  
fmc_vita_ser_clk_l                                                                                                                                                         1.025        0.000                       0                    22  
  CLKDIV_c_0_1                 8.609        0.000                      0                  232        0.121        0.000                      0                  232        4.884        0.000                       0                   174  
fmc_vita_ser_clk_r                                                                                                                                                         1.025        0.000                       0                    22  
  CLKDIV_c_0                  10.073        0.000                      0                  232        0.121        0.000                      0                  232        4.884        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1             clk_fpga_0                   5.012        0.000                      0                   68                                                                        
clk_fpga_0             clk_fpga_1                  18.026        0.000                      0                   76                                                                        
vita_clk_div4_l_n_0_1  fmc_imageon_vclk_l           2.585        0.000                      0                   16        0.803        0.000                      0                   16  
fmc_imageon_vclk_l     vita_clk_div4_l_n_0_1        2.783        0.000                      0                   16        0.597        0.000                      0                   16  
CLKDIV_c_0_1           vita_clk_div4_l_n_0_1        5.842        0.000                      0                   55        1.251        0.000                      0                   55  
vita_clk_div4_l_n_0    fmc_imageon_vclk_r           2.706        0.000                      0                   16        0.782        0.000                      0                   16  
fmc_imageon_vclk_r     vita_clk_div4_l_n_0          2.600        0.000                      0                   16        0.850        0.000                      0                   16  
CLKDIV_c_0             vita_clk_div4_l_n_0          5.747        0.000                      0                   55        0.936        0.000                      0                   55  
vita_clk_div4_l_n_0_1  CLKDIV_c_0_1                 7.027        0.000                      0                   36        1.019        0.000                      0                   36  
vita_clk_div4_l_n_0    CLKDIV_c_0                   7.249        0.000                      0                   36        1.010        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      CLKDIV_c_0             CLKDIV_c_0                   3.251        0.000                      0                    5        3.511        0.000                      0                    5  
**async_default**      CLKDIV_c_0_1           CLKDIV_c_0_1                 2.905        0.000                      0                    5        3.010        0.000                      0                    5  
**async_default**      clk_fpga_0             clk_fpga_0                  16.219        0.000                      0                  680        0.235        0.000                      0                  680  
**async_default**      clk_fpga_1             clk_fpga_1                   4.199        0.000                      0                   18        0.381        0.000                      0                   18  
**async_default**      fmc_imageon_vclk_l     fmc_imageon_vclk_l           3.138        0.000                      0                  174        0.331        0.000                      0                  174  
**async_default**      vita_clk_div4_l_n_0_1  fmc_imageon_vclk_l           0.595        0.000                      0                    2        1.961        0.000                      0                    2  
**async_default**      fmc_imageon_vclk_r     fmc_imageon_vclk_r           3.070        0.000                      0                  174        0.323        0.000                      0                  174  
**async_default**      vita_clk_div4_l_n_0    fmc_imageon_vclk_r           1.880        0.000                      0                    2        1.344        0.000                      0                    2  
**async_default**      CLKDIV_c_0             vita_clk_div4_l_n_0          6.864        0.000                      0                    5        1.424        0.000                      0                    5  
**async_default**      fmc_imageon_vclk_r     vita_clk_div4_l_n_0          3.363        0.000                      0                   23        0.610        0.000                      0                   23  
**async_default**      vita_clk_div4_l_n_0    vita_clk_div4_l_n_0         22.842        0.000                      0                  125        0.330        0.000                      0                  125  
**async_default**      CLKDIV_c_0_1           vita_clk_div4_l_n_0_1        6.514        0.000                      0                    5        0.934        0.000                      0                    5  
**async_default**      fmc_imageon_vclk_l     vita_clk_div4_l_n_0_1        4.294        0.000                      0                   23        0.311        0.000                      0                   23  
**async_default**      vita_clk_div4_l_n_0_1  vita_clk_div4_l_n_0_1       23.529        0.000                      0                  125        0.320        0.000                      0                  125  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg10_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.602ns  (logic 1.450ns (11.506%)  route 11.152ns (88.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 21.620 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=86, routed)         11.152    14.339    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X96Y37         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg10_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.620    21.620    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X96Y37         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg10_reg[6]/C
                         clock pessimism              0.000    21.620    
                         clock uncertainty           -0.302    21.318    
    SLICE_X96Y37         FDRE (Setup_fdre_C_D)       -0.071    21.247    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg10_reg[6]
  -------------------------------------------------------------------
                         required time                         21.247    
                         arrival time                         -14.339    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.433ns  (logic 1.450ns (11.662%)  route 10.983ns (88.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 21.619 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=86, routed)         10.983    14.170    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X96Y35         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.619    21.619    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X96Y35         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[6]/C
                         clock pessimism              0.000    21.619    
                         clock uncertainty           -0.302    21.317    
    SLICE_X96Y35         FDRE (Setup_fdre_C_D)       -0.028    21.289    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[6]
  -------------------------------------------------------------------
                         required time                         21.289    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg13_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.317ns  (logic 1.450ns (11.773%)  route 10.867ns (88.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 21.623 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=86, routed)         10.867    14.054    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X100Y39        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg13_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.623    21.623    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X100Y39        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg13_reg[6]/C
                         clock pessimism              0.000    21.623    
                         clock uncertainty           -0.302    21.321    
    SLICE_X100Y39        FDRE (Setup_fdre_C_D)       -0.028    21.293    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg13_reg[6]
  -------------------------------------------------------------------
                         required time                         21.293    
                         arrival time                         -14.054    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.060ns  (logic 1.830ns (15.175%)  route 10.230ns (84.825%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 21.619 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.071 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          1.734     4.805    fmc_imageon_gs_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.124     4.929 r  fmc_imageon_gs_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.685     5.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y80         LUT4 (Prop_lut4_I2_O)        0.124     5.738 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          3.900     9.638    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_0
    SLICE_X85Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4[3]_i_2/O
                         net (fo=14, routed)          2.514    12.276    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4[3]_i_2_n_0
    SLICE_X106Y42        LUT5 (Prop_lut5_I4_O)        0.124    12.400 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[15]_i_1/O
                         net (fo=8, routed)           1.397    13.796    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[15]_i_1_n_0
    SLICE_X99Y34         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.619    21.619    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X99Y34         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[8]/C
                         clock pessimism              0.000    21.619    
                         clock uncertainty           -0.302    21.317    
    SLICE_X99Y34         FDRE (Setup_fdre_C_CE)      -0.205    21.112    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[8]
  -------------------------------------------------------------------
                         required time                         21.112    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.060ns  (logic 1.830ns (15.175%)  route 10.230ns (84.825%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 21.619 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.071 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          1.734     4.805    fmc_imageon_gs_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.124     4.929 r  fmc_imageon_gs_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.685     5.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y80         LUT4 (Prop_lut4_I2_O)        0.124     5.738 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          3.900     9.638    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_0
    SLICE_X85Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4[3]_i_2/O
                         net (fo=14, routed)          2.514    12.276    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4[3]_i_2_n_0
    SLICE_X106Y42        LUT5 (Prop_lut5_I4_O)        0.124    12.400 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[15]_i_1/O
                         net (fo=8, routed)           1.397    13.796    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[15]_i_1_n_0
    SLICE_X99Y34         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.619    21.619    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X99Y34         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[9]/C
                         clock pessimism              0.000    21.619    
                         clock uncertainty           -0.302    21.317    
    SLICE_X99Y34         FDRE (Setup_fdre_C_CE)      -0.205    21.112    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[9]
  -------------------------------------------------------------------
                         required time                         21.112    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.130ns  (logic 1.450ns (11.954%)  route 10.680ns (88.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=60, routed)         10.680    13.866    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X97Y74         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.591    21.591    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X97Y74         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[12]/C
                         clock pessimism              0.014    21.605    
                         clock uncertainty           -0.302    21.303    
    SLICE_X97Y74         FDRE (Setup_fdre_C_D)       -0.105    21.198    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[12]
  -------------------------------------------------------------------
                         required time                         21.198    
                         arrival time                         -13.866    
  -------------------------------------------------------------------
                         slack                                  7.331    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.130ns  (logic 1.450ns (11.954%)  route 10.680ns (88.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 21.622 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=86, routed)         10.680    13.867    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X98Y38         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.622    21.622    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X98Y38         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[6]/C
                         clock pessimism              0.000    21.622    
                         clock uncertainty           -0.302    21.320    
    SLICE_X98Y38         FDRE (Setup_fdre_C_D)       -0.013    21.307    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[6]
  -------------------------------------------------------------------
                         required time                         21.307    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.932ns  (logic 1.450ns (12.153%)  route 10.482ns (87.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 21.603 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=86, routed)         10.482    13.668    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X95Y86         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.603    21.603    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y86         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[6]/C
                         clock pessimism              0.014    21.617    
                         clock uncertainty           -0.302    21.315    
    SLICE_X95Y86         FDRE (Setup_fdre_C_D)       -0.105    21.210    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[6]
  -------------------------------------------------------------------
                         required time                         21.210    
                         arrival time                         -13.668    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.073ns  (logic 1.450ns (12.011%)  route 10.623ns (87.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 21.668 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=60, routed)         10.623    13.809    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X108Y76        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.668    21.668    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X108Y76        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[12]/C
                         clock pessimism              0.014    21.682    
                         clock uncertainty           -0.302    21.380    
    SLICE_X108Y76        FDRE (Setup_fdre_C_D)       -0.028    21.352    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[12]
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                         -13.809    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.574ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.967ns  (logic 1.450ns (12.117%)  route 10.517ns (87.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 21.622 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=86, routed)         10.517    13.703    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X95Y39         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.622    21.622    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y39         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[6]/C
                         clock pessimism              0.000    21.622    
                         clock uncertainty           -0.302    21.320    
    SLICE_X95Y39         FDRE (Setup_fdre_C_D)       -0.043    21.277    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[6]
  -------------------------------------------------------------------
                         required time                         21.277    
                         arrival time                         -13.703    
  -------------------------------------------------------------------
                         slack                                  7.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.895%)  route 0.212ns (60.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.656     0.656    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     0.797 r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.212     1.010    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X30Y98         SRLC32E                                      r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.845     0.845    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.005     0.840    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.957    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdhh2ki5riz55csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsijpqboi5eimataprd2rcbx2kgp5yui/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.300%)  route 0.206ns (61.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.547     0.547    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsaaarmk
    SLICE_X52Y83         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdhh2ki5riz55csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.128     0.675 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdhh2ki5riz55csa/Q
                         net (fo=1, routed)           0.206     0.881    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsahfcp2daeya[5]
    SLICE_X48Y82         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsijpqboi5eimataprd2rcbx2kgp5yui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.816     0.816    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsaaarmk
    SLICE_X48Y82         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsijpqboi5eimataprd2rcbx2kgp5yui/C
                         clock pessimism             -0.005     0.811    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.016     0.827    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsijpqboi5eimataprd2rcbx2kgp5yui
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdhh2ki5rizy25rja/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsfjpqboi5eimataprd2rcbx2kgohh2ki/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.434%)  route 0.205ns (61.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.548     0.548    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsaaarmk
    SLICE_X52Y84         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdhh2ki5rizy25rja/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.128     0.676 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdhh2ki5rizy25rja/Q
                         net (fo=1, routed)           0.205     0.881    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsahfcp2daeya[22]
    SLICE_X49Y83         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsfjpqboi5eimataprd2rcbx2kgohh2ki/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.817     0.817    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsaaarmk
    SLICE_X49Y83         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsfjpqboi5eimataprd2rcbx2kgohh2ki/C
                         clock pessimism             -0.005     0.812    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.013     0.825    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsfjpqboi5eimataprd2rcbx2kgohh2ki
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.746%)  route 0.238ns (59.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.551     0.551    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X50Y90         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][5]/Q
                         net (fo=1, routed)           0.238     0.953    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[5]
    SLICE_X48Y86         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.819     0.819    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X48Y86         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.076     0.890    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.577     0.577    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     0.774    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y99         SRLC32E                                      r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.845     0.845    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y99         SRLC32E                                      r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.255     0.590    
    SLICE_X30Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.707    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdhh2ki5ri0b5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5eimataprd2rcbx2kgqpyui/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.953%)  route 0.218ns (63.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.546     0.546    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsaaarmk
    SLICE_X51Y82         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdhh2ki5ri0b5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.128     0.674 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdhh2ki5ri0b5csa/Q
                         net (fo=1, routed)           0.218     0.892    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsahfcp2daeya[6]
    SLICE_X47Y81         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5eimataprd2rcbx2kgqpyui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.815     0.815    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsaaarmk
    SLICE_X47Y81         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5eimataprd2rcbx2kgqpyui/C
                         clock pessimism             -0.005     0.810    
    SLICE_X47Y81         FDRE (Hold_fdre_C_D)         0.013     0.823    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5eimataprd2rcbx2kgqpyui
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdhh2ki5rizz5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsijpqboi5eimataprd2rcbx2kgopyui/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.546     0.546    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsaaarmk
    SLICE_X52Y82         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdhh2ki5rizz5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.128     0.674 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdhh2ki5rizz5csa/Q
                         net (fo=1, routed)           0.223     0.897    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsahfcp2daeya[2]
    SLICE_X48Y81         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsijpqboi5eimataprd2rcbx2kgopyui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.815     0.815    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsaaarmk
    SLICE_X48Y81         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsijpqboi5eimataprd2rcbx2kgopyui/C
                         clock pessimism             -0.005     0.810    
    SLICE_X48Y81         FDRE (Hold_fdre_C_D)         0.013     0.823    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsijpqboi5eimataprd2rcbx2kgopyui
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdhh2ki5rizy15rja/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5eimataprd2rcbx2kgog52ki/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.757%)  route 0.230ns (64.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.547     0.547    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsaaarmk
    SLICE_X52Y83         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdhh2ki5rizy15rja/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.128     0.675 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdhh2ki5rizy15rja/Q
                         net (fo=1, routed)           0.230     0.905    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsahfcp2daeya[21]
    SLICE_X47Y83         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5eimataprd2rcbx2kgog52ki/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.817     0.817    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsaaarmk
    SLICE_X47Y83         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5eimataprd2rcbx2kgog52ki/C
                         clock pessimism             -0.005     0.812    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.017     0.829    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5eimataprd2rcbx2kgog52ki
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.576     0.576    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y95         FDRE                                         r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.164     0.740 r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.112     0.852    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y96         SRLC32E                                      r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.844     0.844    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.252     0.592    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.775    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.849%)  route 0.276ns (66.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.566     0.566    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDCE (Prop_fdce_C_Q)         0.141     0.707 r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.276     0.982    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X26Y72         RAMD32                                       r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.830     0.830    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X26Y72         RAMD32                                       r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.234     0.596    
    SLICE_X26Y72         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.905    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X30Y59  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X30Y59  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X26Y58  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X28Y59  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X31Y59  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X30Y59  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/firstDynStartSeen_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X28Y60  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X28Y60  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X28Y60  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X28Y60  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y80  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y80  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X26Y70  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y82  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y82  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum25rja/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 1.981ns (35.992%)  route 3.523ns (64.008%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 8.197 - 6.730 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.648     1.648    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X46Y25         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum25rja/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     2.166 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum25rja/Q
                         net (fo=12, routed)          1.057     3.223    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsiits12cgu5zceda[2]
    SLICE_X47Y28         LUT4 (Prop_lut4_I1_O)        0.124     3.347 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsifsbuj4bdkp2tbprd3apb/O
                         net (fo=1, routed)           0.000     3.347    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsifsbuj4bdkp2tbprd3ap5rx20
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.897 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsffsbuj4bdkp2tbpseig5chz1a/CO[3]
                         net (fo=1, routed)           0.000     3.897    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnfsbuj4bdkp2tbpseig5chz1a5dpzk
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.125 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsffsbuj4bdkp2tbpseig5chzxa/CO[2]
                         net (fo=1, routed)           0.821     4.947    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfde4i42opran
    SLICE_X48Y23         LUT3 (Prop_lut3_I2_O)        0.313     5.260 f  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsifsbuj4bdkp2tbprd3b/O
                         net (fo=1, routed)           0.322     5.582    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnbdrp2cgu5zcedpyum1opyui
    SLICE_X50Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.706 f  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.662     6.368    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X53Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.492 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.660     7.152    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X51Y26         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.467     8.197    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X51Y26         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui/C
                         clock pessimism              0.014     8.211    
                         clock uncertainty           -0.111     8.101    
    SLICE_X51Y26         FDRE (Setup_fdre_C_R)       -0.429     7.672    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum25rja/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 1.981ns (35.992%)  route 3.523ns (64.008%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 8.197 - 6.730 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.648     1.648    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X46Y25         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum25rja/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     2.166 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum25rja/Q
                         net (fo=12, routed)          1.057     3.223    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsiits12cgu5zceda[2]
    SLICE_X47Y28         LUT4 (Prop_lut4_I1_O)        0.124     3.347 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsifsbuj4bdkp2tbprd3apb/O
                         net (fo=1, routed)           0.000     3.347    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsifsbuj4bdkp2tbprd3ap5rx20
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.897 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsffsbuj4bdkp2tbpseig5chz1a/CO[3]
                         net (fo=1, routed)           0.000     3.897    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnfsbuj4bdkp2tbpseig5chz1a5dpzk
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.125 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsffsbuj4bdkp2tbpseig5chzxa/CO[2]
                         net (fo=1, routed)           0.821     4.947    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfde4i42opran
    SLICE_X48Y23         LUT3 (Prop_lut3_I2_O)        0.313     5.260 f  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsifsbuj4bdkp2tbprd3b/O
                         net (fo=1, routed)           0.322     5.582    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnbdrp2cgu5zcedpyum1opyui
    SLICE_X50Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.706 f  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.662     6.368    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X53Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.492 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.660     7.152    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X51Y26         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.467     8.197    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X51Y26         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja/C
                         clock pessimism              0.014     8.211    
                         clock uncertainty           -0.111     8.101    
    SLICE_X51Y26         FDRE (Setup_fdre_C_R)       -0.429     7.672    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyuna5rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.138ns (21.552%)  route 4.142ns (78.448%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 8.275 - 6.730 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.914     1.914    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X82Y102        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.518     2.432 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/Q
                         net (fo=2, routed)           0.930     3.362    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyi
    SLICE_X81Y110        LUT5 (Prop_lut5_I4_O)        0.124     3.486 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4nb/O
                         net (fo=49, routed)          0.592     4.079    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnlbbf
    SLICE_X81Y112        LUT6 (Prop_lut6_I3_O)        0.124     4.203 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21nb/O
                         net (fo=1, routed)           0.425     4.628    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21n5rx20
    SLICE_X80Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnfsbuj4bdkp2tbprd3a/O
                         net (fo=1, routed)           0.983     5.735    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsffsbuj4bdkp2tbprd3a5dpzk
    SLICE_X82Y101        LUT5 (Prop_lut5_I0_O)        0.124     5.859 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.573     6.432    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X82Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.638     7.194    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X81Y95         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyuna5rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.545     8.275    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X81Y95         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyuna5rja/C
                         clock pessimism              0.014     8.289    
                         clock uncertainty           -0.111     8.178    
    SLICE_X81Y95         FDRE (Setup_fdre_C_R)       -0.429     7.749    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyuna5rja
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.138ns (21.552%)  route 4.142ns (78.448%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 8.275 - 6.730 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.914     1.914    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X82Y102        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.518     2.432 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/Q
                         net (fo=2, routed)           0.930     3.362    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyi
    SLICE_X81Y110        LUT5 (Prop_lut5_I4_O)        0.124     3.486 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4nb/O
                         net (fo=49, routed)          0.592     4.079    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnlbbf
    SLICE_X81Y112        LUT6 (Prop_lut6_I3_O)        0.124     4.203 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21nb/O
                         net (fo=1, routed)           0.425     4.628    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21n5rx20
    SLICE_X80Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnfsbuj4bdkp2tbprd3a/O
                         net (fo=1, routed)           0.983     5.735    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsffsbuj4bdkp2tbprd3a5dpzk
    SLICE_X82Y101        LUT5 (Prop_lut5_I0_O)        0.124     5.859 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.573     6.432    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X82Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.638     7.194    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X81Y95         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.545     8.275    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X81Y95         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja/C
                         clock pessimism              0.014     8.289    
                         clock uncertainty           -0.111     8.178    
    SLICE_X81Y95         FDRE (Setup_fdre_C_R)       -0.429     7.749    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum45rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.138ns (21.552%)  route 4.142ns (78.448%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 8.275 - 6.730 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.914     1.914    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X82Y102        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.518     2.432 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/Q
                         net (fo=2, routed)           0.930     3.362    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyi
    SLICE_X81Y110        LUT5 (Prop_lut5_I4_O)        0.124     3.486 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4nb/O
                         net (fo=49, routed)          0.592     4.079    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnlbbf
    SLICE_X81Y112        LUT6 (Prop_lut6_I3_O)        0.124     4.203 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21nb/O
                         net (fo=1, routed)           0.425     4.628    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21n5rx20
    SLICE_X80Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnfsbuj4bdkp2tbprd3a/O
                         net (fo=1, routed)           0.983     5.735    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsffsbuj4bdkp2tbprd3a5dpzk
    SLICE_X82Y101        LUT5 (Prop_lut5_I0_O)        0.124     5.859 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.573     6.432    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X82Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.638     7.194    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X81Y95         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum45rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.545     8.275    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X81Y95         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum45rja/C
                         clock pessimism              0.014     8.289    
                         clock uncertainty           -0.111     8.178    
    SLICE_X81Y95         FDRE (Setup_fdre_C_R)       -0.429     7.749    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum45rja
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum55rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.138ns (21.552%)  route 4.142ns (78.448%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 8.275 - 6.730 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.914     1.914    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X82Y102        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.518     2.432 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/Q
                         net (fo=2, routed)           0.930     3.362    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyi
    SLICE_X81Y110        LUT5 (Prop_lut5_I4_O)        0.124     3.486 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4nb/O
                         net (fo=49, routed)          0.592     4.079    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnlbbf
    SLICE_X81Y112        LUT6 (Prop_lut6_I3_O)        0.124     4.203 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21nb/O
                         net (fo=1, routed)           0.425     4.628    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21n5rx20
    SLICE_X80Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnfsbuj4bdkp2tbprd3a/O
                         net (fo=1, routed)           0.983     5.735    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsffsbuj4bdkp2tbprd3a5dpzk
    SLICE_X82Y101        LUT5 (Prop_lut5_I0_O)        0.124     5.859 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.573     6.432    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X82Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.638     7.194    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X81Y95         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum55rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.545     8.275    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X81Y95         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum55rja/C
                         clock pessimism              0.014     8.289    
                         clock uncertainty           -0.111     8.178    
    SLICE_X81Y95         FDRE (Setup_fdre_C_R)       -0.429     7.749    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum55rja
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunb5rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.138ns (21.955%)  route 4.045ns (78.045%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 8.276 - 6.730 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.914     1.914    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X82Y102        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.518     2.432 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/Q
                         net (fo=2, routed)           0.930     3.362    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyi
    SLICE_X81Y110        LUT5 (Prop_lut5_I4_O)        0.124     3.486 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4nb/O
                         net (fo=49, routed)          0.592     4.079    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnlbbf
    SLICE_X81Y112        LUT6 (Prop_lut6_I3_O)        0.124     4.203 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21nb/O
                         net (fo=1, routed)           0.425     4.628    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21n5rx20
    SLICE_X80Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnfsbuj4bdkp2tbprd3a/O
                         net (fo=1, routed)           0.983     5.735    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsffsbuj4bdkp2tbprd3a5dpzk
    SLICE_X82Y101        LUT5 (Prop_lut5_I0_O)        0.124     5.859 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.573     6.432    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X82Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.541     7.097    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X82Y96         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunb5rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.546     8.276    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X82Y96         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunb5rja/C
                         clock pessimism              0.014     8.290    
                         clock uncertainty           -0.111     8.179    
    SLICE_X82Y96         FDRE (Setup_fdre_C_R)       -0.524     7.655    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunb5rja
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunc5rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.138ns (21.955%)  route 4.045ns (78.045%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 8.276 - 6.730 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.914     1.914    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X82Y102        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.518     2.432 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/Q
                         net (fo=2, routed)           0.930     3.362    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyi
    SLICE_X81Y110        LUT5 (Prop_lut5_I4_O)        0.124     3.486 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4nb/O
                         net (fo=49, routed)          0.592     4.079    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnlbbf
    SLICE_X81Y112        LUT6 (Prop_lut6_I3_O)        0.124     4.203 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21nb/O
                         net (fo=1, routed)           0.425     4.628    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21n5rx20
    SLICE_X80Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnfsbuj4bdkp2tbprd3a/O
                         net (fo=1, routed)           0.983     5.735    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsffsbuj4bdkp2tbprd3a5dpzk
    SLICE_X82Y101        LUT5 (Prop_lut5_I0_O)        0.124     5.859 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.573     6.432    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X82Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.541     7.097    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X82Y96         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunc5rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.546     8.276    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X82Y96         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunc5rja/C
                         clock pessimism              0.014     8.290    
                         clock uncertainty           -0.111     8.179    
    SLICE_X82Y96         FDRE (Setup_fdre_C_R)       -0.524     7.655    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunc5rja
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.138ns (21.955%)  route 4.045ns (78.045%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 8.276 - 6.730 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.914     1.914    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X82Y102        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.518     2.432 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/Q
                         net (fo=2, routed)           0.930     3.362    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyi
    SLICE_X81Y110        LUT5 (Prop_lut5_I4_O)        0.124     3.486 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4nb/O
                         net (fo=49, routed)          0.592     4.079    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnlbbf
    SLICE_X81Y112        LUT6 (Prop_lut6_I3_O)        0.124     4.203 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21nb/O
                         net (fo=1, routed)           0.425     4.628    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21n5rx20
    SLICE_X80Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnfsbuj4bdkp2tbprd3a/O
                         net (fo=1, routed)           0.983     5.735    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsffsbuj4bdkp2tbprd3a5dpzk
    SLICE_X82Y101        LUT5 (Prop_lut5_I0_O)        0.124     5.859 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.573     6.432    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X82Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.541     7.097    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X82Y96         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.546     8.276    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X82Y96         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui/C
                         clock pessimism              0.014     8.290    
                         clock uncertainty           -0.111     8.179    
    SLICE_X82Y96         FDRE (Setup_fdre_C_R)       -0.524     7.655    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.138ns (21.955%)  route 4.045ns (78.045%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 8.276 - 6.730 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.914     1.914    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X82Y102        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.518     2.432 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyr4irag/Q
                         net (fo=2, routed)           0.930     3.362    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsacsau34lepyi
    SLICE_X81Y110        LUT5 (Prop_lut5_I4_O)        0.124     3.486 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4nb/O
                         net (fo=49, routed)          0.592     4.079    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnlbbf
    SLICE_X81Y112        LUT6 (Prop_lut6_I3_O)        0.124     4.203 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21nb/O
                         net (fo=1, routed)           0.425     4.628    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsifsbuj4bdkp2tbprd21n5rx20
    SLICE_X80Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnfsbuj4bdkp2tbprd3a/O
                         net (fo=1, routed)           0.983     5.735    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsffsbuj4bdkp2tbprd3a5dpzk
    SLICE_X82Y101        LUT5 (Prop_lut5_I0_O)        0.124     5.859 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.573     6.432    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X82Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.541     7.097    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X82Y96         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.546     8.276    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X82Y96         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja/C
                         clock pessimism              0.014     8.290    
                         clock uncertainty           -0.111     8.179    
    SLICE_X82Y96         FDRE (Setup_fdre_C_R)       -0.524     7.655    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  0.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsigpseig5rizz5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsieprqqnkexyz4ira14fdix2ki/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.390ns (72.127%)  route 0.151ns (27.873%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.608     0.608    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaaarmk
    SLICE_X97Y98         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsigpseig5rizz5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y98         FDRE (Prop_fdre_C_Q)         0.141     0.749 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsigpseig5rizz5csa/Q
                         net (fo=1, routed)           0.150     0.899    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaga[2]
    SLICE_X98Y98         LUT2 (Prop_lut2_I1_O)        0.045     0.944 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsneprqqnkexyz5crtx4feprd23/O
                         net (fo=1, routed)           0.000     0.944    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsfeprqqnkexyz5crtx4feprd235dpzk
    SLICE_X98Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.055 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsneprqqnkexyz4ira14fdhp2ki5chzl/CO[3]
                         net (fo=1, routed)           0.000     1.055    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsneprqqnkexyz4ira14fdhp2ki5chzx4g5tc
    SLICE_X98Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.095 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsfeprqqnkexyz4ira14fdip2ki5chzl/CO[3]
                         net (fo=1, routed)           0.001     1.095    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsfeprqqnkexyz4ira14fdip2ki5chzx4g5tc
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.148 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaeprqqnkexyz4ira14fdi52ki5chzl/O[0]
                         net (fo=1, routed)           0.000     1.148    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsfeprqqnkexyz4ira14fdi52ki5chzx4g5ub
    SLICE_X98Y100        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsieprqqnkexyz4ira14fdix2ki/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.965     0.965    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaaarmk
    SLICE_X98Y100        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsieprqqnkexyz4ira14fdix2ki/C
                         clock pessimism             -0.005     0.960    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134     1.094    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsieprqqnkexyz4ira14fdix2ki
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsfgpqfd4ira14fdg52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsnbrbmay5dhycr/obsigraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgp5yur5crtp4fepsjclpb/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.586     0.586    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaaarmk
    SLICE_X11Y28         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsfgpqfd4ira14fdg52ki/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsfgpqfd4ira14fdg52ki/Q
                         net (fo=1, routed)           0.110     0.837    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsnbrbmay5dhycr/obsn0a[1]
    SLICE_X10Y27         SRL16E                                       r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsnbrbmay5dhycr/obsigraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgp5yur5crtp4fepsjclpb/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.852     0.852    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsnbrbmay5dhycr/obsaaarmk
    SLICE_X10Y27         SRL16E                                       r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsnbrbmay5dhycr/obsigraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgp5yur5crtp4fepsjclpb/CLK
                         clock pessimism             -0.253     0.599    
    SLICE_X10Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.782    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsnbrbmay5dhycr/obsigraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgp5yur5crtp4fepsjclpb
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsnbrbmay5chycl/obsigraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgo5yur5crtl4fepxzk/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsidaxyz4eajp2rcbx2kgnpyui/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.316ns (61.741%)  route 0.196ns (38.259%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.637     0.637    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsnbrbmay5chycl/obsaaarmk
    SLICE_X112Y97        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsnbrbmay5chycl/obsigraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgo5yur5crtl4fepxzk/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.148     0.785 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsnbrbmay5chycl/obsigraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgo5yur5crtl4fepxzk/Q
                         net (fo=2, routed)           0.196     0.981    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsnbrbmay5chycl/obsagraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgo5yur5crtl4fepxzv4na
    SLICE_X107Y101       LUT2 (Prop_lut2_I1_O)        0.098     1.079 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsnbrbmay5chycl/obsfdaxyz4eajp4fdhp2ki5chzp/O
                         net (fo=1, routed)           0.000     1.079    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsibrbmay5chycl5dpzw1
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.149 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsidaxyz4eajp2rcbx2kgo5yur4eptd/O[0]
                         net (fo=1, routed)           0.000     1.149    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsngcbviszdd[0]
    SLICE_X107Y101       FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsidaxyz4eajp2rcbx2kgnpyui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.992     0.992    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaaarmk
    SLICE_X107Y101       FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsidaxyz4eajp2rcbx2kgnpyui/C
                         clock pessimism             -0.005     0.987    
    SLICE_X107Y101       FDRE (Hold_fdre_C_D)         0.105     1.092    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsidaxyz4eajp2rcbx2kgnpyui
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaabqmqfcwxzcedpyum25rja/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsncdiaclcpseig5rizv5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.373ns (69.497%)  route 0.164ns (30.502%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.637     0.637    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaaarmk
    SLICE_X110Y99        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaabqmqfcwxzcedpyum25rja/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.141     0.778 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaabqmqfcwxzcedpyum25rja/Q
                         net (fo=6, routed)           0.163     0.941    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsiabqmqfcwc[2]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.048     0.989 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsacdiaclcpyum05rjd2i5ib/O
                         net (fo=1, routed)           0.000     0.989    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsicdiaclcpyum05rjd2i5ipy14na
    SLICE_X108Y99        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     1.100 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsfcdiaclcpseig5rizv5cshyr4oa/CO[3]
                         net (fo=1, routed)           0.001     1.100    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsncdiaclcpseig5rizv5cshyr4oprx20
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     1.173 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsicdiaclcpseig5rizv5cshyr4nb/CO[0]
                         net (fo=1, routed)           0.000     1.173    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsfcdiaclcpseig5rizv5cshyr4n5rx23
    SLICE_X108Y100       FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsncdiaclcpseig5rizv5csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.992     0.992    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaaarmk
    SLICE_X108Y100       FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsncdiaclcpseig5rizv5csa/C
                         clock pessimism             -0.005     0.987    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.129     1.116    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsncdiaclcpseig5rizv5csa
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2wob/obsiaszyek5eiaz5cdimatapr12rcbx2kgopyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsagtseyafsdee/obsfira12woqd/obsfgraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgppyur5crtl4fepsjclpa/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.290%)  route 0.268ns (67.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.608     0.608    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2wob/obsaaarmk
    SLICE_X105Y53        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2wob/obsiaszyek5eiaz5cdimatapr12rcbx2kgopyui/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y53        FDRE (Prop_fdre_C_Q)         0.128     0.736 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2wob/obsiaszyek5eiaz5cdimatapr12rcbx2kgopyui/Q
                         net (fo=3, routed)           0.268     1.004    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsagtseyafsdee/obsfira12woqd/obsaaszyek5eiaz5cdimatapr12rcbx2kgr5yui[0]
    SLICE_X104Y49        SRL16E                                       r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsagtseyafsdee/obsfira12woqd/obsfgraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgppyur5crtl4fepsjclpa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.885     0.885    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsagtseyafsdee/obsfira12woqd/obsaaarmk
    SLICE_X104Y49        SRL16E                                       r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsagtseyafsdee/obsfira12woqd/obsfgraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgppyur5crtl4fepsjclpa/CLK
                         clock pessimism              0.000     0.885    
    SLICE_X104Y49        SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     0.946    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsagtseyafsdee/obsfira12woqd/obsfgraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgppyur5crtl4fepsjclpa
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.556     0.556    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/aclk
    SLICE_X51Y11         FDRE                                         r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[0]/Q
                         net (fo=44, routed)          0.242     0.938    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/ADDRD0
    SLICE_X50Y11         RAMD32                                       r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.823     0.823    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/WCLK
    SLICE_X50Y11         RAMD32                                       r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X50Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.556     0.556    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/aclk
    SLICE_X51Y11         FDRE                                         r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[0]/Q
                         net (fo=44, routed)          0.242     0.938    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/ADDRD0
    SLICE_X50Y11         RAMD32                                       r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.823     0.823    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/WCLK
    SLICE_X50Y11         RAMD32                                       r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X50Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.556     0.556    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/aclk
    SLICE_X51Y11         FDRE                                         r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[0]/Q
                         net (fo=44, routed)          0.242     0.938    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/ADDRD0
    SLICE_X50Y11         RAMD32                                       r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.823     0.823    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/WCLK
    SLICE_X50Y11         RAMD32                                       r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X50Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.556     0.556    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/aclk
    SLICE_X51Y11         FDRE                                         r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[0]/Q
                         net (fo=44, routed)          0.242     0.938    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/ADDRD0
    SLICE_X50Y11         RAMD32                                       r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.823     0.823    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/WCLK
    SLICE_X50Y11         RAMD32                                       r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X50Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.556     0.556    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/aclk
    SLICE_X51Y11         FDRE                                         r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[0]/Q
                         net (fo=44, routed)          0.242     0.938    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/ADDRD0
    SLICE_X50Y11         RAMD32                                       r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.823     0.823    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/WCLK
    SLICE_X50Y11         RAMD32                                       r  fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X50Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    fmc_imageon_gs_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X5Y19   fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB18_X4Y39   fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X0Y4    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB18_X0Y10   fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X4Y11   fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X4Y10   fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X1Y2    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB18_X4Y24   fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsiiqbt2rcbxzm/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X2Y2    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB18_X3Y4    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsiiqbt2rcbxzm/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y117  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_24_25/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y117  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_24_25/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y117  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_24_25/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y117  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_24_25/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y117  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_24_25/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y117  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_24_25/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y117  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_24_25/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y117  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_24_25/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X50Y16   fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1521optob/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X50Y16   fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1521optob/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y118  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y118  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y118  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y118  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y118  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y118  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y118  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y118  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y118  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X86Y118  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc_imageon_vclk_l
  To Clock:  fmc_imageon_vclk_l

Setup :            0  Failing Endpoints,  Worst Slack        0.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 0.773ns (13.030%)  route 5.159ns (86.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 11.782 - 6.730 ) 
    Source Clock Delay      (SCD):    5.264ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.651     5.264    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X42Y93         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.478     5.742 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=83, routed)          5.159    10.901    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]
    SLICE_X62Y112        LUT6 (Prop_lut6_I1_O)        0.295    11.196 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1/O
                         net (fo=1, routed)           0.000    11.196    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1_n_0
    SLICE_X62Y112        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.710    11.782    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X62Y112        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]/C
                         clock pessimism              0.285    12.067    
                         clock uncertainty           -0.035    12.031    
    SLICE_X62Y112        FDRE (Setup_fdre_C_D)        0.081    12.112    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]
  -------------------------------------------------------------------
                         required time                         12.112    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 0.773ns (14.241%)  route 4.655ns (85.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 11.775 - 6.730 ) 
    Source Clock Delay      (SCD):    5.264ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.651     5.264    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X42Y93         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.478     5.742 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=83, routed)          4.655    10.397    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.295    10.692 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1/O
                         net (fo=1, routed)           0.000    10.692    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1_n_0
    SLICE_X55Y116        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.703    11.775    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X55Y116        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]/C
                         clock pessimism              0.285    12.060    
                         clock uncertainty           -0.035    12.024    
    SLICE_X55Y116        FDRE (Setup_fdre_C_D)        0.029    12.053    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]
  -------------------------------------------------------------------
                         required time                         12.053    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 2.687ns (50.230%)  route 2.662ns (49.770%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 11.782 - 6.730 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.899     5.512    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X59Y113        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.456     5.968 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/Q
                         net (fo=15, routed)          1.091     7.058    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/Q[1]
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.714 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.714    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_34_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.828    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_33_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.162 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_32/O[1]
                         net (fo=2, routed)           0.737     8.899    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/plusOp370[10]
    SLICE_X50Y106        LUT4 (Prop_lut4_I1_O)        0.303     9.202 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[11]_i_22/O
                         net (fo=1, routed)           0.000     9.202    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[11]_i_22_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.694 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_4/CO[1]
                         net (fo=12, routed)          0.835    10.529    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/geqOp
    SLICE_X54Y106        LUT3 (Prop_lut3_I2_O)        0.332    10.861 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[11]_i_1/O
                         net (fo=1, routed)           0.000    10.861    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[11]_i_1_n_0
    SLICE_X54Y106        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.710    11.782    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X54Y106        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]/C
                         clock pessimism              0.403    12.185    
                         clock uncertainty           -0.035    12.149    
    SLICE_X54Y106        FDSE (Setup_fdse_C_D)        0.077    12.226    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 2.687ns (50.305%)  route 2.654ns (49.695%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 11.782 - 6.730 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.899     5.512    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X59Y113        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.456     5.968 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/Q
                         net (fo=15, routed)          1.091     7.058    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/Q[1]
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.714 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.714    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_34_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.828    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_33_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.162 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_32/O[1]
                         net (fo=2, routed)           0.737     8.899    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/plusOp370[10]
    SLICE_X50Y106        LUT4 (Prop_lut4_I1_O)        0.303     9.202 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[11]_i_22/O
                         net (fo=1, routed)           0.000     9.202    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[11]_i_22_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.694 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_4/CO[1]
                         net (fo=12, routed)          0.827    10.521    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/geqOp
    SLICE_X54Y106        LUT3 (Prop_lut3_I2_O)        0.332    10.853 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[3]_i_1/O
                         net (fo=1, routed)           0.000    10.853    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[3]_i_1_n_0
    SLICE_X54Y106        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.710    11.782    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X54Y106        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[3]/C
                         clock pessimism              0.403    12.185    
                         clock uncertainty           -0.035    12.149    
    SLICE_X54Y106        FDSE (Setup_fdse_C_D)        0.081    12.230    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[3]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.928ns (17.052%)  route 4.514ns (82.948%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 11.782 - 6.730 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.649     5.262    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X48Y91         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.419     5.681 f  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/Q
                         net (fo=133, routed)         4.514    10.195    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0
    SLICE_X55Y106        LUT3 (Prop_lut3_I1_O)        0.297    10.492 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2/O
                         net (fo=1, routed)           0.000    10.492    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2_n_0
    SLICE_X55Y106        MUXF7 (Prop_muxf7_I0_O)      0.212    10.704 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_i_1/O
                         net (fo=1, routed)           0.000    10.704    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_i_1_n_0
    SLICE_X55Y106        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.710    11.782    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X55Y106        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]/C
                         clock pessimism              0.285    12.067    
                         clock uncertainty           -0.035    12.031    
    SLICE_X55Y106        FDRE (Setup_fdre_C_D)        0.064    12.095    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 2.679ns (50.155%)  route 2.662ns (49.845%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 11.782 - 6.730 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.899     5.512    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X59Y113        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.456     5.968 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/Q
                         net (fo=15, routed)          1.091     7.058    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/Q[1]
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.714 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.714    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_34_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.828    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_33_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.162 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_32/O[1]
                         net (fo=2, routed)           0.737     8.899    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/plusOp370[10]
    SLICE_X50Y106        LUT4 (Prop_lut4_I1_O)        0.303     9.202 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[11]_i_22/O
                         net (fo=1, routed)           0.000     9.202    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[11]_i_22_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.694 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_4/CO[1]
                         net (fo=12, routed)          0.835    10.529    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/geqOp
    SLICE_X54Y106        LUT3 (Prop_lut3_I2_O)        0.324    10.853 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[1]_i_1/O
                         net (fo=1, routed)           0.000    10.853    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[1]_i_1_n_0
    SLICE_X54Y106        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.710    11.782    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X54Y106        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[1]/C
                         clock pessimism              0.403    12.185    
                         clock uncertainty           -0.035    12.149    
    SLICE_X54Y106        FDSE (Setup_fdse_C_D)        0.118    12.267    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[1]
  -------------------------------------------------------------------
                         required time                         12.267    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 2.680ns (50.240%)  route 2.654ns (49.760%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 11.782 - 6.730 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.899     5.512    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X59Y113        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.456     5.968 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/Q
                         net (fo=15, routed)          1.091     7.058    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/Q[1]
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.714 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.714    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_34_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.828    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_33_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.162 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_32/O[1]
                         net (fo=2, routed)           0.737     8.899    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/plusOp370[10]
    SLICE_X50Y106        LUT4 (Prop_lut4_I1_O)        0.303     9.202 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[11]_i_22/O
                         net (fo=1, routed)           0.000     9.202    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[11]_i_22_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.694 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_4/CO[1]
                         net (fo=12, routed)          0.827    10.521    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/geqOp
    SLICE_X54Y106        LUT3 (Prop_lut3_I2_O)        0.325    10.846 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[4]_i_1/O
                         net (fo=1, routed)           0.000    10.846    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[4]_i_1_n_0
    SLICE_X54Y106        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.710    11.782    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X54Y106        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[4]/C
                         clock pessimism              0.403    12.185    
                         clock uncertainty           -0.035    12.149    
    SLICE_X54Y106        FDSE (Setup_fdse_C_D)        0.118    12.267    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[4]
  -------------------------------------------------------------------
                         required time                         12.267    
                         arrival time                         -10.846    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.220ns (23.048%)  route 4.073ns (76.952%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 11.846 - 6.730 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.904     5.517    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X59Y103        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.456     5.973 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=16, routed)          2.685     8.658    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_active_video
    SLICE_X94Y132        LUT3 (Prop_lut3_I1_O)        0.124     8.782 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_9/O
                         net (fo=1, routed)           0.955     9.737    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_9_n_0
    SLICE_X97Y132        LUT6 (Prop_lut6_I5_O)        0.124     9.861 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.000     9.861    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_6_n_0
    SLICE_X97Y132        MUXF7 (Prop_muxf7_I1_O)      0.217    10.078 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.433    10.511    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X97Y132        LUT6 (Prop_lut6_I5_O)        0.299    10.810 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.810    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X97Y132        FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.774    11.846    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X97Y132        FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.403    12.249    
                         clock uncertainty           -0.035    12.213    
    SLICE_X97Y132        FDRE (Setup_fdre_C_D)        0.031    12.244    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.687ns (52.379%)  route 2.443ns (47.621%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 11.712 - 6.730 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.899     5.512    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X59Y113        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.456     5.968 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/Q
                         net (fo=15, routed)          1.091     7.058    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/Q[1]
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.714 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.714    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_34_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.828    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_33_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.162 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_32/O[1]
                         net (fo=2, routed)           0.737     8.899    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/plusOp370[10]
    SLICE_X50Y106        LUT4 (Prop_lut4_I1_O)        0.303     9.202 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[11]_i_22/O
                         net (fo=1, routed)           0.000     9.202    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[11]_i_22_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.694 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_4/CO[1]
                         net (fo=12, routed)          0.616    10.310    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/geqOp
    SLICE_X52Y105        LUT3 (Prop_lut3_I2_O)        0.332    10.642 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[10]_i_1/O
                         net (fo=1, routed)           0.000    10.642    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[10]_i_1_n_0
    SLICE_X52Y105        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.640    11.712    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X52Y105        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[10]/C
                         clock pessimism              0.403    12.115    
                         clock uncertainty           -0.035    12.079    
    SLICE_X52Y105        FDSE (Setup_fdse_C_D)        0.031    12.110    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[10]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 2.687ns (52.420%)  route 2.439ns (47.580%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 11.712 - 6.730 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.899     5.512    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X59Y113        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.456     5.968 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int2_reg[1]/Q
                         net (fo=15, routed)          1.091     7.058    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/Q[1]
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.714 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.714    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_34_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.828    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_33_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.162 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_32/O[1]
                         net (fo=2, routed)           0.737     8.899    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/plusOp370[10]
    SLICE_X50Y106        LUT4 (Prop_lut4_I1_O)        0.303     9.202 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[11]_i_22/O
                         net (fo=1, routed)           0.000     9.202    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[11]_i_22_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.694 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]_i_4/CO[1]
                         net (fo=12, routed)          0.612    10.306    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/geqOp
    SLICE_X52Y105        LUT3 (Prop_lut3_I2_O)        0.332    10.638 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[0]_i_1/O
                         net (fo=1, routed)           0.000    10.638    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart[0]_i_1_n_0
    SLICE_X52Y105        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.640    11.712    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X52Y105        FDSE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[0]/C
                         clock pessimism              0.403    12.115    
                         clock uncertainty           -0.035    12.079    
    SLICE_X52Y105        FDSE (Setup_fdse_C_D)        0.029    12.108    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[0]
  -------------------------------------------------------------------
                         required time                         12.108    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  1.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][10]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.044%)  route 0.236ns (55.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.638     1.722    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y100        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][10]/Q
                         net (fo=1, routed)           0.236     2.099    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/time_control_regs[24][10]
    SLICE_X51Y101        LUT3 (Prop_lut3_I0_O)        0.045     2.144 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v0sync_start[10]_i_1/O
                         net (fo=1, routed)           0.000     2.144    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][11][10]
    SLICE_X51Y101        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.907     2.378    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X51Y101        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[10]/C
                         clock pessimism             -0.396     1.982    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.107     2.089    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.496%)  route 0.337ns (70.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.582     1.666    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X83Y91         FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[1]/Q
                         net (fo=1, routed)           0.337     2.144    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1[1]
    SLICE_X87Y104        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.939     2.410    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X87Y104        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_2_reg[1]/C
                         clock pessimism             -0.392     2.018    
    SLICE_X87Y104        FDRE (Hold_fdre_C_D)         0.070     2.088    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.848%)  route 0.210ns (62.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.554     1.638    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y91         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.128     1.766 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][6]/Q
                         net (fo=29, routed)          0.210     1.976    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/ipif_data_out[6]
    SLICE_X51Y92         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.819     2.290    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y92         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6]/C
                         clock pessimism             -0.392     1.898    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.017     1.915    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.156%)  route 0.157ns (42.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.639     1.723    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y100        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16]/Q
                         net (fo=2, routed)           0.157     2.044    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28][13]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.089 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][16]_i_1/O
                         net (fo=1, routed)           0.000     2.089    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16]
    SLICE_X46Y99         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.825     2.296    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X46Y99         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16]/C
                         clock pessimism             -0.392     1.904    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.121     2.025    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][4]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.148ns (41.768%)  route 0.206ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.553     1.637    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y99         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.148     1.785 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][4]/Q
                         net (fo=10, routed)          0.206     1.991    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/core_control_regs[16][4]
    SLICE_X48Y99         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.825     2.296    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X48Y99         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]/C
                         clock pessimism             -0.392     1.904    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.021     1.925    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.962%)  route 0.246ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.684     1.768    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X90Y115        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y115        FDRE (Prop_fdre_C_Q)         0.164     1.932 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[2]/Q
                         net (fo=1, routed)           0.246     2.178    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X4Y48         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.989     2.461    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y48         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.645     1.816    
    RAMB18_X4Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.112    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.274ns (52.140%)  route 0.252ns (47.860%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.553     1.637    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y97         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7]/Q
                         net (fo=1, routed)           0.252     2.052    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_7[7]
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.045     2.097 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3/O
                         net (fo=1, routed)           0.000     2.097    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     2.162 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1/O
                         net (fo=1, routed)           0.000     2.162    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.911     2.382    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X48Y100        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]/C
                         clock pessimism             -0.392     1.990    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     2.095    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.865%)  route 0.247ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.684     1.768    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X90Y115        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y115        FDRE (Prop_fdre_C_Q)         0.164     1.932 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[3]/Q
                         net (fo=1, routed)           0.247     2.179    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X4Y48         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.989     2.461    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y48         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.645     1.816    
    RAMB18_X4Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.112    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.785%)  route 0.259ns (61.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.684     1.768    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X90Y115        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y115        FDRE (Prop_fdre_C_Q)         0.164     1.932 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[4]/Q
                         net (fo=1, routed)           0.259     2.191    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X4Y23         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.995     2.467    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y23         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.645     1.822    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.118    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.260ns (59.008%)  route 0.181ns (40.992%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.555     1.639    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X44Y92         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]/Q
                         net (fo=1, routed)           0.181     1.960    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2[3]
    SLICE_X52Y93         LUT5 (Prop_lut5_I1_O)        0.045     2.005 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[3]_i_3/O
                         net (fo=1, routed)           0.000     2.005    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/core_data[3]
    SLICE_X52Y93         MUXF7 (Prop_muxf7_I1_O)      0.074     2.079 r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.079    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_98
    SLICE_X52Y93         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.820     2.291    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X52Y93         FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                         clock pessimism             -0.392     1.899    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.105     2.004    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc_imageon_vclk_l
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmc_imageon_vclk_l }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB18_X5Y52    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y24    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y25    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB18_X4Y48    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y23    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y15    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y14    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y14    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y13    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X3Y14    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y122  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y122  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y122  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y122  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y122  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[7]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y122  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[8]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y122  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[9]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X102Y122  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X102Y122  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/debug_o_reg[38]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X102Y122  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y88    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y88    fmc_imageon_gs_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_40/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y129  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y129  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X102Y122  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y116  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y116  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y116  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y116  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y129  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.796ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 2.068ns (23.870%)  route 6.596ns (76.130%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns = ( 33.897 - 26.920 ) 
    Source Clock Delay      (SCD):    7.644ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.968     7.644    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X84Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDPE (Prop_fdpe_C_Q)         0.456     8.100 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[2]/Q
                         net (fo=5, routed)           1.732     9.832    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[2]
    SLICE_X85Y85         LUT3 (Prop_lut3_I2_O)        0.152     9.984 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15/O
                         net (fo=10, routed)          1.194    11.177    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15_n_0
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.326    11.503 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23/O
                         net (fo=1, routed)           0.797    12.301    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/compare[0]_18[4]
    SLICE_X85Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.425 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_12/O
                         net (fo=1, routed)           0.000    12.425    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_12_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.975 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_SAMPLEINFIRSTBIT_i_reg_i_5/CO[3]
                         net (fo=2, routed)           1.273    14.247    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]_0[0]
    SLICE_X85Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.371 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_6/O
                         net (fo=1, routed)           0.808    15.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_6_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.303 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_3/O
                         net (fo=1, routed)           0.000    15.303    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_3_n_0
    SLICE_X84Y90         MUXF7 (Prop_muxf7_I0_O)      0.212    15.515 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_1/O
                         net (fo=4, routed)           0.793    16.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate
    SLICE_X88Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.899    33.897    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X88Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]/C
                         clock pessimism              0.623    34.519    
                         clock uncertainty           -0.035    34.484    
    SLICE_X88Y89         FDCE (Setup_fdce_C_CE)      -0.380    34.104    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                         34.104    
                         arrival time                         -16.308    
  -------------------------------------------------------------------
                         slack                                 17.796    

Slack (MET) :             18.078ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.383ns  (logic 2.068ns (24.669%)  route 6.315ns (75.331%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.978ns = ( 33.898 - 26.920 ) 
    Source Clock Delay      (SCD):    7.644ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.968     7.644    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X84Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDPE (Prop_fdpe_C_Q)         0.456     8.100 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[2]/Q
                         net (fo=5, routed)           1.732     9.832    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[2]
    SLICE_X85Y85         LUT3 (Prop_lut3_I2_O)        0.152     9.984 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15/O
                         net (fo=10, routed)          1.194    11.177    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15_n_0
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.326    11.503 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23/O
                         net (fo=1, routed)           0.797    12.301    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/compare[0]_18[4]
    SLICE_X85Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.425 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_12/O
                         net (fo=1, routed)           0.000    12.425    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_12_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.975 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_SAMPLEINFIRSTBIT_i_reg_i_5/CO[3]
                         net (fo=2, routed)           1.273    14.247    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]_0[0]
    SLICE_X85Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.371 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_6/O
                         net (fo=1, routed)           0.808    15.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_6_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.303 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_3/O
                         net (fo=1, routed)           0.000    15.303    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_3_n_0
    SLICE_X84Y90         MUXF7 (Prop_muxf7_I0_O)      0.212    15.515 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_1/O
                         net (fo=4, routed)           0.512    16.027    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate
    SLICE_X88Y91         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.900    33.898    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X88Y91         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[0]/C
                         clock pessimism              0.623    34.520    
                         clock uncertainty           -0.035    34.485    
    SLICE_X88Y91         FDCE (Setup_fdce_C_CE)      -0.380    34.105    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         34.105    
                         arrival time                         -16.027    
  -------------------------------------------------------------------
                         slack                                 18.078    

Slack (MET) :             18.084ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 1.900ns (22.012%)  route 6.732ns (77.988%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.981ns = ( 33.901 - 26.920 ) 
    Source Clock Delay      (SCD):    7.567ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.891     7.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_l
    SLICE_X92Y91         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDCE (Prop_fdce_C_Q)         0.518     8.085 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[3]/Q
                         net (fo=9, routed)           1.562     9.648    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Q[3]
    SLICE_X87Y90         LUT2 (Prop_lut2_I1_O)        0.152     9.800 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/edge_init[2]_i_1/O
                         net (fo=2, routed)           1.452    11.251    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/D[2]
    SLICE_X87Y91         LUT6 (Prop_lut6_I2_O)        0.326    11.577 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_24/O
                         net (fo=1, routed)           0.000    11.577    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_24_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.109 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[15]_i_11/CO[3]
                         net (fo=22, routed)          1.354    13.463    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/neqOp
    SLICE_X84Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.587 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount[10]_i_8/O
                         net (fo=1, routed)           1.103    14.690    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount[10]_i_8_n_0
    SLICE_X82Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.814 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount[10]_i_4/O
                         net (fo=1, routed)           0.286    15.100    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount[10]_i_4_n_0
    SLICE_X82Y90         LUT4 (Prop_lut4_I3_O)        0.124    15.224 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount[10]_i_1/O
                         net (fo=11, routed)          0.974    16.199    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount_0
    SLICE_X84Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.903    33.901    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X84Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount_reg[5]/C
                         clock pessimism              0.623    34.523    
                         clock uncertainty           -0.035    34.488    
    SLICE_X84Y92         FDPE (Setup_fdpe_C_CE)      -0.205    34.283    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount_reg[5]
  -------------------------------------------------------------------
                         required time                         34.283    
                         arrival time                         -16.199    
  -------------------------------------------------------------------
                         slack                                 18.084    

Slack (MET) :             18.149ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[15]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.599ns  (logic 1.900ns (22.095%)  route 6.699ns (77.905%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns = ( 33.897 - 26.920 ) 
    Source Clock Delay      (SCD):    7.567ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.891     7.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_l
    SLICE_X92Y91         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDCE (Prop_fdce_C_Q)         0.518     8.085 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[3]/Q
                         net (fo=9, routed)           1.562     9.648    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Q[3]
    SLICE_X87Y90         LUT2 (Prop_lut2_I1_O)        0.152     9.800 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/edge_init[2]_i_1/O
                         net (fo=2, routed)           1.452    11.251    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/D[2]
    SLICE_X87Y91         LUT6 (Prop_lut6_I2_O)        0.326    11.577 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_24/O
                         net (fo=1, routed)           0.000    11.577    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_24_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.109 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[15]_i_11/CO[3]
                         net (fo=22, routed)          1.123    13.232    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/neqOp
    SLICE_X82Y92         LUT6 (Prop_lut6_I4_O)        0.124    13.356 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_10/O
                         net (fo=1, routed)           0.286    13.643    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_10_n_0
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5/O
                         net (fo=1, routed)           0.712    14.479    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5_n_0
    SLICE_X83Y92         LUT5 (Prop_lut5_I4_O)        0.124    14.603 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          1.564    16.166    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_1
    SLICE_X86Y90         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.899    33.897    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X86Y90         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[15]/C
                         clock pessimism              0.623    34.519    
                         clock uncertainty           -0.035    34.484    
    SLICE_X86Y90         FDPE (Setup_fdpe_C_CE)      -0.169    34.315    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[15]
  -------------------------------------------------------------------
                         required time                         34.315    
                         arrival time                         -16.166    
  -------------------------------------------------------------------
                         slack                                 18.149    

Slack (MET) :             18.218ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 2.068ns (25.058%)  route 6.185ns (74.942%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.903ns = ( 33.823 - 26.920 ) 
    Source Clock Delay      (SCD):    7.559ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.883     7.559    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X91Y83         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDPE (Prop_fdpe_C_Q)         0.456     8.015 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[3]/Q
                         net (fo=16, routed)          1.122     9.138    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[3]
    SLICE_X93Y81         LUT3 (Prop_lut3_I1_O)        0.152     9.290 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15__3/O
                         net (fo=10, routed)          0.842    10.132    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15__3_n_0
    SLICE_X91Y81         LUT6 (Prop_lut6_I4_O)        0.326    10.458 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_22__3/O
                         net (fo=1, routed)           1.043    11.501    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/compare[0]_70[5]
    SLICE_X93Y82         LUT6 (Prop_lut6_I2_O)        0.124    11.625 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_12__3/O
                         net (fo=1, routed)           0.000    11.625    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_12__3_n_0
    SLICE_X93Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.175 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_SAMPLEINFIRSTBIT_i_reg_i_5__3/CO[3]
                         net (fo=2, routed)           1.841    14.016    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[3]_0[0]
    SLICE_X98Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.140 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_6__3/O
                         net (fo=1, routed)           0.796    14.936    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_6__3_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.060 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_3__3/O
                         net (fo=1, routed)           0.000    15.060    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_3__3_n_0
    SLICE_X99Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    15.272 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[3]_i_1__3/O
                         net (fo=4, routed)           0.540    15.812    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate
    SLICE_X99Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.825    33.823    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X99Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[1]/C
                         clock pessimism              0.623    34.445    
                         clock uncertainty           -0.035    34.410    
    SLICE_X99Y90         FDCE (Setup_fdce_C_CE)      -0.380    34.030    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         34.030    
                         arrival time                         -15.812    
  -------------------------------------------------------------------
                         slack                                 18.218    

Slack (MET) :             18.218ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 2.068ns (25.058%)  route 6.185ns (74.942%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.903ns = ( 33.823 - 26.920 ) 
    Source Clock Delay      (SCD):    7.559ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.883     7.559    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X91Y83         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDPE (Prop_fdpe_C_Q)         0.456     8.015 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[3]/Q
                         net (fo=16, routed)          1.122     9.138    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[3]
    SLICE_X93Y81         LUT3 (Prop_lut3_I1_O)        0.152     9.290 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15__3/O
                         net (fo=10, routed)          0.842    10.132    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15__3_n_0
    SLICE_X91Y81         LUT6 (Prop_lut6_I4_O)        0.326    10.458 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_22__3/O
                         net (fo=1, routed)           1.043    11.501    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/compare[0]_70[5]
    SLICE_X93Y82         LUT6 (Prop_lut6_I2_O)        0.124    11.625 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_12__3/O
                         net (fo=1, routed)           0.000    11.625    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_12__3_n_0
    SLICE_X93Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.175 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_SAMPLEINFIRSTBIT_i_reg_i_5__3/CO[3]
                         net (fo=2, routed)           1.841    14.016    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[3]_0[0]
    SLICE_X98Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.140 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_6__3/O
                         net (fo=1, routed)           0.796    14.936    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_6__3_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.060 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_3__3/O
                         net (fo=1, routed)           0.000    15.060    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_3__3_n_0
    SLICE_X99Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    15.272 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[3]_i_1__3/O
                         net (fo=4, routed)           0.540    15.812    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate
    SLICE_X99Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.825    33.823    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X99Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[3]/C
                         clock pessimism              0.623    34.445    
                         clock uncertainty           -0.035    34.410    
    SLICE_X99Y90         FDCE (Setup_fdce_C_CE)      -0.380    34.030    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                         34.030    
                         arrival time                         -15.812    
  -------------------------------------------------------------------
                         slack                                 18.218    

Slack (MET) :             18.220ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 1.900ns (22.379%)  route 6.590ns (77.621%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.976ns = ( 33.896 - 26.920 ) 
    Source Clock Delay      (SCD):    7.567ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.891     7.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_l
    SLICE_X92Y91         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDCE (Prop_fdce_C_Q)         0.518     8.085 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[3]/Q
                         net (fo=9, routed)           1.562     9.648    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Q[3]
    SLICE_X87Y90         LUT2 (Prop_lut2_I1_O)        0.152     9.800 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/edge_init[2]_i_1/O
                         net (fo=2, routed)           1.452    11.251    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/D[2]
    SLICE_X87Y91         LUT6 (Prop_lut6_I2_O)        0.326    11.577 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_24/O
                         net (fo=1, routed)           0.000    11.577    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_24_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.109 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[15]_i_11/CO[3]
                         net (fo=22, routed)          1.123    13.232    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/neqOp
    SLICE_X82Y92         LUT6 (Prop_lut6_I4_O)        0.124    13.356 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_10/O
                         net (fo=1, routed)           0.286    13.643    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_10_n_0
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5/O
                         net (fo=1, routed)           0.712    14.479    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5_n_0
    SLICE_X83Y92         LUT5 (Prop_lut5_I4_O)        0.124    14.603 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          1.455    16.057    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_1
    SLICE_X87Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.898    33.896    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X87Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[6]/C
                         clock pessimism              0.623    34.518    
                         clock uncertainty           -0.035    34.483    
    SLICE_X87Y88         FDPE (Setup_fdpe_C_CE)      -0.205    34.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[6]
  -------------------------------------------------------------------
                         required time                         34.278    
                         arrival time                         -16.057    
  -------------------------------------------------------------------
                         slack                                 18.220    

Slack (MET) :             18.220ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 1.900ns (22.379%)  route 6.590ns (77.621%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.976ns = ( 33.896 - 26.920 ) 
    Source Clock Delay      (SCD):    7.567ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.891     7.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_l
    SLICE_X92Y91         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDCE (Prop_fdce_C_Q)         0.518     8.085 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[3]/Q
                         net (fo=9, routed)           1.562     9.648    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Q[3]
    SLICE_X87Y90         LUT2 (Prop_lut2_I1_O)        0.152     9.800 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/edge_init[2]_i_1/O
                         net (fo=2, routed)           1.452    11.251    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/D[2]
    SLICE_X87Y91         LUT6 (Prop_lut6_I2_O)        0.326    11.577 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_24/O
                         net (fo=1, routed)           0.000    11.577    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_24_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.109 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[15]_i_11/CO[3]
                         net (fo=22, routed)          1.123    13.232    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/neqOp
    SLICE_X82Y92         LUT6 (Prop_lut6_I4_O)        0.124    13.356 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_10/O
                         net (fo=1, routed)           0.286    13.643    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_10_n_0
    SLICE_X82Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5/O
                         net (fo=1, routed)           0.712    14.479    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5_n_0
    SLICE_X83Y92         LUT5 (Prop_lut5_I4_O)        0.124    14.603 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          1.455    16.057    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_1
    SLICE_X87Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.898    33.896    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X87Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[9]/C
                         clock pessimism              0.623    34.518    
                         clock uncertainty           -0.035    34.483    
    SLICE_X87Y88         FDPE (Setup_fdpe_C_CE)      -0.205    34.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[9]
  -------------------------------------------------------------------
                         required time                         34.278    
                         arrival time                         -16.057    
  -------------------------------------------------------------------
                         slack                                 18.220    

Slack (MET) :             18.234ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 2.066ns (25.292%)  route 6.102ns (74.708%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.840ns = ( 33.760 - 26.920 ) 
    Source Clock Delay      (SCD):    7.564ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.888     7.564    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_l
    SLICE_X101Y88        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y88        FDPE (Prop_fdpe_C_Q)         0.456     8.020 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[3]/Q
                         net (fo=16, routed)          1.513     9.533    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[3]
    SLICE_X103Y94        LUT3 (Prop_lut3_I1_O)        0.150     9.683 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15__1/O
                         net (fo=10, routed)          1.005    10.687    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15__1_n_0
    SLICE_X102Y95        LUT6 (Prop_lut6_I4_O)        0.326    11.013 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__1/O
                         net (fo=1, routed)           0.944    11.958    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/compare[0]_44[3]
    SLICE_X105Y95        LUT6 (Prop_lut6_I1_O)        0.124    12.082 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_12__1/O
                         net (fo=1, routed)           0.000    12.082    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_12__1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.632 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_SAMPLEINFIRSTBIT_i_reg_i_5__1/CO[3]
                         net (fo=2, routed)           1.269    13.900    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[3]_0[0]
    SLICE_X110Y96        LUT6 (Prop_lut6_I0_O)        0.124    14.024 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_6__1/O
                         net (fo=1, routed)           0.667    14.691    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_6__1_n_0
    SLICE_X110Y96        LUT6 (Prop_lut6_I0_O)        0.124    14.815 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_3__1/O
                         net (fo=1, routed)           0.000    14.815    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_3__1_n_0
    SLICE_X110Y96        MUXF7 (Prop_muxf7_I0_O)      0.212    15.027 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.706    15.733    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate
    SLICE_X109Y94        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.762    33.760    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_l
    SLICE_X109Y94        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]/C
                         clock pessimism              0.623    34.382    
                         clock uncertainty           -0.035    34.347    
    SLICE_X109Y94        FDCE (Setup_fdce_C_CE)      -0.380    33.967    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                         33.967    
                         arrival time                         -15.733    
  -------------------------------------------------------------------
                         slack                                 18.234    

Slack (MET) :             18.252ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.230ns  (logic 2.068ns (25.128%)  route 6.162ns (74.872%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.981ns = ( 33.901 - 26.920 ) 
    Source Clock Delay      (SCD):    7.644ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.968     7.644    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X84Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDPE (Prop_fdpe_C_Q)         0.456     8.100 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[2]/Q
                         net (fo=5, routed)           1.732     9.832    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[2]
    SLICE_X85Y85         LUT3 (Prop_lut3_I2_O)        0.152     9.984 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15/O
                         net (fo=10, routed)          1.194    11.177    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15_n_0
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.326    11.503 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23/O
                         net (fo=1, routed)           0.797    12.301    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/compare[0]_18[4]
    SLICE_X85Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.425 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_12/O
                         net (fo=1, routed)           0.000    12.425    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_12_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.975 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_SAMPLEINFIRSTBIT_i_reg_i_5/CO[3]
                         net (fo=2, routed)           1.273    14.247    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]_0[0]
    SLICE_X85Y89         LUT6 (Prop_lut6_I0_O)        0.124    14.371 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_6/O
                         net (fo=1, routed)           0.808    15.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_6_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.303 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_3/O
                         net (fo=1, routed)           0.000    15.303    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_3_n_0
    SLICE_X84Y90         MUXF7 (Prop_muxf7_I0_O)      0.212    15.515 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_1/O
                         net (fo=4, routed)           0.359    15.874    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate
    SLICE_X84Y91         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.903    33.901    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X84Y91         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[1]/C
                         clock pessimism              0.641    34.541    
                         clock uncertainty           -0.035    34.506    
    SLICE_X84Y91         FDCE (Setup_fdce_C_CE)      -0.380    34.126    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         34.126    
                         arrival time                         -15.874    
  -------------------------------------------------------------------
                         slack                                 18.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.811%)  route 0.262ns (67.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.305     2.342    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_l
    SLICE_X89Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDCE (Prop_fdce_C_Q)         0.128     2.470 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[22]/Q
                         net (fo=1, routed)           0.262     2.732    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X4Y15         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.357     3.222    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y15         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.843     2.380    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     2.622    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.289     2.326    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_l
    SLICE_X101Y95        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDRE (Prop_fdre_C_Q)         0.141     2.467 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/Q
                         net (fo=1, routed)           0.056     2.523    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0]_32[9]
    SLICE_X101Y95        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.326     3.191    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_l
    SLICE_X101Y95        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][9]/C
                         clock pessimism             -0.865     2.326    
    SLICE_X101Y95        FDRE (Hold_fdre_C_D)         0.078     2.404    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.864ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.278     2.315    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X105Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDCE (Prop_fdce_C_Q)         0.141     2.456 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     2.512    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[6]
    SLICE_X105Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.314     3.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X105Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.864     2.315    
    SLICE_X105Y70        FDCE (Hold_fdce_C_D)         0.078     2.393    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.277     2.314    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDCE (Prop_fdce_C_Q)         0.141     2.455 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.056     2.511    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[9]
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     3.176    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.862     2.314    
    SLICE_X103Y73        FDCE (Hold_fdce_C_D)         0.078     2.392    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.864ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.259     2.296    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y86        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.141     2.437 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.493    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0]_19[6]
    SLICE_X111Y86        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.295     3.160    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y86        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][6]/C
                         clock pessimism             -0.864     2.296    
    SLICE_X111Y86        FDRE (Hold_fdre_C_D)         0.078     2.374    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/AckPipe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/AckPipe_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.263     2.300    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y94        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/AckPipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDCE (Prop_fdce_C_Q)         0.141     2.441 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/AckPipe_reg[0]/Q
                         net (fo=1, routed)           0.056     2.497    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/AckPipe[0]
    SLICE_X111Y94        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/AckPipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.300     3.165    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y94        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/AckPipe_reg[1]/C
                         clock pessimism             -0.865     2.300    
    SLICE_X111Y94        FDCE (Hold_fdce_C_D)         0.078     2.378    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/AckPipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.280     2.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X103Y79        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y79        FDRE (Prop_fdre_C_Q)         0.141     2.458 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.514    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0]_45[6]
    SLICE_X103Y79        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.315     3.180    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X103Y79        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][6]/C
                         clock pessimism             -0.863     2.317    
    SLICE_X103Y79        FDRE (Hold_fdre_C_D)         0.078     2.395    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.288     2.325    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X95Y91         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y91         FDRE (Prop_fdre_C_Q)         0.141     2.466 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.522    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0]_58[7]
    SLICE_X95Y91         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.326     3.191    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X95Y91         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][7]/C
                         clock pessimism             -0.866     2.325    
    SLICE_X95Y91         FDRE (Hold_fdre_C_D)         0.078     2.403    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.219ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.867ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.315     2.352    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_l
    SLICE_X87Y93         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.141     2.493 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/Q
                         net (fo=1, routed)           0.056     2.549    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0]_11[8]
    SLICE_X87Y93         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.354     3.219    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_l
    SLICE_X87Y93         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]/C
                         clock pessimism             -0.867     2.352    
    SLICE_X87Y93         FDRE (Hold_fdre_C_D)         0.078     2.430    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.289     2.326    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_l
    SLICE_X101Y95        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDRE (Prop_fdre_C_Q)         0.141     2.467 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][4]/Q
                         net (fo=1, routed)           0.056     2.523    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0]_32[4]
    SLICE_X101Y95        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.326     3.191    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_l
    SLICE_X101Y95        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][4]/C
                         clock pessimism             -0.865     2.326    
    SLICE_X101Y95        FDRE (Hold_fdre_C_D)         0.076     2.402    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_clk_div4_l_n_0_1
Waveform(ns):       { 0.000 13.460 }
Period(ns):         26.920
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y15   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y14   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X5Y14   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y13   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X3Y14   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X5Y13   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X3Y13   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X3Y30   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X5Y34   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X4Y32   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y82  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y82  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y82  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y82   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][32]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y82   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][33]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y82   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][34]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y82   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][35]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y82   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][36]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y82   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][37]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y82   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][38]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y76  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][24]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y76  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][25]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y76  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][26]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y76  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][27]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y76  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][28]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y76  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][29]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y76  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][30]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y76  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][31]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y81   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y81   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc_imageon_vclk_r
  To Clock:  fmc_imageon_vclk_r

Setup :            0  Failing Endpoints,  Worst Slack        0.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][4]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 0.715ns (11.717%)  route 5.387ns (88.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 11.658 - 6.730 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.652     5.302    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X47Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=448, routed)         5.387    11.108    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X54Y43         LUT3 (Prop_lut3_I2_O)        0.296    11.404 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][4]_i_1/O
                         net (fo=1, routed)           0.000    11.404    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][4]
    SLICE_X54Y43         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.550    11.658    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X54Y43         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][4]/C
                         clock pessimism              0.272    11.930    
                         clock uncertainty           -0.035    11.895    
    SLICE_X54Y43         FDRE (Setup_fdre_C_D)        0.079    11.974    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][4]
  -------------------------------------------------------------------
                         required time                         11.974    
                         arrival time                         -11.404    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 0.715ns (11.750%)  route 5.370ns (88.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 11.658 - 6.730 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.652     5.302    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X47Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=448, routed)         5.370    11.091    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X54Y43         LUT3 (Prop_lut3_I2_O)        0.296    11.387 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][2]_i_1/O
                         net (fo=1, routed)           0.000    11.387    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][2]
    SLICE_X54Y43         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.550    11.658    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X54Y43         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2]/C
                         clock pessimism              0.272    11.930    
                         clock uncertainty           -0.035    11.895    
    SLICE_X54Y43         FDRE (Setup_fdre_C_D)        0.079    11.974    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2]
  -------------------------------------------------------------------
                         required time                         11.974    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 0.715ns (11.844%)  route 5.322ns (88.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 11.656 - 6.730 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.652     5.302    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X47Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=448, routed)         5.322    11.042    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X54Y40         LUT3 (Prop_lut3_I2_O)        0.296    11.338 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][17]_i_1/O
                         net (fo=1, routed)           0.000    11.338    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][17]
    SLICE_X54Y40         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.548    11.656    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X54Y40         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17]/C
                         clock pessimism              0.272    11.928    
                         clock uncertainty           -0.035    11.893    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)        0.079    11.972    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17]
  -------------------------------------------------------------------
                         required time                         11.972    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][17]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 0.715ns (12.192%)  route 5.150ns (87.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 11.587 - 6.730 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.652     5.302    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X47Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=448, routed)         5.150    10.870    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X52Y43         LUT3 (Prop_lut3_I2_O)        0.296    11.166 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][17]_i_1/O
                         net (fo=1, routed)           0.000    11.166    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]
    SLICE_X52Y43         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.479    11.587    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y43         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][17]/C
                         clock pessimism              0.272    11.859    
                         clock uncertainty           -0.035    11.824    
    SLICE_X52Y43         FDRE (Setup_fdre_C_D)        0.029    11.853    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][17]
  -------------------------------------------------------------------
                         required time                         11.853    
                         arrival time                         -11.166    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][22]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 0.715ns (12.053%)  route 5.217ns (87.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 11.659 - 6.730 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.652     5.302    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X47Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=448, routed)         5.217    10.938    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X57Y43         LUT3 (Prop_lut3_I2_O)        0.296    11.234 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][22]_i_1/O
                         net (fo=1, routed)           0.000    11.234    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][22]
    SLICE_X57Y43         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.551    11.659    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X57Y43         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][22]/C
                         clock pessimism              0.272    11.931    
                         clock uncertainty           -0.035    11.896    
    SLICE_X57Y43         FDRE (Setup_fdre_C_D)        0.031    11.927    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][22]
  -------------------------------------------------------------------
                         required time                         11.927    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 0.715ns (12.208%)  route 5.142ns (87.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 11.587 - 6.730 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.652     5.302    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X47Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=448, routed)         5.142    10.862    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X52Y43         LUT3 (Prop_lut3_I2_O)        0.296    11.158 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][20]_i_1/O
                         net (fo=1, routed)           0.000    11.158    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][20]
    SLICE_X52Y43         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.479    11.587    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y43         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]/C
                         clock pessimism              0.272    11.859    
                         clock uncertainty           -0.035    11.824    
    SLICE_X52Y43         FDRE (Setup_fdre_C_D)        0.031    11.855    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]
  -------------------------------------------------------------------
                         required time                         11.855    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][22]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 0.715ns (12.251%)  route 5.121ns (87.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 11.587 - 6.730 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.652     5.302    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X47Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     5.721 f  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=448, routed)         5.121    10.842    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X51Y45         LUT2 (Prop_lut2_I1_O)        0.296    11.138 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][22]_i_1/O
                         net (fo=1, routed)           0.000    11.138    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][22]
    SLICE_X51Y45         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.479    11.587    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y45         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][22]/C
                         clock pessimism              0.272    11.859    
                         clock uncertainty           -0.035    11.824    
    SLICE_X51Y45         FDRE (Setup_fdre_C_D)        0.031    11.855    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][22]
  -------------------------------------------------------------------
                         required time                         11.855    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][22]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 0.715ns (12.292%)  route 5.102ns (87.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 11.587 - 6.730 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.652     5.302    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X47Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=448, routed)         5.102    10.823    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X52Y43         LUT3 (Prop_lut3_I2_O)        0.296    11.119 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][22]_i_1/O
                         net (fo=1, routed)           0.000    11.119    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][22]
    SLICE_X52Y43         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.479    11.587    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y43         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][22]/C
                         clock pessimism              0.272    11.859    
                         clock uncertainty           -0.035    11.824    
    SLICE_X52Y43         FDRE (Setup_fdre_C_D)        0.031    11.855    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][22]
  -------------------------------------------------------------------
                         required time                         11.855    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 0.715ns (12.301%)  route 5.098ns (87.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 11.587 - 6.730 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.652     5.302    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X47Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=448, routed)         5.098    10.818    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X52Y43         LUT3 (Prop_lut3_I2_O)        0.296    11.114 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][6]_i_1/O
                         net (fo=1, routed)           0.000    11.114    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][6]
    SLICE_X52Y43         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.479    11.587    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y43         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6]/C
                         clock pessimism              0.272    11.859    
                         clock uncertainty           -0.035    11.824    
    SLICE_X52Y43         FDRE (Setup_fdre_C_D)        0.032    11.856    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6]
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 0.715ns (12.103%)  route 5.193ns (87.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 11.656 - 6.730 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.652     5.302    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X47Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=448, routed)         5.193    10.913    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X54Y40         LUT3 (Prop_lut3_I2_O)        0.296    11.209 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][17]_i_1/O
                         net (fo=1, routed)           0.000    11.209    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_HAS_IRQ.intr_stat_reg[17]
    SLICE_X54Y40         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.548    11.656    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X54Y40         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17]/C
                         clock pessimism              0.272    11.928    
                         clock uncertainty           -0.035    11.893    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)        0.081    11.974    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17]
  -------------------------------------------------------------------
                         required time                         11.974    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                  0.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.137%)  route 0.187ns (55.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.584     1.704    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X62Y49         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.148     1.852 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][1]/Q
                         net (fo=30, routed)          0.187     2.039    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/ipif_data_out[1]
    SLICE_X63Y52         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.851     2.359    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X63Y52         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1]/C
                         clock pessimism             -0.388     1.972    
    SLICE_X63Y52         FDRE (Hold_fdre_C_D)         0.018     1.990    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.375%)  route 0.179ns (41.625%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.557     1.677    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y48         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     1.818 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19]/Q
                         net (fo=1, routed)           0.179     1.997    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_6[19]
    SLICE_X49Y47         LUT5 (Prop_lut5_I1_O)        0.045     2.042 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3/O
                         net (fo=1, routed)           0.000     2.042    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3_n_0
    SLICE_X49Y47         MUXF7 (Prop_muxf7_I1_O)      0.065     2.107 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1/O
                         net (fo=1, routed)           0.000     2.107    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1_n_0
    SLICE_X49Y47         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.828     2.336    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X49Y47         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]/C
                         clock pessimism             -0.393     1.944    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.105     2.049    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.267%)  route 0.180ns (41.733%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.557     1.677    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X52Y49         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.141     1.818 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/Q
                         net (fo=1, routed)           0.180     1.998    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2[23]
    SLICE_X44Y48         LUT5 (Prop_lut5_I1_O)        0.045     2.043 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[23]_i_3/O
                         net (fo=1, routed)           0.000     2.043    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/core_data[23]
    SLICE_X44Y48         MUXF7 (Prop_muxf7_I1_O)      0.065     2.108 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     2.108    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_78
    SLICE_X44Y48         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.828     2.336    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X44Y48         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
                         clock pessimism             -0.393     1.944    
    SLICE_X44Y48         FDRE (Hold_fdre_C_D)         0.105     2.049    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][24]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.251ns (58.599%)  route 0.177ns (41.401%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.557     1.677    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y53         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141     1.818 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][24]/Q
                         net (fo=1, routed)           0.177     1.996    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[140]
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.045     2.041 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_3/O
                         net (fo=1, routed)           0.000     2.041    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_3_n_0
    SLICE_X51Y53         MUXF7 (Prop_muxf7_I1_O)      0.065     2.106 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_i_1/O
                         net (fo=1, routed)           0.000     2.106    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_39
    SLICE_X51Y53         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.822     2.330    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X51Y53         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]/C
                         clock pessimism             -0.393     1.938    
    SLICE_X51Y53         FDRE (Hold_fdre_C_D)         0.105     2.043    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][18]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.041%)  route 0.261ns (64.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.555     1.675    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X52Y52         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.141     1.816 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18]/Q
                         net (fo=2, routed)           0.261     2.078    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[25][18]
    SLICE_X51Y46         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.823     2.331    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y46         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][18]/C
                         clock pessimism             -0.388     1.944    
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)         0.071     2.015    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][18]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.943%)  route 0.251ns (64.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.558     1.678    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y50         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.819 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][11]/Q
                         net (fo=2, routed)           0.251     2.071    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_regs_reg[11]
    SLICE_X46Y46         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.827     2.335    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y46         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][11]/C
                         clock pessimism             -0.388     1.948    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.059     2.007    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][12]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][12]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.807%)  route 0.242ns (63.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.557     1.677    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X48Y53         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141     1.818 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][12]/Q
                         net (fo=1, routed)           0.242     2.060    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/Q[12]
    SLICE_X50Y57         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.821     2.329    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y57         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][12]/C
                         clock pessimism             -0.393     1.937    
    SLICE_X50Y57         FDRE (Hold_fdre_C_D)         0.059     1.996    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][12]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][18]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.179%)  route 0.235ns (55.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.560     1.680    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X47Y46         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][18]/Q
                         net (fo=2, routed)           0.235     2.056    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28][15]
    SLICE_X51Y48         LUT3 (Prop_lut3_I1_O)        0.045     2.101 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][18]_i_1/O
                         net (fo=1, routed)           0.000     2.101    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18]
    SLICE_X51Y48         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.824     2.332    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y48         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18]/C
                         clock pessimism             -0.393     1.940    
    SLICE_X51Y48         FDRE (Hold_fdre_C_D)         0.092     2.032    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.279%)  route 0.244ns (56.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.561     1.681    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X39Y49         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.822 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]/Q
                         net (fo=1, routed)           0.244     2.066    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_3[9]
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.045     2.111 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1/O
                         net (fo=1, routed)           0.000     2.111    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1_n_0
    SLICE_X37Y52         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.827     2.335    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X37Y52         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]/C
                         clock pessimism             -0.388     1.948    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.092     2.040    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.248ns (55.772%)  route 0.197ns (44.228%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.553     1.673    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y57         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]/Q
                         net (fo=1, routed)           0.197     2.011    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_4[12]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.045     2.056 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[12]_i_2/O
                         net (fo=1, routed)           0.000     2.056    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_data[12]
    SLICE_X49Y58         MUXF7 (Prop_muxf7_I0_O)      0.062     2.118 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.118    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_89
    SLICE_X49Y58         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.825     2.333    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y58         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                         clock pessimism             -0.393     1.941    
    SLICE_X49Y58         FDRE (Hold_fdre_C_D)         0.105     2.046    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc_imageon_vclk_r
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmc_imageon_vclk_r }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y5   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y6   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y4   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X3Y3   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X3Y6   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X3Y4   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X3Y5   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB18_X1Y0   fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X2Y0   fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X2Y1   fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y12   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X2Y2    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X2Y2    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X2Y2    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X2Y2    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X2Y2    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X2Y2    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[5]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y52  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y52  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X46Y70  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_33/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y23   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y23   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y23   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y23   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X62Y32  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y23   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y12   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y12   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y5    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y5    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[13]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack       18.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.577ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 2.068ns (26.219%)  route 5.819ns (73.781%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.879ns = ( 33.799 - 26.920 ) 
    Source Clock Delay      (SCD):    7.542ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.815     7.542    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_r
    SLICE_X106Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDPE (Prop_fdpe_C_Q)         0.456     7.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.345     9.343    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[0]
    SLICE_X103Y29        LUT3 (Prop_lut3_I0_O)        0.152     9.495 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15/O
                         net (fo=10, routed)          1.198    10.693    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15_n_0
    SLICE_X105Y28        LUT6 (Prop_lut6_I4_O)        0.326    11.019 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21/O
                         net (fo=1, routed)           0.708    11.728    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/compare[0]_18[3]
    SLICE_X105Y29        LUT6 (Prop_lut6_I1_O)        0.124    11.852 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_12/O
                         net (fo=1, routed)           0.000    11.852    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_12_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.402 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_SAMPLEINFIRSTBIT_i_reg_i_5/CO[3]
                         net (fo=2, routed)           1.358    13.760    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]_0[0]
    SLICE_X107Y30        LUT6 (Prop_lut6_I0_O)        0.124    13.884 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_6/O
                         net (fo=1, routed)           0.667    14.551    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_6_n_0
    SLICE_X107Y30        LUT6 (Prop_lut6_I0_O)        0.124    14.675 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_3/O
                         net (fo=1, routed)           0.000    14.675    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_3_n_0
    SLICE_X107Y30        MUXF7 (Prop_muxf7_I0_O)      0.212    14.887 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_1/O
                         net (fo=4, routed)           0.543    15.430    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate
    SLICE_X111Y30        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.751    33.799    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_r
    SLICE_X111Y30        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[0]/C
                         clock pessimism              0.623    34.422    
                         clock uncertainty           -0.035    34.387    
    SLICE_X111Y30        FDCE (Setup_fdce_C_CE)      -0.380    34.007    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         34.007    
                         arrival time                         -15.430    
  -------------------------------------------------------------------
                         slack                                 18.577    

Slack (MET) :             18.622ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 1.688ns (21.227%)  route 6.264ns (78.773%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.885ns = ( 33.805 - 26.920 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.886     7.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X104Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.518     8.131 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/Q
                         net (fo=8, routed)           1.259     9.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[5]
    SLICE_X106Y39        LUT2 (Prop_lut2_I0_O)        0.124     9.514 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[5]_i_1__1/O
                         net (fo=2, routed)           1.417    10.931    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[5]
    SLICE_X106Y40        LUT6 (Prop_lut6_I2_O)        0.124    11.055 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1/O
                         net (fo=1, routed)           0.000    11.055    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=22, routed)          1.112    12.717    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X112Y39        LUT6 (Prop_lut6_I4_O)        0.124    12.841 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_10__1/O
                         net (fo=1, routed)           0.161    13.002    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_10__1_n_0
    SLICE_X112Y39        LUT6 (Prop_lut6_I0_O)        0.124    13.126 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_5__1/O
                         net (fo=1, routed)           0.950    14.075    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_5__1_n_0
    SLICE_X112Y41        LUT5 (Prop_lut5_I4_O)        0.124    14.199 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_1__1/O
                         net (fo=16, routed)          1.366    15.565    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_1
    SLICE_X107Y36        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.757    33.805    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X107Y36        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[5]/C
                         clock pessimism              0.623    34.428    
                         clock uncertainty           -0.035    34.393    
    SLICE_X107Y36        FDPE (Setup_fdpe_C_CE)      -0.205    34.188    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[5]
  -------------------------------------------------------------------
                         required time                         34.188    
                         arrival time                         -15.565    
  -------------------------------------------------------------------
                         slack                                 18.622    

Slack (MET) :             18.622ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 1.688ns (21.227%)  route 6.264ns (78.773%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.885ns = ( 33.805 - 26.920 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.886     7.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X104Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.518     8.131 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/Q
                         net (fo=8, routed)           1.259     9.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[5]
    SLICE_X106Y39        LUT2 (Prop_lut2_I0_O)        0.124     9.514 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[5]_i_1__1/O
                         net (fo=2, routed)           1.417    10.931    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[5]
    SLICE_X106Y40        LUT6 (Prop_lut6_I2_O)        0.124    11.055 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1/O
                         net (fo=1, routed)           0.000    11.055    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=22, routed)          1.112    12.717    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X112Y39        LUT6 (Prop_lut6_I4_O)        0.124    12.841 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_10__1/O
                         net (fo=1, routed)           0.161    13.002    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_10__1_n_0
    SLICE_X112Y39        LUT6 (Prop_lut6_I0_O)        0.124    13.126 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_5__1/O
                         net (fo=1, routed)           0.950    14.075    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_5__1_n_0
    SLICE_X112Y41        LUT5 (Prop_lut5_I4_O)        0.124    14.199 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_1__1/O
                         net (fo=16, routed)          1.366    15.565    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_1
    SLICE_X107Y36        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.757    33.805    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X107Y36        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[6]/C
                         clock pessimism              0.623    34.428    
                         clock uncertainty           -0.035    34.393    
    SLICE_X107Y36        FDPE (Setup_fdpe_C_CE)      -0.205    34.188    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[6]
  -------------------------------------------------------------------
                         required time                         34.188    
                         arrival time                         -15.565    
  -------------------------------------------------------------------
                         slack                                 18.622    

Slack (MET) :             18.638ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 1.688ns (21.272%)  route 6.247ns (78.728%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.884ns = ( 33.804 - 26.920 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.886     7.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X104Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.518     8.131 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/Q
                         net (fo=8, routed)           1.259     9.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[5]
    SLICE_X106Y39        LUT2 (Prop_lut2_I0_O)        0.124     9.514 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[5]_i_1__1/O
                         net (fo=2, routed)           1.417    10.931    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[5]
    SLICE_X106Y40        LUT6 (Prop_lut6_I2_O)        0.124    11.055 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1/O
                         net (fo=1, routed)           0.000    11.055    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=22, routed)          1.112    12.717    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X112Y39        LUT6 (Prop_lut6_I4_O)        0.124    12.841 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_10__1/O
                         net (fo=1, routed)           0.161    13.002    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_10__1_n_0
    SLICE_X112Y39        LUT6 (Prop_lut6_I0_O)        0.124    13.126 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_5__1/O
                         net (fo=1, routed)           0.950    14.075    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_5__1_n_0
    SLICE_X112Y41        LUT5 (Prop_lut5_I4_O)        0.124    14.199 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_1__1/O
                         net (fo=16, routed)          1.349    15.548    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_1
    SLICE_X106Y34        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.756    33.804    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X106Y34        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/C
                         clock pessimism              0.623    34.427    
                         clock uncertainty           -0.035    34.392    
    SLICE_X106Y34        FDPE (Setup_fdpe_C_CE)      -0.205    34.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]
  -------------------------------------------------------------------
                         required time                         34.187    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                 18.638    

Slack (MET) :             18.638ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 1.688ns (21.272%)  route 6.247ns (78.728%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.884ns = ( 33.804 - 26.920 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.886     7.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X104Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.518     8.131 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/Q
                         net (fo=8, routed)           1.259     9.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[5]
    SLICE_X106Y39        LUT2 (Prop_lut2_I0_O)        0.124     9.514 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[5]_i_1__1/O
                         net (fo=2, routed)           1.417    10.931    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[5]
    SLICE_X106Y40        LUT6 (Prop_lut6_I2_O)        0.124    11.055 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1/O
                         net (fo=1, routed)           0.000    11.055    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=22, routed)          1.112    12.717    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X112Y39        LUT6 (Prop_lut6_I4_O)        0.124    12.841 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_10__1/O
                         net (fo=1, routed)           0.161    13.002    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_10__1_n_0
    SLICE_X112Y39        LUT6 (Prop_lut6_I0_O)        0.124    13.126 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_5__1/O
                         net (fo=1, routed)           0.950    14.075    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_5__1_n_0
    SLICE_X112Y41        LUT5 (Prop_lut5_I4_O)        0.124    14.199 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_1__1/O
                         net (fo=16, routed)          1.349    15.548    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_1
    SLICE_X107Y34        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.756    33.804    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X107Y34        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[3]/C
                         clock pessimism              0.623    34.427    
                         clock uncertainty           -0.035    34.392    
    SLICE_X107Y34        FDPE (Setup_fdpe_C_CE)      -0.205    34.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[3]
  -------------------------------------------------------------------
                         required time                         34.187    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                 18.638    

Slack (MET) :             18.638ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 1.688ns (21.272%)  route 6.247ns (78.728%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.884ns = ( 33.804 - 26.920 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.886     7.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X104Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.518     8.131 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/Q
                         net (fo=8, routed)           1.259     9.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[5]
    SLICE_X106Y39        LUT2 (Prop_lut2_I0_O)        0.124     9.514 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[5]_i_1__1/O
                         net (fo=2, routed)           1.417    10.931    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[5]
    SLICE_X106Y40        LUT6 (Prop_lut6_I2_O)        0.124    11.055 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1/O
                         net (fo=1, routed)           0.000    11.055    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=22, routed)          1.112    12.717    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X112Y39        LUT6 (Prop_lut6_I4_O)        0.124    12.841 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_10__1/O
                         net (fo=1, routed)           0.161    13.002    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_10__1_n_0
    SLICE_X112Y39        LUT6 (Prop_lut6_I0_O)        0.124    13.126 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_5__1/O
                         net (fo=1, routed)           0.950    14.075    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_5__1_n_0
    SLICE_X112Y41        LUT5 (Prop_lut5_I4_O)        0.124    14.199 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_1__1/O
                         net (fo=16, routed)          1.349    15.548    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_1
    SLICE_X107Y34        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.756    33.804    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X107Y34        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[4]/C
                         clock pessimism              0.623    34.427    
                         clock uncertainty           -0.035    34.392    
    SLICE_X107Y34        FDPE (Setup_fdpe_C_CE)      -0.205    34.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[4]
  -------------------------------------------------------------------
                         required time                         34.187    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                 18.638    

Slack (MET) :             18.746ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        7.827ns  (logic 1.688ns (21.565%)  route 6.139ns (78.435%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.884ns = ( 33.804 - 26.920 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.886     7.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X104Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.518     8.131 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/Q
                         net (fo=8, routed)           1.259     9.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[5]
    SLICE_X106Y39        LUT2 (Prop_lut2_I0_O)        0.124     9.514 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[5]_i_1__1/O
                         net (fo=2, routed)           1.417    10.931    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[5]
    SLICE_X106Y40        LUT6 (Prop_lut6_I2_O)        0.124    11.055 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1/O
                         net (fo=1, routed)           0.000    11.055    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=22, routed)          1.465    13.070    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X112Y38        LUT6 (Prop_lut6_I1_O)        0.124    13.194 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_8__1/O
                         net (fo=1, routed)           0.452    13.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_8__1_n_0
    SLICE_X112Y38        LUT6 (Prop_lut6_I0_O)        0.124    13.770 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_4__1/O
                         net (fo=1, routed)           0.591    14.361    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_4__1_n_0
    SLICE_X112Y37        LUT4 (Prop_lut4_I3_O)        0.124    14.485 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          0.955    15.441    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_0
    SLICE_X113Y34        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.756    33.804    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X113Y34        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[6]/C
                         clock pessimism              0.623    34.427    
                         clock uncertainty           -0.035    34.392    
    SLICE_X113Y34        FDPE (Setup_fdpe_C_CE)      -0.205    34.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[6]
  -------------------------------------------------------------------
                         required time                         34.187    
                         arrival time                         -15.441    
  -------------------------------------------------------------------
                         slack                                 18.746    

Slack (MET) :             18.746ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        7.827ns  (logic 1.688ns (21.565%)  route 6.139ns (78.435%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.884ns = ( 33.804 - 26.920 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.886     7.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X104Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.518     8.131 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/Q
                         net (fo=8, routed)           1.259     9.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[5]
    SLICE_X106Y39        LUT2 (Prop_lut2_I0_O)        0.124     9.514 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[5]_i_1__1/O
                         net (fo=2, routed)           1.417    10.931    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[5]
    SLICE_X106Y40        LUT6 (Prop_lut6_I2_O)        0.124    11.055 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1/O
                         net (fo=1, routed)           0.000    11.055    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=22, routed)          1.465    13.070    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X112Y38        LUT6 (Prop_lut6_I1_O)        0.124    13.194 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_8__1/O
                         net (fo=1, routed)           0.452    13.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_8__1_n_0
    SLICE_X112Y38        LUT6 (Prop_lut6_I0_O)        0.124    13.770 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_4__1/O
                         net (fo=1, routed)           0.591    14.361    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_4__1_n_0
    SLICE_X112Y37        LUT4 (Prop_lut4_I3_O)        0.124    14.485 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          0.955    15.441    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_0
    SLICE_X113Y34        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.756    33.804    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X113Y34        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[7]/C
                         clock pessimism              0.623    34.427    
                         clock uncertainty           -0.035    34.392    
    SLICE_X113Y34        FDPE (Setup_fdpe_C_CE)      -0.205    34.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[7]
  -------------------------------------------------------------------
                         required time                         34.187    
                         arrival time                         -15.441    
  -------------------------------------------------------------------
                         slack                                 18.746    

Slack (MET) :             18.746ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        7.827ns  (logic 1.688ns (21.565%)  route 6.139ns (78.435%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.884ns = ( 33.804 - 26.920 ) 
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.886     7.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X104Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.518     8.131 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[5]/Q
                         net (fo=8, routed)           1.259     9.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[5]
    SLICE_X106Y39        LUT2 (Prop_lut2_I0_O)        0.124     9.514 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[5]_i_1__1/O
                         net (fo=2, routed)           1.417    10.931    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[5]
    SLICE_X106Y40        LUT6 (Prop_lut6_I2_O)        0.124    11.055 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1/O
                         net (fo=1, routed)           0.000    11.055    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_23__1_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=22, routed)          1.465    13.070    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X112Y38        LUT6 (Prop_lut6_I1_O)        0.124    13.194 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_8__1/O
                         net (fo=1, routed)           0.452    13.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_8__1_n_0
    SLICE_X112Y38        LUT6 (Prop_lut6_I0_O)        0.124    13.770 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_4__1/O
                         net (fo=1, routed)           0.591    14.361    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_4__1_n_0
    SLICE_X112Y37        LUT4 (Prop_lut4_I3_O)        0.124    14.485 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          0.955    15.441    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_0
    SLICE_X113Y34        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.756    33.804    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X113Y34        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[8]/C
                         clock pessimism              0.623    34.427    
                         clock uncertainty           -0.035    34.392    
    SLICE_X113Y34        FDPE (Setup_fdpe_C_CE)      -0.205    34.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[8]
  -------------------------------------------------------------------
                         required time                         34.187    
                         arrival time                         -15.441    
  -------------------------------------------------------------------
                         slack                                 18.746    

Slack (MET) :             18.753ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        7.720ns  (logic 1.683ns (21.801%)  route 6.037ns (78.199%))
  Logic Levels:           7  (CARRY4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns = ( 33.863 - 26.920 ) 
    Source Clock Delay      (SCD):    7.600ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.873     7.600    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X91Y26         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y26         FDPE (Prop_fdpe_C_Q)         0.456     8.056 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.576     9.632    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[0]
    SLICE_X92Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.756 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_32__3/O
                         net (fo=2, routed)           0.812    10.568    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_32__3_n_0
    SLICE_X92Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.692 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_20__3/O
                         net (fo=1, routed)           0.968    11.660    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/compare[0]_70[7]
    SLICE_X95Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.784 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_11__3/O
                         net (fo=1, routed)           0.000    11.784    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_11__3_n_0
    SLICE_X95Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.182 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_SAMPLEINFIRSTBIT_i_reg_i_5__3/CO[3]
                         net (fo=2, routed)           1.353    13.534    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[3]_0[0]
    SLICE_X94Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.658 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_6__3/O
                         net (fo=1, routed)           0.661    14.320    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_6__3_n_0
    SLICE_X94Y27         LUT6 (Prop_lut6_I0_O)        0.124    14.444 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_3__3/O
                         net (fo=1, routed)           0.000    14.444    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_3__3_n_0
    SLICE_X94Y27         MUXF7 (Prop_muxf7_I0_O)      0.209    14.653 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[3]_i_1__3/O
                         net (fo=4, routed)           0.667    15.320    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate
    SLICE_X95Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.815    33.863    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X95Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]/C
                         clock pessimism              0.623    34.486    
                         clock uncertainty           -0.035    34.451    
    SLICE_X95Y28         FDCE (Setup_fdce_C_CE)      -0.378    34.073    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         34.073    
                         arrival time                         -15.320    
  -------------------------------------------------------------------
                         slack                                 18.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.258     2.337    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.141     2.478 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.534    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0]_11[6]
    SLICE_X109Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.293     3.198    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][6]/C
                         clock pessimism             -0.861     2.337    
    SLICE_X109Y33        FDRE (Hold_fdre_C_D)         0.078     2.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.257     2.336    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X107Y32        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y32        FDRE (Prop_fdre_C_Q)         0.141     2.477 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/Q
                         net (fo=1, routed)           0.056     2.533    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0]_11[9]
    SLICE_X107Y32        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.292     3.197    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X107Y32        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][9]/C
                         clock pessimism             -0.861     2.336    
    SLICE_X107Y32        FDRE (Hold_fdre_C_D)         0.078     2.414    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.864ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.287     2.366    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X91Y39         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y39         FDCE (Prop_fdce_C_Q)         0.141     2.507 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[2]/Q
                         net (fo=1, routed)           0.056     2.563    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/p_2_out[3]
    SLICE_X91Y39         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.325     3.230    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X91Y39         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[3]/C
                         clock pessimism             -0.864     2.366    
    SLICE_X91Y39         FDCE (Hold_fdce_C_D)         0.078     2.444    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.864ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.286     2.365    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X105Y41        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y41        FDRE (Prop_fdre_C_Q)         0.141     2.506 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][8]/Q
                         net (fo=1, routed)           0.056     2.562    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0]_32[8]
    SLICE_X105Y41        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.324     3.229    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X105Y41        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][8]/C
                         clock pessimism             -0.864     2.365    
    SLICE_X105Y41        FDRE (Hold_fdre_C_D)         0.078     2.443    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.283     2.362    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X103Y17        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y17        FDRE (Prop_fdre_C_Q)         0.141     2.503 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][9]/Q
                         net (fo=1, routed)           0.056     2.559    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0]_45[9]
    SLICE_X103Y17        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     3.223    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X103Y17        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][9]/C
                         clock pessimism             -0.861     2.362    
    SLICE_X103Y17        FDRE (Hold_fdre_C_D)         0.078     2.440    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCntr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.315     2.394    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X87Y44         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y44         FDCE (Prop_fdce_C_Q)         0.141     2.535 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCntr_reg[10]/Q
                         net (fo=2, routed)           0.067     2.602    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCntr_reg[10]
    SLICE_X86Y44         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.354     3.259    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X86Y44         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[10]/C
                         clock pessimism             -0.852     2.407    
    SLICE_X86Y44         FDCE (Hold_fdce_C_D)         0.075     2.482    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.308     2.387    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X67Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         FDCE (Prop_fdce_C_Q)         0.141     2.528 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     2.584    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X67Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.343     3.248    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X67Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.861     2.387    
    SLICE_X67Y24         FDCE (Hold_fdce_C_D)         0.076     2.463    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y28         FDCE (Prop_fdce_C_Q)         0.141     2.531 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     2.587    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[8]
    SLICE_X69Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.347     3.252    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X69Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.862     2.390    
    SLICE_X69Y28         FDCE (Hold_fdce_C_D)         0.076     2.466    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.258     2.337    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.141     2.478 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][2]/Q
                         net (fo=1, routed)           0.056     2.534    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0]_11[2]
    SLICE_X109Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.293     3.198    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][2]/C
                         clock pessimism             -0.861     2.337    
    SLICE_X109Y33        FDRE (Hold_fdre_C_D)         0.076     2.413    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.257     2.336    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X107Y32        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y32        FDRE (Prop_fdre_C_Q)         0.141     2.477 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/Q
                         net (fo=1, routed)           0.056     2.533    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0]_11[8]
    SLICE_X107Y32        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.292     3.197    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X107Y32        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]/C
                         clock pessimism             -0.861     2.336    
    SLICE_X107Y32        FDRE (Hold_fdre_C_D)         0.076     2.412    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_clk_div4_l_n_0
Waveform(ns):       { 0.000 13.460 }
Period(ns):         26.920
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y5   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y6   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y4   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X3Y3   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X3Y6   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X3Y4   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X3Y5   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X5Y14  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X5Y4   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X4Y16  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X86Y34  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y39  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y21  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y34  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y34  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y34  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y34  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y34  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y34  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y34  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][24]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][25]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][26]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][27]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][28]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][29]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][30]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][31]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y26  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][32]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y26  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][33]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc_vita_ser_clk_l
  To Clock:  fmc_vita_ser_clk_l

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc_vita_ser_clk_l
Waveform(ns):       { 0.000 1.346 }
Period(ns):         2.692
Sources:            { IO_VITA_CAM_L_clk_out_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y92  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y92  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y91  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y91  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y88  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y88  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y98  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y98  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0_1
  To Clock:  CLKDIV_c_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.609ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.653ns (15.543%)  route 3.548ns (84.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 16.653 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y91         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y91         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q3
                         net (fo=2, routed)           3.548     7.479    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[8]
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.936    16.653    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.860    
                         clock uncertainty           -0.035    16.825    
    RAMB18_X3Y30         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737    16.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.088    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  8.609    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.653ns (16.814%)  route 3.231ns (83.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 16.653 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y92         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q4
                         net (fo=2, routed)           3.231     7.161    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[3]
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.936    16.653    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.860    
                         clock uncertainty           -0.035    16.825    
    RAMB18_X3Y30         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[3])
                                                     -0.737    16.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.088    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.653ns (17.082%)  route 3.170ns (82.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 16.653 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y91         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y91         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q4
                         net (fo=2, routed)           3.170     7.100    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[9]
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.936    16.653    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.860    
                         clock uncertainty           -0.035    16.825    
    RAMB18_X3Y30         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[9])
                                                     -0.737    16.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.088    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             8.990ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.653ns (17.092%)  route 3.168ns (82.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 16.653 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y92         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q6
                         net (fo=2, routed)           3.168     7.098    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[5]
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.936    16.653    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.860    
                         clock uncertainty           -0.035    16.825    
    RAMB18_X3Y30         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[5])
                                                     -0.737    16.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.088    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                  8.990    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.653ns (17.268%)  route 3.129ns (82.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 16.653 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y92         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q5
                         net (fo=2, routed)           3.129     7.059    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[4]
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.936    16.653    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.860    
                         clock uncertainty           -0.035    16.825    
    RAMB18_X3Y30         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[4])
                                                     -0.737    16.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.088    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.030ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.653ns (17.275%)  route 3.127ns (82.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 16.653 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y92         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q1
                         net (fo=2, routed)           3.127     7.058    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[0]
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.936    16.653    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.860    
                         clock uncertainty           -0.035    16.825    
    RAMB18_X3Y30         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[0])
                                                     -0.737    16.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.088    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  9.030    

Slack (MET) :             9.179ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.653ns (17.984%)  route 2.978ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 16.653 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y92         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q8
                         net (fo=2, routed)           2.978     6.909    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[7]
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.936    16.653    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.860    
                         clock uncertainty           -0.035    16.825    
    RAMB18_X3Y30         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[7])
                                                     -0.737    16.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.088    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  9.179    

Slack (MET) :             9.181ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.653ns (17.996%)  route 2.976ns (82.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 16.653 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y92         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q2
                         net (fo=2, routed)           2.976     6.906    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[1]
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.936    16.653    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.860    
                         clock uncertainty           -0.035    16.825    
    RAMB18_X3Y30         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[1])
                                                     -0.737    16.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.088    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  9.181    

Slack (MET) :             9.250ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.653ns (18.341%)  route 2.907ns (81.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 16.653 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y92         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q3
                         net (fo=2, routed)           2.907     6.838    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[2]
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.936    16.653    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.860    
                         clock uncertainty           -0.035    16.825    
    RAMB18_X3Y30         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[2])
                                                     -0.737    16.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.088    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                  9.250    

Slack (MET) :             9.318ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.653ns (18.698%)  route 2.839ns (81.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 16.653 - 13.460 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y92         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     3.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q7
                         net (fo=2, routed)           2.839     6.770    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[6]
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.936    16.653    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.860    
                         clock uncertainty           -0.035    16.825    
    RAMB18_X3Y30         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[6])
                                                     -0.737    16.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.088    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  9.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.261     1.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X113Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDCE (Prop_fdce_C_Q)         0.141     1.229 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.056     1.285    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/ISERDES_BITSLIP_reg
    SLICE_X113Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.298     1.425    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X113Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.338     1.088    
    SLICE_X113Y88        FDCE (Hold_fdce_C_D)         0.076     1.164    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.261     1.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X113Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDCE (Prop_fdce_C_Q)         0.141     1.229 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.285    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/IODELAY_CE_reg
    SLICE_X113Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.298     1.425    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X113Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.338     1.088    
    SLICE_X113Y88        FDCE (Hold_fdce_C_D)         0.075     1.163    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.263     1.090    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y95        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDCE (Prop_fdce_C_Q)         0.141     1.231 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.287    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/IODELAY_CE_reg
    SLICE_X113Y95        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.300     1.427    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X113Y95        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.338     1.090    
    SLICE_X113Y95        FDCE (Hold_fdce_C_D)         0.075     1.165    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.261     1.088    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X113Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDCE (Prop_fdce_C_Q)         0.141     1.229 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.285    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/IODELAY_INC_reg
    SLICE_X113Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.298     1.425    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X113Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.338     1.088    
    SLICE_X113Y88        FDCE (Hold_fdce_C_D)         0.071     1.159    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.263     1.090    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y95        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDPE (Prop_fdpe_C_Q)         0.141     1.231 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/Q
                         net (fo=2, routed)           0.067     1.298    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/IODELAY_ISERDES_RESET_reg
    SLICE_X113Y95        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.300     1.427    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X113Y95        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism             -0.338     1.090    
    SLICE_X113Y95        FDCE (Hold_fdce_C_D)         0.071     1.161    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289     1.116    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X99Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y94         FDCE (Prop_fdce_C_Q)         0.141     1.257 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/Q
                         net (fo=1, routed)           0.099     1.356    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg_n_0_[0]
    SLICE_X101Y93        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.326     1.453    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X101Y93        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[1]/C
                         clock pessimism             -0.322     1.132    
    SLICE_X101Y93        FDCE (Hold_fdce_C_D)         0.075     1.207    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.083    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDCE (Prop_fdce_C_Q)         0.164     1.247 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.056     1.303    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/ISERDES_BITSLIP_reg
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.418    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.336     1.083    
    SLICE_X112Y81        FDCE (Hold_fdce_C_D)         0.064     1.147    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.083    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDCE (Prop_fdce_C_Q)         0.164     1.247 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.303    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/IODELAY_CE_reg
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.418    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.336     1.083    
    SLICE_X112Y81        FDCE (Hold_fdce_C_D)         0.060     1.143    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.083    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDCE (Prop_fdce_C_Q)         0.164     1.247 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.303    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/IODELAY_INC_reg
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.418    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.336     1.083    
    SLICE_X112Y81        FDCE (Hold_fdce_C_D)         0.053     1.136    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.310     1.137    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X88Y83         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDCE (Prop_fdce_C_Q)         0.141     1.278 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/Q
                         net (fo=1, routed)           0.086     1.363    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r
    SLICE_X89Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.408 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN[0]_i_1/O
                         net (fo=1, routed)           0.000     1.408    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN[0]_i_1_n_0
    SLICE_X89Y83         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.347     1.474    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X89Y83         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism             -0.325     1.150    
    SLICE_X89Y83         FDCE (Hold_fdce_C_D)         0.091     1.241    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKDIV_c_0_1
Waveform(ns):       { 0.000 5.384 }
Period(ns):         13.460
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X3Y30   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y34   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X4Y32   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y30   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X4Y36   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y92   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y88   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y98   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y84   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y90   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Low Pulse Width   Slow    FDPE/C          n/a            0.500         8.076       7.576      SLICE_X85Y84   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_r_reg/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X88Y83   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X89Y83   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/C
Low Pulse Width   Slow    FDPE/C          n/a            0.500         8.076       7.576      SLICE_X102Y82  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/C
Low Pulse Width   Slow    FDPE/C          n/a            0.500         8.076       7.576      SLICE_X102Y82  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X102Y82  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X92Y82   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_r_reg/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X109Y92  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X109Y92  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X109Y92  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X86Y92   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X86Y92   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X86Y92   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X86Y92   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X98Y91   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X85Y93   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[4]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X86Y92   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X86Y92   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X86Y92   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X86Y92   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  fmc_vita_ser_clk_r
  To Clock:  fmc_vita_ser_clk_r

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc_vita_ser_clk_r
Waveform(ns):       { 0.000 1.346 }
Period(ns):         2.692
Sources:            { IO_VITA_CAM_R_clk_out_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y20  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y20  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y19  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y19  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y48  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y48  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack       10.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.073ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.653ns (24.486%)  route 2.014ns (75.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y48         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q4
                         net (fo=2, routed)           2.014     5.992    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[3]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[3])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                 10.073    

Slack (MET) :             10.079ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.653ns (24.541%)  route 2.008ns (75.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y48         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q3
                         net (fo=2, routed)           2.008     5.986    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[2]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[2])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                 10.079    

Slack (MET) :             10.161ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.653ns (25.315%)  route 1.927ns (74.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y47         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y47         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q4
                         net (fo=2, routed)           1.927     5.905    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[9]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[9])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                 10.161    

Slack (MET) :             10.169ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.653ns (25.397%)  route 1.918ns (74.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y47         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y47         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q3
                         net (fo=2, routed)           1.918     5.897    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[8]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                 10.169    

Slack (MET) :             10.180ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.653ns (25.510%)  route 1.907ns (74.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y48         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q8
                         net (fo=2, routed)           1.907     5.885    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[7]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[7])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -5.885    
  -------------------------------------------------------------------
                         slack                                 10.180    

Slack (MET) :             10.218ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.653ns (25.893%)  route 1.869ns (74.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y48         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q5
                         net (fo=2, routed)           1.869     5.848    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[4]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[4])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                 10.218    

Slack (MET) :             10.219ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.580ns (17.933%)  route 2.654ns (82.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 16.513 - 13.460 ) 
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810     3.320    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y29        FDCE (Prop_fdce_C_Q)         0.456     3.776 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           2.654     6.430    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int
    SLICE_X113Y29        LUT5 (Prop_lut5_I4_O)        0.124     6.554 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_i_1/O
                         net (fo=1, routed)           0.000     6.554    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_i_1_n_0
    SLICE_X113Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.751    16.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
                         clock pessimism              0.267    16.780    
                         clock uncertainty           -0.035    16.744    
    SLICE_X113Y29        FDCE (Setup_fdce_C_D)        0.029    16.773    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg
  -------------------------------------------------------------------
                         required time                         16.773    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                 10.219    

Slack (MET) :             10.329ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.653ns (27.086%)  route 1.758ns (72.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y48         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q6
                         net (fo=2, routed)           1.758     5.737    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[5]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[5])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                 10.329    

Slack (MET) :             10.331ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.653ns (27.105%)  route 1.756ns (72.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y48         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q2
                         net (fo=2, routed)           1.756     5.735    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[1]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[1])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                 10.331    

Slack (MET) :             10.449ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.653ns (28.497%)  route 1.638ns (71.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y48         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     3.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q7
                         net (fo=2, routed)           1.638     5.617    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[6]
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[6])
                                                     -0.737    16.066    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                 10.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.128    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y31        FDCE (Prop_fdce_C_Q)         0.141     1.269 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.056     1.325    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/ISERDES_BITSLIP
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.464    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.336     1.128    
    SLICE_X113Y31        FDCE (Hold_fdce_C_D)         0.076     1.204    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.255     1.127    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X111Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.141     1.268 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.056     1.324    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/ISERDES_BITSLIP_reg
    SLICE_X111Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.290     1.463    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X111Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.336     1.127    
    SLICE_X111Y19        FDCE (Hold_fdce_C_D)         0.076     1.203    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.255     1.127    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y30        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y30        FDCE (Prop_fdce_C_Q)         0.141     1.268 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.324    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/IODELAY_CE
    SLICE_X113Y30        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.290     1.463    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X113Y30        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.336     1.127    
    SLICE_X113Y30        FDCE (Hold_fdce_C_D)         0.075     1.202    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.128    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y31        FDCE (Prop_fdce_C_Q)         0.141     1.269 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.325    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/IODELAY_INC
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.464    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.336     1.128    
    SLICE_X113Y31        FDCE (Hold_fdce_C_D)         0.075     1.203    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.255     1.127    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X111Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.141     1.268 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.324    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/IODELAY_CE_reg
    SLICE_X111Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.290     1.463    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X111Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.336     1.127    
    SLICE_X111Y19        FDCE (Hold_fdce_C_D)         0.075     1.202    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.263     1.135    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y44        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDCE (Prop_fdce_C_Q)         0.141     1.276 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.332    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/IODELAY_CE_reg
    SLICE_X113Y44        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.300     1.473    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X113Y44        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.338     1.135    
    SLICE_X113Y44        FDCE (Hold_fdce_C_D)         0.075     1.210    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.255     1.127    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X111Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.141     1.268 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.324    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/IODELAY_INC_reg
    SLICE_X111Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.290     1.463    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X111Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.336     1.127    
    SLICE_X111Y19        FDCE (Hold_fdce_C_D)         0.071     1.198    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.263     1.135    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y44        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDCE (Prop_fdce_C_Q)         0.141     1.276 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.056     1.332    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/ISERDES_BITSLIP_reg
    SLICE_X113Y44        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.300     1.473    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X113Y44        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.338     1.135    
    SLICE_X113Y44        FDCE (Hold_fdce_C_D)         0.071     1.206    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.128    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y31        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y31        FDPE (Prop_fdpe_C_Q)         0.141     1.269 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/Q
                         net (fo=2, routed)           0.067     1.336    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/IODELAY_ISERDES_RESET
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.464    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism             -0.336     1.128    
    SLICE_X113Y31        FDCE (Hold_fdce_C_D)         0.071     1.199    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/WaitCntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncstate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.962%)  route 0.109ns (37.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.251     1.123    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X109Y26        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/WaitCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDCE (Prop_fdce_C_Q)         0.141     1.264 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/WaitCntr_reg[2]/Q
                         net (fo=6, routed)           0.109     1.374    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/p_1_in
    SLICE_X108Y26        LUT4 (Prop_lut4_I3_O)        0.045     1.419 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncstate[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.419    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncstate[0]_i_1__3_n_0
    SLICE_X108Y26        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.285     1.458    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X108Y26        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncstate_reg[0]/C
                         clock pessimism             -0.322     1.136    
    SLICE_X108Y26        FDCE (Hold_fdce_C_D)         0.121     1.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKDIV_c_0
Waveform(ns):       { 0.000 5.384 }
Period(ns):         13.460
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y14   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y4    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X4Y16   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y8    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y10   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y32   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y20   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y48   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y16   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y30   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y40  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[1]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y40  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[4]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y40  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[5]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y40  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[6]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y40  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[7]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y40  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[8]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y40  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/C
Low Pulse Width   Fast    FDPE/C          n/a            0.500         8.076       7.576      SLICE_X97Y43   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X113Y30  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X113Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X108Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[4]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X108Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X108Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[8]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X111Y16  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X108Y17  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[1]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X111Y16  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[2]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X111Y16  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X108Y17  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[4]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X111Y16  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[6]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X108Y17  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.012ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnx52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizw55rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.625ns  (logic 0.456ns (28.061%)  route 1.169ns (71.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnx52ki/C
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnx52ki/Q
                         net (fo=1, routed)           1.169     1.625    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[15]
    SLICE_X49Y85         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizw55rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X49Y85         FDRE (Setup_fdre_C_D)       -0.093     6.637    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizw55rja
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgogx2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5rizy05rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.640ns  (logic 0.456ns (27.810%)  route 1.184ns (72.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgogx2ki/C
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgogx2ki/Q
                         net (fo=1, routed)           1.184     1.640    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[20]
    SLICE_X55Y83         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5rizy05rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)       -0.043     6.687    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5rizy05rja
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.640    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgow52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5riz015rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.664ns  (logic 0.518ns (31.123%)  route 1.146ns (68.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgow52ki/C
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgow52ki/Q
                         net (fo=1, routed)           1.146     1.664    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[31]
    SLICE_X46Y36         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5riz015rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X46Y36         FDRE (Setup_fdre_C_D)       -0.016     6.714    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5riz015rja
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -1.664    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnwx2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizw05rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.585ns  (logic 0.456ns (28.771%)  route 1.129ns (71.229%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnwx2ki/C
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnwx2ki/Q
                         net (fo=1, routed)           1.129     1.585    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[10]
    SLICE_X49Y37         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizw05rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X49Y37         FDRE (Setup_fdre_C_D)       -0.095     6.635    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizw05rja
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnw52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizw15rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.608ns  (logic 0.456ns (28.354%)  route 1.152ns (71.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnw52ki/C
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnw52ki/Q
                         net (fo=1, routed)           1.152     1.608    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[11]
    SLICE_X48Y34         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizw15rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X48Y34         FDRE (Setup_fdre_C_D)       -0.047     6.683    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizw15rja
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.608    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyp2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizxb5rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.600ns  (logic 0.456ns (28.493%)  route 1.144ns (71.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyp2ki/C
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyp2ki/Q
                         net (fo=1, routed)           1.144     1.600    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[17]
    SLICE_X53Y38         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizxb5rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X53Y38         FDRE (Setup_fdre_C_D)       -0.047     6.683    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizxb5rja
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgogx2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5rizy05rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.589ns  (logic 0.518ns (32.605%)  route 1.071ns (67.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgogx2ki/C
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgogx2ki/Q
                         net (fo=1, routed)           1.071     1.589    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[20]
    SLICE_X48Y39         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5rizy05rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X48Y39         FDRE (Setup_fdre_C_D)       -0.043     6.687    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5rizy05rja
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.589    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgopyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizz5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.556ns  (logic 0.518ns (33.289%)  route 1.038ns (66.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgopyui/C
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgopyui/Q
                         net (fo=1, routed)           1.038     1.556    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[2]
    SLICE_X50Y34         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizz5csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X50Y34         FDRE (Setup_fdre_C_D)       -0.047     6.683    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizz5csa
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgohx2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizy45rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.494ns  (logic 0.518ns (34.671%)  route 0.976ns (65.329%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgohx2ki/C
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgohx2ki/Q
                         net (fo=1, routed)           0.976     1.494    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[24]
    SLICE_X44Y37         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizy45rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X44Y37         FDRE (Setup_fdre_C_D)       -0.093     6.637    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizy45rja
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -1.494    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgn5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizx5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.497ns  (logic 0.456ns (30.454%)  route 1.041ns (69.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgn5yui/C
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgn5yui/Q
                         net (fo=1, routed)           1.041     1.497    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[1]
    SLICE_X64Y86         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizx5csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X64Y86         FDRE (Setup_fdre_C_D)       -0.047     6.683    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizx5csa
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  5.186    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       18.026ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.026ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3n5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfbqcmb4jgbuf4ira14fdgx2ki5riz015rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.958ns  (logic 0.518ns (26.457%)  route 1.440ns (73.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3n5yui/C
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3n5yui/Q
                         net (fo=1, routed)           1.440     1.958    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum4ppyui[31]
    SLICE_X66Y92         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfbqcmb4jgbuf4ira14fdgx2ki5riz015rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X66Y92         FDRE (Setup_fdre_C_D)       -0.016    19.984    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfbqcmb4jgbuf4ira14fdgx2ki5riz015rja
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                 18.026    

Slack (MET) :             18.057ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3ppyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsnbqcmb4jgbuf4ira14fdgx2ki5riz045rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.896ns  (logic 0.456ns (24.052%)  route 1.440ns (75.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3ppyui/C
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3ppyui/Q
                         net (fo=1, routed)           1.440     1.896    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum4ppyui[34]
    SLICE_X51Y88         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsnbqcmb4jgbuf4ira14fdgx2ki5riz045rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X51Y88         FDRE (Setup_fdre_C_D)       -0.047    19.953    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsnbqcmb4jgbuf4ira14fdgx2ki5riz045rja
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                 18.057    

Slack (MET) :             18.166ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3npyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsabqcmb4jgbuf4ira14fdgx2ki5riz005rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.739ns  (logic 0.456ns (26.221%)  route 1.283ns (73.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3npyui/C
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3npyui/Q
                         net (fo=1, routed)           1.283     1.739    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum4ppyui[30]
    SLICE_X61Y91         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsabqcmb4jgbuf4ira14fdgx2ki5riz005rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X61Y91         FDRE (Setup_fdre_C_D)       -0.095    19.905    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsabqcmb4jgbuf4ira14fdgx2ki5riz005rja
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.739    
  -------------------------------------------------------------------
                         slack                                 18.166    

Slack (MET) :             18.215ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2p5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.738ns  (logic 0.456ns (26.236%)  route 1.282ns (73.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2p5yui/C
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2p5yui/Q
                         net (fo=1, routed)           1.282     1.738    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum4ppyui[25]
    SLICE_X48Y37         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X48Y37         FDRE (Setup_fdre_C_D)       -0.047    19.953    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                 18.215    

Slack (MET) :             18.352ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3npyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsabqcmb4jgbuf4ira14fdgx2ki5riz005rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.381ns  (logic 0.478ns (34.602%)  route 0.903ns (65.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3npyui/C
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3npyui/Q
                         net (fo=1, routed)           0.903     1.381    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum4ppyui[30]
    SLICE_X51Y36         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsabqcmb4jgbuf4ira14fdgx2ki5riz005rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X51Y36         FDRE (Setup_fdre_C_D)       -0.267    19.733    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsabqcmb4jgbuf4ira14fdgx2ki5riz005rja
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                 18.352    

Slack (MET) :             18.391ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum35rja/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfbqcmb4jgbuf4ira14fdgx2ki5riz15csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.593ns  (logic 0.518ns (32.513%)  route 1.075ns (67.487%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum35rja/C
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum35rja/Q
                         net (fo=1, routed)           1.075     1.593    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum4ppyui[3]
    SLICE_X50Y32         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfbqcmb4jgbuf4ira14fdgx2ki5riz15csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X50Y32         FDRE (Setup_fdre_C_D)       -0.016    19.984    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfbqcmb4jgbuf4ira14fdgx2ki5riz15csa
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 18.391    

Slack (MET) :             18.401ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2npyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsnbqcmb4jgbuf4ira14fdgx2ki5rizy05rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.586ns  (logic 0.518ns (32.651%)  route 1.068ns (67.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2npyui/C
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2npyui/Q
                         net (fo=1, routed)           1.068     1.586    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum4ppyui[20]
    SLICE_X50Y35         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsnbqcmb4jgbuf4ira14fdgx2ki5rizy05rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X50Y35         FDRE (Setup_fdre_C_D)       -0.013    19.987    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsnbqcmb4jgbuf4ira14fdgx2ki5rizy05rja
  -------------------------------------------------------------------
                         required time                         19.987    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                 18.401    

Slack (MET) :             18.402ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2ppyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsabqcmb4jgbuf4ira14fdgx2ki5rizy45rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.544ns  (logic 0.456ns (29.531%)  route 1.088ns (70.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2ppyui/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2ppyui/Q
                         net (fo=1, routed)           1.088     1.544    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum4ppyui[24]
    SLICE_X46Y32         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsabqcmb4jgbuf4ira14fdgx2ki5rizy45rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X46Y32         FDRE (Setup_fdre_C_D)       -0.054    19.946    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsabqcmb4jgbuf4ira14fdgx2ki5rizy45rja
  -------------------------------------------------------------------
                         required time                         19.946    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                 18.402    

Slack (MET) :             18.482ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3rpyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfbqcmb4jgbuf4ira14fdgx2ki5riz1c5rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.471ns  (logic 0.456ns (30.996%)  route 1.015ns (69.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3rpyui/C
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3rpyui/Q
                         net (fo=1, routed)           1.015     1.471    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum4ppyui[38]
    SLICE_X59Y89         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfbqcmb4jgbuf4ira14fdgx2ki5riz1c5rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)       -0.047    19.953    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfbqcmb4jgbuf4ira14fdgx2ki5riz1c5rja
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                 18.482    

Slack (MET) :             18.499ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3n5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfbqcmb4jgbuf4ira14fdgx2ki5riz015rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.454ns  (logic 0.518ns (35.638%)  route 0.936ns (64.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3n5yui/C
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3n5yui/Q
                         net (fo=1, routed)           0.936     1.454    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum4ppyui[31]
    SLICE_X52Y34         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfbqcmb4jgbuf4ira14fdgx2ki5riz015rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y34         FDRE (Setup_fdre_C_D)       -0.047    19.953    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfbqcmb4jgbuf4ira14fdgx2ki5riz015rja
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                 18.499    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  fmc_imageon_vclk_l

Setup :            0  Failing Endpoints,  Worst Slack        2.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.803ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.419ns (25.563%)  route 1.220ns (74.437%))
  Logic Levels:           0  
  Clock Path Skew:        -2.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 11.739 - 6.730 ) 
    Source Clock Delay      (SCD):    7.481ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.805     7.481    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.419     7.900 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.220     9.120    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X106Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.668    11.739    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X106Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.271    12.010    
                         clock uncertainty           -0.035    11.975    
    SLICE_X106Y73        FDCE (Setup_fdce_C_D)       -0.270    11.705    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.705    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.456ns (25.710%)  route 1.318ns (74.290%))
  Logic Levels:           0  
  Clock Path Skew:        -2.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 11.737 - 6.730 ) 
    Source Clock Delay      (SCD):    7.479ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.803     7.479    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X106Y75        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDCE (Prop_fdce_C_Q)         0.456     7.935 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           1.318     9.253    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X106Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.666    11.737    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X106Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.271    12.008    
                         clock uncertainty           -0.035    11.973    
    SLICE_X106Y74        FDCE (Setup_fdce_C_D)       -0.095    11.878    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         11.878    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.456ns (25.750%)  route 1.315ns (74.250%))
  Logic Levels:           0  
  Clock Path Skew:        -2.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 11.737 - 6.730 ) 
    Source Clock Delay      (SCD):    7.479ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.803     7.479    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y75        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDCE (Prop_fdce_C_Q)         0.456     7.935 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.315     9.250    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X107Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.666    11.737    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X107Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.271    12.008    
                         clock uncertainty           -0.035    11.973    
    SLICE_X107Y74        FDCE (Setup_fdce_C_D)       -0.093    11.880    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.880    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.419ns (26.298%)  route 1.174ns (73.702%))
  Logic Levels:           0  
  Clock Path Skew:        -2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 11.742 - 6.730 ) 
    Source Clock Delay      (SCD):    7.481ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.805     7.481    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.419     7.900 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           1.174     9.075    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.671    11.742    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.271    12.013    
                         clock uncertainty           -0.035    11.978    
    SLICE_X110Y73        FDCE (Setup_fdce_C_D)       -0.266    11.712    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.456ns (26.242%)  route 1.282ns (73.758%))
  Logic Levels:           0  
  Clock Path Skew:        -2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 11.742 - 6.730 ) 
    Source Clock Delay      (SCD):    7.481ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.805     7.481    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.456     7.937 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           1.282     9.219    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.671    11.742    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.271    12.013    
                         clock uncertainty           -0.035    11.978    
    SLICE_X110Y73        FDCE (Setup_fdce_C_D)       -0.093    11.885    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.419ns (26.865%)  route 1.141ns (73.135%))
  Logic Levels:           0  
  Clock Path Skew:        -2.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 11.737 - 6.730 ) 
    Source Clock Delay      (SCD):    7.479ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.803     7.479    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y75        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDCE (Prop_fdce_C_Q)         0.419     7.898 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.141     9.039    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X107Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.666    11.737    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X107Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.271    12.008    
                         clock uncertainty           -0.035    11.973    
    SLICE_X107Y74        FDCE (Setup_fdce_C_D)       -0.265    11.708    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.708    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.726%)  route 1.316ns (74.274%))
  Logic Levels:           0  
  Clock Path Skew:        -2.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 11.739 - 6.730 ) 
    Source Clock Delay      (SCD):    7.481ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.805     7.481    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.456     7.937 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.316     9.254    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X108Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.668    11.739    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X108Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.271    12.010    
                         clock uncertainty           -0.035    11.975    
    SLICE_X108Y73        FDCE (Setup_fdce_C_D)       -0.047    11.928    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.928    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  2.674    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.456ns (27.629%)  route 1.194ns (72.371%))
  Logic Levels:           0  
  Clock Path Skew:        -2.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 11.737 - 6.730 ) 
    Source Clock Delay      (SCD):    7.479ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.803     7.479    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y75        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDCE (Prop_fdce_C_Q)         0.456     7.935 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           1.194     9.130    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X107Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.666    11.737    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X107Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.271    12.008    
                         clock uncertainty           -0.035    11.973    
    SLICE_X107Y74        FDCE (Setup_fdce_C_D)       -0.095    11.878    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.878    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.419ns (28.560%)  route 1.048ns (71.440%))
  Logic Levels:           0  
  Clock Path Skew:        -2.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 11.739 - 6.730 ) 
    Source Clock Delay      (SCD):    7.481ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.805     7.481    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.419     7.900 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           1.048     8.948    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X108Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.668    11.739    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X108Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.271    12.010    
                         clock uncertainty           -0.035    11.975    
    SLICE_X108Y73        FDCE (Setup_fdce_C_D)       -0.215    11.760    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.456ns (28.785%)  route 1.128ns (71.215%))
  Logic Levels:           0  
  Clock Path Skew:        -2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 11.742 - 6.730 ) 
    Source Clock Delay      (SCD):    7.481ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.805     7.481    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.456     7.937 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           1.128     9.065    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.671    11.742    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.271    12.013    
                         clock uncertainty           -0.035    11.978    
    SLICE_X110Y73        FDCE (Setup_fdce_C_D)       -0.092    11.886    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         11.886    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  2.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.508%)  route 0.243ns (65.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.317     2.354    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X80Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88         FDCE (Prop_fdce_C_Q)         0.128     2.482 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.243     2.725    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X67Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.846     2.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X67Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.387     1.930    
    SLICE_X67Y88         FDCE (Hold_fdce_C_D)        -0.008     1.922    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.435%)  route 0.355ns (71.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.317     2.354    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X80Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88         FDCE (Prop_fdce_C_Q)         0.141     2.495 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.355     2.850    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X66Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.846     2.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X66Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.387     1.930    
    SLICE_X66Y88         FDCE (Hold_fdce_C_D)         0.090     2.020    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.128ns (23.073%)  route 0.427ns (76.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.251     2.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.128     2.416 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.427     2.843    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X108Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.890     2.361    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X108Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.387     1.974    
    SLICE_X108Y73        FDCE (Hold_fdce_C_D)         0.023     1.997    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.124%)  route 0.443ns (75.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.251     2.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.141     2.429 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.443     2.873    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.893     2.364    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.387     1.977    
    SLICE_X110Y73        FDCE (Hold_fdce_C_D)         0.046     2.023    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.728%)  route 0.333ns (70.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.317     2.354    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X80Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88         FDCE (Prop_fdce_C_Q)         0.141     2.495 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.333     2.829    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X67Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.846     2.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X67Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.387     1.930    
    SLICE_X67Y88         FDCE (Hold_fdce_C_D)         0.047     1.977    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.788%)  route 0.302ns (70.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.317     2.354    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X80Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88         FDCE (Prop_fdce_C_Q)         0.128     2.482 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.302     2.784    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X67Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.846     2.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X67Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.387     1.930    
    SLICE_X67Y88         FDCE (Hold_fdce_C_D)        -0.006     1.924    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.128ns (20.844%)  route 0.486ns (79.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.251     2.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.128     2.416 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.486     2.902    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X108Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.890     2.361    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X108Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.387     1.974    
    SLICE_X108Y73        FDCE (Hold_fdce_C_D)         0.023     1.997    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.653%)  route 0.510ns (78.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.251     2.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.141     2.429 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.510     2.939    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.893     2.364    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.387     1.977    
    SLICE_X110Y73        FDCE (Hold_fdce_C_D)         0.047     2.024    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.141ns (19.199%)  route 0.593ns (80.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.250     2.287    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y75        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDCE (Prop_fdce_C_Q)         0.141     2.428 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.593     3.022    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X107Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.889     2.360    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X107Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.387     1.973    
    SLICE_X107Y74        FDCE (Hold_fdce_C_D)         0.046     2.019    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_l
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.128ns (18.668%)  route 0.558ns (81.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.250     2.287    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y75        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDCE (Prop_fdce_C_Q)         0.128     2.415 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.558     2.973    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X107Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.889     2.360    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X107Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.387     1.973    
    SLICE_X107Y74        FDCE (Hold_fdce_C_D)        -0.006     1.967    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  1.006    





---------------------------------------------------------------------------------------------------
From Clock:  fmc_imageon_vclk_l
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        5.569ns  (logic 0.419ns (7.524%)  route 5.150ns (92.476%))
  Logic Levels:           0  
  Clock Path Skew:        1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.982ns = ( 33.902 - 26.920 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 25.516 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.713    25.516    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDCE (Prop_fdce_C_Q)         0.419    25.935 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           5.150    31.084    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X80Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.904    33.902    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X80Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.271    34.173    
                         clock uncertainty           -0.035    34.138    
    SLICE_X80Y89         FDCE (Setup_fdce_C_D)       -0.270    33.868    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.868    
                         arrival time                         -31.084    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        5.600ns  (logic 0.456ns (8.143%)  route 5.144ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.982ns = ( 33.902 - 26.920 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 25.516 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.713    25.516    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDCE (Prop_fdce_C_Q)         0.456    25.972 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           5.144    31.116    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X80Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.904    33.902    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X80Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.271    34.173    
                         clock uncertainty           -0.035    34.138    
    SLICE_X80Y89         FDCE (Setup_fdce_C_D)       -0.093    34.045    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         34.045    
                         arrival time                         -31.116    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        5.494ns  (logic 0.456ns (8.300%)  route 5.038ns (91.700%))
  Logic Levels:           0  
  Clock Path Skew:        1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.982ns = ( 33.902 - 26.920 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 25.516 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.713    25.516    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDCE (Prop_fdce_C_Q)         0.456    25.972 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           5.038    31.010    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X80Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.904    33.902    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X80Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.271    34.173    
                         clock uncertainty           -0.035    34.138    
    SLICE_X80Y90         FDCE (Setup_fdce_C_D)       -0.093    34.045    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.045    
                         arrival time                         -31.010    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.609%)  route 4.289ns (90.391%))
  Logic Levels:           0  
  Clock Path Skew:        1.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.888ns = ( 33.808 - 26.920 ) 
    Source Clock Delay      (SCD):    5.380ns = ( 25.570 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.767    25.570    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X105Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.456    26.026 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           4.289    30.315    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X105Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.810    33.808    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X105Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.271    34.079    
                         clock uncertainty           -0.035    34.044    
    SLICE_X105Y72        FDCE (Setup_fdce_C_D)       -0.105    33.939    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         33.939    
                         arrival time                         -30.315    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        4.191ns  (logic 0.419ns (9.997%)  route 3.772ns (90.003%))
  Logic Levels:           0  
  Clock Path Skew:        1.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.888ns = ( 33.808 - 26.920 ) 
    Source Clock Delay      (SCD):    5.380ns = ( 25.570 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.767    25.570    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X105Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.419    25.989 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           3.772    29.761    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.810    33.808    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.271    34.079    
                         clock uncertainty           -0.035    34.044    
    SLICE_X103Y73        FDCE (Setup_fdce_C_D)       -0.265    33.779    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         33.779    
                         arrival time                         -29.761    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        4.155ns  (logic 0.478ns (11.504%)  route 3.677ns (88.496%))
  Logic Levels:           0  
  Clock Path Skew:        1.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.892ns = ( 33.812 - 26.920 ) 
    Source Clock Delay      (SCD):    5.385ns = ( 25.575 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.772    25.575    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X104Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y70        FDCE (Prop_fdce_C_Q)         0.478    26.053 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           3.677    29.730    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X102Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.814    33.812    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X102Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.271    34.083    
                         clock uncertainty           -0.035    34.048    
    SLICE_X102Y70        FDCE (Setup_fdce_C_D)       -0.224    33.824    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         33.824    
                         arrival time                         -29.730    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        4.187ns  (logic 0.456ns (10.890%)  route 3.731ns (89.110%))
  Logic Levels:           0  
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 33.811 - 26.920 ) 
    Source Clock Delay      (SCD):    5.380ns = ( 25.570 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.767    25.570    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X105Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.456    26.026 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           3.731    29.757    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X105Y69        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.813    33.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X105Y69        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.271    34.082    
                         clock uncertainty           -0.035    34.047    
    SLICE_X105Y69        FDCE (Setup_fdce_C_D)       -0.095    33.952    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.952    
                         arrival time                         -29.757    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.999ns  (logic 0.419ns (10.477%)  route 3.580ns (89.523%))
  Logic Levels:           0  
  Clock Path Skew:        1.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.888ns = ( 33.808 - 26.920 ) 
    Source Clock Delay      (SCD):    5.380ns = ( 25.570 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.767    25.570    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X105Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.419    25.989 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           3.580    29.569    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.810    33.808    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.271    34.079    
                         clock uncertainty           -0.035    34.044    
    SLICE_X103Y73        FDCE (Setup_fdce_C_D)       -0.268    33.776    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         33.776    
                         arrival time                         -29.569    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        4.156ns  (logic 0.518ns (12.463%)  route 3.638ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 33.811 - 26.920 ) 
    Source Clock Delay      (SCD):    5.385ns = ( 25.575 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.772    25.575    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X104Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y70        FDCE (Prop_fdce_C_Q)         0.518    26.093 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           3.638    29.731    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X105Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.813    33.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X105Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.271    34.082    
                         clock uncertainty           -0.035    34.047    
    SLICE_X105Y70        FDCE (Setup_fdce_C_D)       -0.093    33.954    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         33.954    
                         arrival time                         -29.731    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        4.250ns  (logic 0.456ns (10.729%)  route 3.794ns (89.271%))
  Logic Levels:           0  
  Clock Path Skew:        1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.982ns = ( 33.902 - 26.920 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 25.516 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.713    25.516    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDCE (Prop_fdce_C_Q)         0.456    25.972 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           3.794    29.766    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X80Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.904    33.902    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X80Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.271    34.173    
                         clock uncertainty           -0.035    34.138    
    SLICE_X80Y90         FDCE (Setup_fdce_C_D)       -0.095    34.043    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.043    
                         arrival time                         -29.766    
  -------------------------------------------------------------------
                         slack                                  4.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.141ns (8.049%)  route 1.611ns (91.951%))
  Logic Levels:           0  
  Clock Path Skew:        1.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.596     1.680    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X105Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.141     1.821 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           1.611     3.431    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     3.176    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.387     2.789    
    SLICE_X103Y73        FDCE (Hold_fdce_C_D)         0.046     2.835    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.128ns (7.468%)  route 1.586ns (92.532%))
  Logic Levels:           0  
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.596     1.680    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X105Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.128     1.808 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.586     3.394    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X105Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.314     3.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X105Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.387     2.792    
    SLICE_X105Y70        FDCE (Hold_fdce_C_D)        -0.007     2.785    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.164ns (9.286%)  route 1.602ns (90.714%))
  Logic Levels:           0  
  Clock Path Skew:        1.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.599     1.683    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X104Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y70        FDCE (Prop_fdce_C_Q)         0.164     1.847 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           1.602     3.449    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X105Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.314     3.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X105Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.387     2.792    
    SLICE_X105Y70        FDCE (Hold_fdce_C_D)         0.047     2.839    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.449    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.128ns (7.414%)  route 1.599ns (92.586%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.596     1.680    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X105Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.128     1.808 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           1.599     3.406    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[13]
    SLICE_X105Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.312     3.177    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X105Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/C
                         clock pessimism             -0.387     2.790    
    SLICE_X105Y72        FDCE (Hold_fdce_C_D)         0.004     2.794    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.794    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.164ns (9.249%)  route 1.609ns (90.751%))
  Logic Levels:           0  
  Clock Path Skew:        1.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.599     1.683    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X104Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y70        FDCE (Prop_fdce_C_Q)         0.164     1.847 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           1.609     3.456    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X105Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.314     3.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X105Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.387     2.792    
    SLICE_X105Y70        FDCE (Hold_fdce_C_D)         0.047     2.839    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.128ns (7.381%)  route 1.606ns (92.619%))
  Logic Levels:           0  
  Clock Path Skew:        1.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.596     1.680    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X105Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.128     1.808 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           1.606     3.414    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     3.176    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.387     2.789    
    SLICE_X103Y73        FDCE (Hold_fdce_C_D)        -0.007     2.782    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.141ns (7.850%)  route 1.655ns (92.150%))
  Logic Levels:           0  
  Clock Path Skew:        1.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.596     1.680    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X105Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.141     1.821 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.655     3.476    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X105Y69        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.315     3.180    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X105Y69        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.387     2.793    
    SLICE_X105Y69        FDCE (Hold_fdce_C_D)         0.046     2.839    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.141ns (7.792%)  route 1.668ns (92.208%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.596     1.680    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X105Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.141     1.821 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           1.668     3.489    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X105Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.312     3.177    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X105Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.387     2.790    
    SLICE_X105Y72        FDCE (Hold_fdce_C_D)         0.061     2.851    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           3.489    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.148ns (8.328%)  route 1.629ns (91.672%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.599     1.683    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X104Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y70        FDCE (Prop_fdce_C_Q)         0.148     1.831 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           1.629     3.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X102Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.315     3.180    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X102Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.387     2.793    
    SLICE_X102Y70        FDCE (Hold_fdce_C_D)         0.021     2.814    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.148ns (8.420%)  route 1.610ns (91.580%))
  Logic Levels:           0  
  Clock Path Skew:        1.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.599     1.683    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X104Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y70        FDCE (Prop_fdce_C_Q)         0.148     1.831 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           1.610     3.440    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X105Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.314     3.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X105Y70        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.387     2.792    
    SLICE_X105Y70        FDCE (Hold_fdce_C_D)        -0.006     2.786    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.786    
                         arrival time                           3.440    
  -------------------------------------------------------------------
                         slack                                  0.655    





---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0_1
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        11.041ns  (logic 0.456ns (4.130%)  route 10.585ns (95.870%))
  Logic Levels:           0  
  Clock Path Skew:        3.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.835ns = ( 33.755 - 26.920 ) 
    Source Clock Delay      (SCD):    3.282ns = ( 16.742 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.818    16.742    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X110Y85        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDCE (Prop_fdce_C_Q)         0.456    17.198 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[2]/Q
                         net (fo=1, routed)          10.585    27.783    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][2]
    SLICE_X111Y85        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.757    33.755    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y85        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][2]/C
                         clock pessimism              0.000    33.755    
                         clock uncertainty           -0.035    33.719    
    SLICE_X111Y85        FDRE (Setup_fdre_C_D)       -0.095    33.624    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         33.624    
                         arrival time                         -27.783    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.484ns  (logic 0.419ns (3.997%)  route 10.065ns (96.003%))
  Logic Levels:           0  
  Clock Path Skew:        3.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.826ns = ( 33.746 - 26.920 ) 
    Source Clock Delay      (SCD):    3.270ns = ( 16.730 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.806    16.730    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X109Y77        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDCE (Prop_fdce_C_Q)         0.419    17.149 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[9]/Q
                         net (fo=1, routed)          10.065    27.213    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][9]
    SLICE_X107Y77        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.748    33.746    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X107Y77        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][9]/C
                         clock pessimism              0.000    33.746    
                         clock uncertainty           -0.035    33.710    
    SLICE_X107Y77        FDRE (Setup_fdre_C_D)       -0.256    33.454    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                         33.454    
                         arrival time                         -27.213    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.609ns  (logic 0.456ns (4.298%)  route 10.153ns (95.702%))
  Logic Levels:           0  
  Clock Path Skew:        3.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.835ns = ( 33.755 - 26.920 ) 
    Source Clock Delay      (SCD):    3.283ns = ( 16.743 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.819    16.743    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X111Y87        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDCE (Prop_fdce_C_Q)         0.456    17.199 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[5]/Q
                         net (fo=1, routed)          10.153    27.351    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][5]
    SLICE_X111Y86        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.757    33.755    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y86        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][5]/C
                         clock pessimism              0.000    33.755    
                         clock uncertainty           -0.035    33.719    
    SLICE_X111Y86        FDRE (Setup_fdre_C_D)       -0.093    33.626    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         33.626    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.661ns  (logic 0.456ns (4.277%)  route 10.205ns (95.723%))
  Logic Levels:           0  
  Clock Path Skew:        3.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.826ns = ( 33.746 - 26.920 ) 
    Source Clock Delay      (SCD):    3.270ns = ( 16.730 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.806    16.730    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X109Y77        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDCE (Prop_fdce_C_Q)         0.456    17.186 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[5]/Q
                         net (fo=1, routed)          10.205    27.391    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][5]
    SLICE_X108Y77        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.748    33.746    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X108Y77        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]/C
                         clock pessimism              0.000    33.746    
                         clock uncertainty           -0.035    33.710    
    SLICE_X108Y77        FDRE (Setup_fdre_C_D)       -0.043    33.667    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         33.667    
                         arrival time                         -27.391    
  -------------------------------------------------------------------
                         slack                                  6.277    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.534ns  (logic 0.518ns (4.918%)  route 10.016ns (95.082%))
  Logic Levels:           0  
  Clock Path Skew:        3.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.905ns = ( 33.825 - 26.920 ) 
    Source Clock Delay      (SCD):    3.355ns = ( 16.815 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.891    16.815    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X100Y95        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y95        FDCE (Prop_fdce_C_Q)         0.518    17.333 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[2]/Q
                         net (fo=1, routed)          10.016    27.348    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][2]
    SLICE_X101Y95        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.827    33.825    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_l
    SLICE_X101Y95        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][2]/C
                         clock pessimism              0.000    33.825    
                         clock uncertainty           -0.035    33.789    
    SLICE_X101Y95        FDRE (Setup_fdre_C_D)       -0.095    33.694    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         33.694    
                         arrival time                         -27.348    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/AckPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.448ns  (logic 0.456ns (4.365%)  route 9.992ns (95.635%))
  Logic Levels:           0  
  Clock Path Skew:        3.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.833ns = ( 33.753 - 26.920 ) 
    Source Clock Delay      (SCD):    3.278ns = ( 16.738 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814    16.738    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y82        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.456    17.194 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           9.992    27.185    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int
    SLICE_X113Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/AckPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.755    33.753    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X113Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/AckPipe_reg[0]/C
                         clock pessimism              0.000    33.753    
                         clock uncertainty           -0.035    33.717    
    SLICE_X113Y83        FDCE (Setup_fdce_C_D)       -0.067    33.650    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/AckPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         33.650    
                         arrival time                         -27.185    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.542ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.339ns  (logic 0.518ns (5.010%)  route 9.821ns (94.990%))
  Logic Levels:           0  
  Clock Path Skew:        3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.979ns = ( 33.899 - 26.920 ) 
    Source Clock Delay      (SCD):    3.430ns = ( 16.890 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.966    16.890    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X86Y92         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y92         FDCE (Prop_fdce_C_Q)         0.518    17.408 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/Q
                         net (fo=1, routed)           9.821    27.228    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][6]
    SLICE_X87Y93         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.901    33.899    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_l
    SLICE_X87Y93         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/C
                         clock pessimism              0.000    33.899    
                         clock uncertainty           -0.035    33.863    
    SLICE_X87Y93         FDRE (Setup_fdre_C_D)       -0.093    33.770    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         33.770    
                         arrival time                         -27.228    
  -------------------------------------------------------------------
                         slack                                  6.542    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.341ns  (logic 0.456ns (4.410%)  route 9.885ns (95.590%))
  Logic Levels:           0  
  Clock Path Skew:        3.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.826ns = ( 33.746 - 26.920 ) 
    Source Clock Delay      (SCD):    3.270ns = ( 16.730 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.806    16.730    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X109Y77        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDCE (Prop_fdce_C_Q)         0.456    17.186 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[4]/Q
                         net (fo=1, routed)           9.885    27.070    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][4]
    SLICE_X108Y77        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.748    33.746    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X108Y77        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][4]/C
                         clock pessimism              0.000    33.746    
                         clock uncertainty           -0.035    33.710    
    SLICE_X108Y77        FDRE (Setup_fdre_C_D)       -0.047    33.663    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                         33.663    
                         arrival time                         -27.071    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.671ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.214ns  (logic 0.456ns (4.465%)  route 9.758ns (95.535%))
  Logic Levels:           0  
  Clock Path Skew:        3.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.835ns = ( 33.755 - 26.920 ) 
    Source Clock Delay      (SCD):    3.282ns = ( 16.742 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.818    16.742    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X110Y85        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDCE (Prop_fdce_C_Q)         0.456    17.198 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           9.758    26.955    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X111Y85        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.757    33.755    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y85        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000    33.755    
                         clock uncertainty           -0.035    33.719    
    SLICE_X111Y85        FDRE (Setup_fdre_C_D)       -0.093    33.626    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         33.626    
                         arrival time                         -26.955    
  -------------------------------------------------------------------
                         slack                                  6.671    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.180ns  (logic 0.518ns (5.088%)  route 9.662ns (94.912%))
  Logic Levels:           0  
  Clock Path Skew:        3.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.892ns = ( 33.812 - 26.920 ) 
    Source Clock Delay      (SCD):    3.338ns = ( 16.798 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.874    16.798    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X104Y79        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y79        FDCE (Prop_fdce_C_Q)         0.518    17.316 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           9.662    26.978    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X103Y79        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.814    33.812    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X103Y79        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000    33.812    
                         clock uncertainty           -0.035    33.776    
    SLICE_X103Y79        FDRE (Setup_fdre_C_D)       -0.093    33.683    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         33.683    
                         arrival time                         -26.978    
  -------------------------------------------------------------------
                         slack                                  6.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.164ns (4.770%)  route 3.274ns (95.230%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.288     1.115    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X98Y91         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDCE (Prop_fdce_C_Q)         0.164     1.279 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           3.274     4.553    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X96Y91         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.326     3.191    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_l
    SLICE_X96Y91         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000     3.191    
                         clock uncertainty            0.035     3.226    
    SLICE_X96Y91         FDRE (Hold_fdre_C_D)         0.076     3.302    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           4.553    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.164ns (4.714%)  route 3.315ns (95.286%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289     1.116    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X100Y95        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y95        FDCE (Prop_fdce_C_Q)         0.164     1.280 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[5]/Q
                         net (fo=1, routed)           3.315     4.595    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][5]
    SLICE_X100Y94        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.326     3.191    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_l
    SLICE_X100Y94        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][5]/C
                         clock pessimism              0.000     3.191    
                         clock uncertainty            0.035     3.226    
    SLICE_X100Y94        FDRE (Hold_fdre_C_D)         0.076     3.302    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           4.595    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.141ns (3.938%)  route 3.440ns (96.062%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.288     1.115    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X101Y92        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y92        FDCE (Prop_fdce_C_Q)         0.141     1.256 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           3.440     4.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int
    SLICE_X99Y92         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.325     3.190    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X99Y92         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]/C
                         clock pessimism              0.000     3.190    
                         clock uncertainty            0.035     3.225    
    SLICE_X99Y92         FDCE (Hold_fdce_C_D)         0.066     3.291    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           4.695    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.481ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.128ns (3.569%)  route 3.458ns (96.431%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.288     1.115    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X97Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y90         FDCE (Prop_fdce_C_Q)         0.128     1.243 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[6]/Q
                         net (fo=1, routed)           3.458     4.701    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][6]
    SLICE_X95Y91         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.326     3.191    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X95Y91         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][6]/C
                         clock pessimism              0.000     3.191    
                         clock uncertainty            0.035     3.226    
    SLICE_X95Y91         FDRE (Hold_fdre_C_D)        -0.006     3.220    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           4.701    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.630ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.141ns (3.708%)  route 3.662ns (96.292%))
  Logic Levels:           0  
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.219ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.318     1.145    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X85Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y93         FDCE (Prop_fdce_C_Q)         0.141     1.286 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/Q
                         net (fo=1, routed)           3.662     4.948    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][9]
    SLICE_X86Y93         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.354     3.219    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_l
    SLICE_X86Y93         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/C
                         clock pessimism              0.000     3.219    
                         clock uncertainty            0.035     3.254    
    SLICE_X86Y93         FDRE (Hold_fdre_C_D)         0.063     3.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           4.948    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.661ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.141ns (3.693%)  route 3.677ns (96.307%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.288     1.115    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X97Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y90         FDCE (Prop_fdce_C_Q)         0.141     1.256 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           3.677     4.933    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X95Y91         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.326     3.191    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X95Y91         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000     3.191    
                         clock uncertainty            0.035     3.226    
    SLICE_X95Y91         FDRE (Hold_fdre_C_D)         0.046     3.272    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           4.933    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.141ns (3.669%)  route 3.702ns (96.331%))
  Logic Levels:           0  
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.290     1.117    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X101Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y97        FDCE (Prop_fdce_C_Q)         0.141     1.258 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           3.702     4.960    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X101Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.326     3.191    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_l
    SLICE_X101Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000     3.191    
                         clock uncertainty            0.035     3.226    
    SLICE_X101Y96        FDRE (Hold_fdre_C_D)         0.066     3.292    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           4.960    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.164ns (4.280%)  route 3.667ns (95.720%))
  Logic Levels:           0  
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.259     1.086    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X108Y85        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDCE (Prop_fdce_C_Q)         0.164     1.250 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[4]/Q
                         net (fo=1, routed)           3.667     4.917    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][4]
    SLICE_X108Y84        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.294     3.159    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X108Y84        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][4]/C
                         clock pessimism              0.000     3.159    
                         clock uncertainty            0.035     3.194    
    SLICE_X108Y84        FDRE (Hold_fdre_C_D)         0.052     3.246    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           4.917    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.694ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.164ns (4.235%)  route 3.709ns (95.765%))
  Logic Levels:           0  
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.259     1.086    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X108Y85        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDCE (Prop_fdce_C_Q)         0.164     1.250 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[8]/Q
                         net (fo=1, routed)           3.709     4.959    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][8]
    SLICE_X109Y84        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.294     3.159    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X109Y84        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]/C
                         clock pessimism              0.000     3.159    
                         clock uncertainty            0.035     3.194    
    SLICE_X109Y84        FDRE (Hold_fdre_C_D)         0.070     3.264    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -3.264    
                         arrival time                           4.959    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.807ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.164ns (4.136%)  route 3.801ns (95.864%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.278     1.105    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X104Y79        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y79        FDCE (Prop_fdce_C_Q)         0.164     1.269 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           3.801     5.070    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X103Y79        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.315     3.180    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X103Y79        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000     3.180    
                         clock uncertainty            0.035     3.215    
    SLICE_X103Y79        FDRE (Hold_fdre_C_D)         0.047     3.262    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           5.070    
  -------------------------------------------------------------------
                         slack                                  1.807    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0
  To Clock:  fmc_imageon_vclk_r

Setup :            0  Failing Endpoints,  Worst Slack        2.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.419ns (34.219%)  route 0.805ns (65.781%))
  Logic Levels:           0  
  Clock Path Skew:        -2.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 11.649 - 6.730 ) 
    Source Clock Delay      (SCD):    7.685ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.958     7.685    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.419     8.104 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.805     8.910    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X69Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.541    11.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X69Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.272    11.921    
                         clock uncertainty           -0.035    11.886    
    SLICE_X69Y22         FDCE (Setup_fdce_C_D)       -0.270    11.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.456ns (32.767%)  route 0.936ns (67.233%))
  Logic Levels:           0  
  Clock Path Skew:        -2.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 11.647 - 6.730 ) 
    Source Clock Delay      (SCD):    7.683ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.956     7.683    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X71Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y24         FDCE (Prop_fdce_C_Q)         0.456     8.139 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.936     9.075    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X72Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.539    11.647    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X72Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.272    11.919    
                         clock uncertainty           -0.035    11.884    
    SLICE_X72Y24         FDCE (Setup_fdce_C_D)       -0.093    11.791    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         11.791    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.456ns (32.893%)  route 0.930ns (67.107%))
  Logic Levels:           0  
  Clock Path Skew:        -2.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 11.649 - 6.730 ) 
    Source Clock Delay      (SCD):    7.686ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.959     7.686    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y22         FDCE (Prop_fdce_C_Q)         0.456     8.142 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.930     9.072    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X71Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.541    11.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.272    11.921    
                         clock uncertainty           -0.035    11.886    
    SLICE_X71Y22         FDCE (Setup_fdce_C_D)       -0.095    11.791    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.791    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.518ns (37.562%)  route 0.861ns (62.438%))
  Logic Levels:           0  
  Clock Path Skew:        -2.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 11.646 - 6.730 ) 
    Source Clock Delay      (SCD):    7.683ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.956     7.683    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X66Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDCE (Prop_fdce_C_Q)         0.518     8.201 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.861     9.062    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X68Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.538    11.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.272    11.918    
                         clock uncertainty           -0.035    11.883    
    SLICE_X68Y24         FDCE (Setup_fdce_C_D)       -0.095    11.788    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         11.788    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.419ns (35.645%)  route 0.756ns (64.355%))
  Logic Levels:           0  
  Clock Path Skew:        -2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 11.654 - 6.730 ) 
    Source Clock Delay      (SCD):    7.697ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.970     7.697    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X60Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.419     8.116 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.756     8.873    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X60Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.546    11.654    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X60Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.272    11.926    
                         clock uncertainty           -0.035    11.891    
    SLICE_X60Y33         FDCE (Setup_fdce_C_D)       -0.266    11.625    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.456ns (33.793%)  route 0.893ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        -2.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 11.649 - 6.730 ) 
    Source Clock Delay      (SCD):    7.686ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.959     7.686    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y22         FDCE (Prop_fdce_C_Q)         0.456     8.142 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.893     9.036    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X68Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.541    11.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.272    11.921    
                         clock uncertainty           -0.035    11.886    
    SLICE_X68Y22         FDCE (Setup_fdce_C_D)       -0.095    11.791    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.791    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.456ns (33.912%)  route 0.889ns (66.088%))
  Logic Levels:           0  
  Clock Path Skew:        -2.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 11.646 - 6.730 ) 
    Source Clock Delay      (SCD):    7.683ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.956     7.683    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X71Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y24         FDCE (Prop_fdce_C_Q)         0.456     8.139 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.889     9.028    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X70Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.538    11.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X70Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.272    11.918    
                         clock uncertainty           -0.035    11.883    
    SLICE_X70Y24         FDCE (Setup_fdce_C_D)       -0.095    11.788    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         11.788    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.456ns (33.959%)  route 0.887ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        -2.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 11.649 - 6.730 ) 
    Source Clock Delay      (SCD):    7.685ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.958     7.685    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.456     8.141 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.887     9.028    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X68Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.541    11.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.272    11.921    
                         clock uncertainty           -0.035    11.886    
    SLICE_X68Y22         FDCE (Setup_fdce_C_D)       -0.093    11.793    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.793    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.419ns (36.254%)  route 0.737ns (63.746%))
  Logic Levels:           0  
  Clock Path Skew:        -2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 11.654 - 6.730 ) 
    Source Clock Delay      (SCD):    7.697ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.970     7.697    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X60Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.419     8.116 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.737     8.853    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X60Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.546    11.654    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X60Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.272    11.926    
                         clock uncertainty           -0.035    11.891    
    SLICE_X60Y33         FDCE (Setup_fdce_C_D)       -0.268    11.623    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.456ns (34.340%)  route 0.872ns (65.660%))
  Logic Levels:           0  
  Clock Path Skew:        -2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 11.654 - 6.730 ) 
    Source Clock Delay      (SCD):    7.697ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.970     7.697    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X60Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.456     8.153 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.872     9.025    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X60Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.546    11.654    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X60Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.272    11.926    
                         clock uncertainty           -0.035    11.891    
    SLICE_X60Y33         FDCE (Setup_fdce_C_D)       -0.095    11.796    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  2.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.036%)  route 0.218ns (62.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y22         FDCE (Prop_fdce_C_Q)         0.128     2.518 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.218     2.735    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X68Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.839     2.347    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.388     1.960    
    SLICE_X68Y22         FDCE (Hold_fdce_C_D)        -0.006     1.954    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.176%)  route 0.226ns (63.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y22         FDCE (Prop_fdce_C_Q)         0.128     2.518 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.226     2.744    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X71Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.839     2.347    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.388     1.960    
    SLICE_X71Y22         FDCE (Hold_fdce_C_D)        -0.007     1.953    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.348%)  route 0.234ns (64.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.308     2.387    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X71Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y24         FDCE (Prop_fdce_C_Q)         0.128     2.515 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.234     2.749    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X72Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.837     2.345    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X72Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.388     1.958    
    SLICE_X72Y24         FDCE (Hold_fdce_C_D)        -0.008     1.950    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.247%)  route 0.310ns (68.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     2.397    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X60Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.141     2.538 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.310     2.848    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X59Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.843     2.351    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X59Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.388     1.964    
    SLICE_X59Y33         FDCE (Hold_fdce_C_D)         0.046     2.010    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.128ns (31.012%)  route 0.285ns (68.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     2.397    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X60Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.128     2.525 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.285     2.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X60Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.844     2.352    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X60Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.388     1.965    
    SLICE_X60Y33         FDCE (Hold_fdce_C_D)        -0.006     1.959    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.630%)  route 0.290ns (69.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.308     2.387    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X71Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y24         FDCE (Prop_fdce_C_Q)         0.128     2.515 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.290     2.805    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X72Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.837     2.345    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X72Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.388     1.958    
    SLICE_X72Y24         FDCE (Hold_fdce_C_D)        -0.006     1.952    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.824%)  route 0.332ns (70.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.309     2.388    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.141     2.529 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.332     2.860    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X68Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.839     2.347    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.388     1.960    
    SLICE_X68Y22         FDCE (Hold_fdce_C_D)         0.047     2.007    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.586%)  route 0.290ns (69.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     2.397    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X60Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.128     2.525 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.290     2.815    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X60Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.844     2.352    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X60Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.388     1.965    
    SLICE_X60Y33         FDCE (Hold_fdce_C_D)        -0.006     1.959    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.649%)  route 0.335ns (70.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X71Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y27         FDCE (Prop_fdce_C_Q)         0.141     2.531 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.335     2.865    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X72Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.840     2.348    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X72Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.388     1.961    
    SLICE_X72Y27         FDCE (Hold_fdce_C_D)         0.046     2.007    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_vclk_r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.260%)  route 0.341ns (70.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     2.397    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X60Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.141     2.538 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.341     2.879    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X60Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.844     2.352    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X60Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.388     1.965    
    SLICE_X60Y33         FDCE (Hold_fdce_C_D)         0.046     2.011    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.868    





---------------------------------------------------------------------------------------------------
From Clock:  fmc_imageon_vclk_r
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack        2.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        5.933ns  (logic 0.456ns (7.686%)  route 5.477ns (92.314%))
  Logic Levels:           0  
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.021ns = ( 33.941 - 26.920 ) 
    Source Clock Delay      (SCD):    5.360ns = ( 25.550 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.710    25.550    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.456    26.006 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           5.477    31.482    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X67Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.893    33.941    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X67Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.272    34.213    
                         clock uncertainty           -0.035    34.177    
    SLICE_X67Y24         FDCE (Setup_fdce_C_D)       -0.095    34.082    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         34.082    
                         arrival time                         -31.482    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        5.655ns  (logic 0.419ns (7.410%)  route 5.236ns (92.590%))
  Logic Levels:           0  
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.021ns = ( 33.941 - 26.920 ) 
    Source Clock Delay      (SCD):    5.360ns = ( 25.550 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.710    25.550    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.419    25.969 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           5.236    31.204    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X67Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.893    33.941    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X67Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.272    34.213    
                         clock uncertainty           -0.035    34.177    
    SLICE_X67Y24         FDCE (Setup_fdce_C_D)       -0.266    33.911    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         33.911    
                         arrival time                         -31.204    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        5.613ns  (logic 0.419ns (7.465%)  route 5.194ns (92.535%))
  Logic Levels:           0  
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.021ns = ( 33.941 - 26.920 ) 
    Source Clock Delay      (SCD):    5.360ns = ( 25.550 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.710    25.550    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.419    25.969 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           5.194    31.162    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X67Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.893    33.941    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X67Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.272    34.213    
                         clock uncertainty           -0.035    34.177    
    SLICE_X67Y24         FDCE (Setup_fdce_C_D)       -0.265    33.912    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.912    
                         arrival time                         -31.162    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        5.612ns  (logic 0.419ns (7.466%)  route 5.193ns (92.534%))
  Logic Levels:           0  
  Clock Path Skew:        1.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.032ns = ( 33.952 - 26.920 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 25.559 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719    25.559    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X60Y32         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.419    25.978 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           5.193    31.171    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X61Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.904    33.952    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.272    34.224    
                         clock uncertainty           -0.035    34.188    
    SLICE_X61Y34         FDCE (Setup_fdce_C_D)       -0.267    33.921    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.921    
                         arrival time                         -31.171    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        5.608ns  (logic 0.419ns (7.472%)  route 5.189ns (92.528%))
  Logic Levels:           0  
  Clock Path Skew:        1.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.025ns = ( 33.945 - 26.920 ) 
    Source Clock Delay      (SCD):    5.363ns = ( 25.553 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.713    25.553    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y27         FDCE (Prop_fdce_C_Q)         0.419    25.972 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           5.189    31.160    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[13]
    SLICE_X69Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.897    33.945    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/C
                         clock pessimism              0.272    34.217    
                         clock uncertainty           -0.035    34.181    
    SLICE_X69Y28         FDCE (Setup_fdce_C_D)       -0.265    33.916    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         33.916    
                         arrival time                         -31.160    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.779ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        5.754ns  (logic 0.456ns (7.924%)  route 5.298ns (92.076%))
  Logic Levels:           0  
  Clock Path Skew:        1.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.025ns = ( 33.945 - 26.920 ) 
    Source Clock Delay      (SCD):    5.363ns = ( 25.553 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.713    25.553    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y27         FDCE (Prop_fdce_C_Q)         0.456    26.009 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           5.298    31.307    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[12]
    SLICE_X69Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.897    33.945    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism              0.272    34.217    
                         clock uncertainty           -0.035    34.181    
    SLICE_X69Y28         FDCE (Setup_fdce_C_D)       -0.095    34.086    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         34.086    
                         arrival time                         -31.307    
  -------------------------------------------------------------------
                         slack                                  2.779    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        5.685ns  (logic 0.456ns (8.021%)  route 5.229ns (91.979%))
  Logic Levels:           0  
  Clock Path Skew:        1.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.025ns = ( 33.945 - 26.920 ) 
    Source Clock Delay      (SCD):    5.363ns = ( 25.553 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.713    25.553    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y27         FDCE (Prop_fdce_C_Q)         0.456    26.009 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           5.229    31.238    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X69Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.897    33.945    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.272    34.217    
                         clock uncertainty           -0.035    34.181    
    SLICE_X69Y28         FDCE (Setup_fdce_C_D)       -0.093    34.088    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.088    
                         arrival time                         -31.238    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        5.607ns  (logic 0.456ns (8.133%)  route 5.151ns (91.867%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.020ns = ( 33.940 - 26.920 ) 
    Source Clock Delay      (SCD):    5.360ns = ( 25.550 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.710    25.550    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.456    26.006 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           5.151    31.156    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.892    33.940    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.272    34.212    
                         clock uncertainty           -0.035    34.176    
    SLICE_X68Y25         FDCE (Setup_fdce_C_D)       -0.095    34.081    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.081    
                         arrival time                         -31.156    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        5.391ns  (logic 0.419ns (7.772%)  route 4.972ns (92.228%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.023ns = ( 33.943 - 26.920 ) 
    Source Clock Delay      (SCD):    5.363ns = ( 25.553 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.713    25.553    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y27         FDCE (Prop_fdce_C_Q)         0.419    25.972 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           4.972    30.944    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X70Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.895    33.943    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X70Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.272    34.215    
                         clock uncertainty           -0.035    34.179    
    SLICE_X70Y27         FDCE (Setup_fdce_C_D)       -0.268    33.911    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         33.911    
                         arrival time                         -30.944    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        5.595ns  (logic 0.456ns (8.150%)  route 5.139ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        1.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.032ns = ( 33.952 - 26.920 ) 
    Source Clock Delay      (SCD):    5.370ns = ( 25.560 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.720    25.560    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X60Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.456    26.016 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           5.139    31.155    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X62Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.904    33.952    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X62Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.272    34.224    
                         clock uncertainty           -0.035    34.188    
    SLICE_X62Y34         FDCE (Setup_fdce_C_D)       -0.047    34.141    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         34.141    
                         arrival time                         -31.155    
  -------------------------------------------------------------------
                         slack                                  2.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.141ns (6.831%)  route 1.923ns (93.169%))
  Logic Levels:           0  
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.572     1.692    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X70Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDCE (Prop_fdce_C_Q)         0.141     1.833 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           1.923     3.756    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X69Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.343     3.248    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.388     2.860    
    SLICE_X69Y24         FDCE (Hold_fdce_C_D)         0.046     2.906    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.756    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.141ns (6.506%)  route 2.026ns (93.494%))
  Logic Levels:           0  
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.578     1.698    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X60Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.141     1.839 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           2.026     3.865    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X62Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.355     3.260    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X62Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.388     2.872    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.075     2.947    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.141ns (6.574%)  route 2.004ns (93.426%))
  Logic Levels:           0  
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.577     1.697    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X60Y32         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.141     1.838 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           2.004     3.842    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X60Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.355     3.260    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X60Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.388     2.872    
    SLICE_X60Y34         FDCE (Hold_fdce_C_D)         0.046     2.918    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.141ns (6.524%)  route 2.020ns (93.476%))
  Logic Levels:           0  
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.577     1.697    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X60Y32         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.141     1.838 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           2.020     3.858    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X60Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.355     3.260    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X60Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.388     2.872    
    SLICE_X60Y34         FDCE (Hold_fdce_C_D)         0.047     2.919    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.128ns (6.029%)  route 1.995ns (93.971%))
  Logic Levels:           0  
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.572     1.692    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X70Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDCE (Prop_fdce_C_Q)         0.128     1.820 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           1.995     3.815    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X69Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.343     3.248    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.388     2.860    
    SLICE_X69Y24         FDCE (Hold_fdce_C_D)        -0.006     2.854    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.854    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.141ns (6.333%)  route 2.085ns (93.667%))
  Logic Levels:           0  
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.576     1.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X72Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y27         FDCE (Prop_fdce_C_Q)         0.141     1.837 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           2.085     3.923    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X70Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.346     3.251    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X70Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.388     2.863    
    SLICE_X70Y27         FDCE (Hold_fdce_C_D)         0.046     2.909    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.923    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.128ns (5.796%)  route 2.080ns (94.204%))
  Logic Levels:           0  
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.576     1.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X72Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y27         FDCE (Prop_fdce_C_Q)         0.128     1.824 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           2.080     3.905    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X71Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.346     3.251    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X71Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.388     2.863    
    SLICE_X71Y27         FDCE (Hold_fdce_C_D)        -0.007     2.856    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.128ns (5.770%)  route 2.090ns (94.230%))
  Logic Levels:           0  
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.577     1.697    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X60Y32         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.128     1.825 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           2.090     3.915    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X61Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.355     3.260    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.388     2.872    
    SLICE_X61Y34         FDCE (Hold_fdce_C_D)        -0.007     2.865    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           3.915    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.128ns (5.666%)  route 2.131ns (94.334%))
  Logic Levels:           0  
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.575     1.695    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y27         FDCE (Prop_fdce_C_Q)         0.128     1.823 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           2.131     3.954    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X70Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.346     3.251    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X70Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.388     2.863    
    SLICE_X70Y27         FDCE (Hold_fdce_C_D)        -0.007     2.856    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.954    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.133ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.141ns (6.008%)  route 2.206ns (93.992%))
  Logic Levels:           0  
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.572     1.692    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.141     1.833 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           2.206     4.039    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.343     3.248    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.388     2.860    
    SLICE_X68Y25         FDCE (Hold_fdce_C_D)         0.046     2.906    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           4.039    
  -------------------------------------------------------------------
                         slack                                  1.133    





---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack        5.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.936ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        11.143ns  (logic 0.456ns (4.092%)  route 10.687ns (95.908%))
  Logic Levels:           0  
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.883ns = ( 33.803 - 26.920 ) 
    Source Clock Delay      (SCD):    3.326ns = ( 16.786 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816    16.786    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X109Y34        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y34        FDCE (Prop_fdce_C_Q)         0.456    17.242 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/Q
                         net (fo=1, routed)          10.687    27.929    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][6]
    SLICE_X109Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.755    33.803    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/C
                         clock pessimism              0.000    33.803    
                         clock uncertainty           -0.035    33.768    
    SLICE_X109Y33        FDRE (Setup_fdre_C_D)       -0.092    33.676    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         33.676    
                         arrival time                         -27.929    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.728ns  (logic 0.456ns (4.251%)  route 10.272ns (95.749%))
  Logic Levels:           0  
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.883ns = ( 33.803 - 26.920 ) 
    Source Clock Delay      (SCD):    3.326ns = ( 16.786 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816    16.786    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X109Y34        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y34        FDCE (Prop_fdce_C_Q)         0.456    17.242 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[2]/Q
                         net (fo=1, routed)          10.272    27.514    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][2]
    SLICE_X109Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.755    33.803    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][2]/C
                         clock pessimism              0.000    33.803    
                         clock uncertainty           -0.035    33.768    
    SLICE_X109Y33        FDRE (Setup_fdre_C_D)       -0.093    33.675    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         33.675    
                         arrival time                         -27.514    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.542ns  (logic 0.456ns (4.326%)  route 10.086ns (95.674%))
  Logic Levels:           0  
  Clock Path Skew:        3.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.883ns = ( 33.803 - 26.920 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 16.785 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.815    16.785    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X111Y16        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y16        FDCE (Prop_fdce_C_Q)         0.456    17.241 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[0]/Q
                         net (fo=1, routed)          10.086    27.327    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][0]
    SLICE_X110Y16        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.755    33.803    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_r
    SLICE_X110Y16        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][0]/C
                         clock pessimism              0.000    33.803    
                         clock uncertainty           -0.035    33.768    
    SLICE_X110Y16        FDRE (Setup_fdre_C_D)       -0.095    33.673    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         33.673    
                         arrival time                         -27.327    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.591ns  (logic 0.456ns (4.305%)  route 10.135ns (95.695%))
  Logic Levels:           0  
  Clock Path Skew:        3.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.938ns = ( 33.858 - 26.920 ) 
    Source Clock Delay      (SCD):    3.377ns = ( 16.837 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.867    16.837    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X105Y25        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDCE (Prop_fdce_C_Q)         0.456    17.293 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[9]/Q
                         net (fo=1, routed)          10.135    27.428    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][9]
    SLICE_X102Y26        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.810    33.858    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_r
    SLICE_X102Y26        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][9]/C
                         clock pessimism              0.000    33.858    
                         clock uncertainty           -0.035    33.823    
    SLICE_X102Y26        FDRE (Setup_fdre_C_D)       -0.045    33.778    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                         33.778    
                         arrival time                         -27.428    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.468ns  (logic 0.518ns (4.948%)  route 9.950ns (95.052%))
  Logic Levels:           0  
  Clock Path Skew:        3.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.873ns = ( 33.793 - 26.920 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 16.775 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.805    16.775    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X108Y26        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y26        FDCE (Prop_fdce_C_Q)         0.518    17.293 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           9.950    27.243    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int
    SLICE_X106Y25        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.745    33.793    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_r
    SLICE_X106Y25        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]/C
                         clock pessimism              0.000    33.793    
                         clock uncertainty           -0.035    33.758    
    SLICE_X106Y25        FDCE (Setup_fdce_C_D)       -0.105    33.653    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         33.653    
                         arrival time                         -27.243    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.507ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.370ns  (logic 0.456ns (4.397%)  route 9.914ns (95.603%))
  Logic Levels:           0  
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.885ns = ( 33.805 - 26.920 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 16.788 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.818    16.788    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X106Y36        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y36        FDCE (Prop_fdce_C_Q)         0.456    17.244 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           9.914    27.157    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X106Y35        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.757    33.805    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X106Y35        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000    33.805    
                         clock uncertainty           -0.035    33.770    
    SLICE_X106Y35        FDRE (Setup_fdre_C_D)       -0.105    33.665    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         33.665    
                         arrival time                         -27.157    
  -------------------------------------------------------------------
                         slack                                  6.507    

Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.406ns  (logic 0.518ns (4.978%)  route 9.888ns (95.022%))
  Logic Levels:           0  
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.941ns = ( 33.861 - 26.920 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 16.844 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.874    16.844    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X100Y22        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y22        FDCE (Prop_fdce_C_Q)         0.518    17.362 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           9.888    27.249    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X98Y22         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.813    33.861    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X98Y22         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000    33.861    
                         clock uncertainty           -0.035    33.826    
    SLICE_X98Y22         FDRE (Setup_fdre_C_D)       -0.059    33.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         33.767    
                         arrival time                         -27.249    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.330ns  (logic 0.518ns (5.014%)  route 9.812ns (94.985%))
  Logic Levels:           0  
  Clock Path Skew:        3.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.882ns = ( 33.802 - 26.920 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 16.784 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.814    16.784    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X108Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y32        FDCE (Prop_fdce_C_Q)         0.518    17.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[8]/Q
                         net (fo=1, routed)           9.812    27.114    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][8]
    SLICE_X107Y32        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.754    33.802    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X107Y32        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/C
                         clock pessimism              0.000    33.802    
                         clock uncertainty           -0.035    33.767    
    SLICE_X107Y32        FDRE (Setup_fdre_C_D)       -0.093    33.674    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         33.674    
                         arrival time                         -27.114    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.259ns  (logic 0.456ns (4.445%)  route 9.803ns (95.555%))
  Logic Levels:           0  
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.883ns = ( 33.803 - 26.920 ) 
    Source Clock Delay      (SCD):    3.326ns = ( 16.786 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816    16.786    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X111Y34        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.456    17.242 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           9.803    27.045    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X111Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.755    33.803    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X111Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000    33.803    
                         clock uncertainty           -0.035    33.768    
    SLICE_X111Y33        FDRE (Setup_fdre_C_D)       -0.105    33.663    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         33.663    
                         arrival time                         -27.045    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.255ns  (logic 0.518ns (5.051%)  route 9.737ns (94.949%))
  Logic Levels:           0  
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.945ns = ( 33.865 - 26.920 ) 
    Source Clock Delay      (SCD):    3.388ns = ( 16.848 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.878    16.848    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X104Y17        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y17        FDCE (Prop_fdce_C_Q)         0.518    17.366 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           9.737    27.102    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X103Y17        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.817    33.865    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X103Y17        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000    33.865    
                         clock uncertainty           -0.035    33.830    
    SLICE_X103Y17        FDRE (Setup_fdre_C_D)       -0.093    33.737    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         33.737    
                         arrival time                         -27.102    
  -------------------------------------------------------------------
                         slack                                  6.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.141ns (4.504%)  route 2.990ns (95.496%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.274     1.146    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X105Y25        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDCE (Prop_fdce_C_Q)         0.141     1.287 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           2.990     4.277    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X102Y26        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     3.216    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_r
    SLICE_X102Y26        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000     3.216    
                         clock uncertainty            0.035     3.251    
    SLICE_X102Y26        FDRE (Hold_fdre_C_D)         0.090     3.341    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -3.341    
                         arrival time                           4.277    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.164ns (4.990%)  route 3.123ns (95.010%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.262     1.134    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X112Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDCE (Prop_fdce_C_Q)         0.164     1.298 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[0]/Q
                         net (fo=1, routed)           3.123     4.421    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][0]
    SLICE_X110Y41        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.299     3.204    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X110Y41        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][0]/C
                         clock pessimism              0.000     3.204    
                         clock uncertainty            0.035     3.239    
    SLICE_X110Y41        FDRE (Hold_fdre_C_D)         0.063     3.302    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           4.421    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.651ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.141ns (3.704%)  route 3.666ns (96.296%))
  Logic Levels:           0  
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.254     1.126    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y29        FDCE (Prop_fdce_C_Q)         0.141     1.267 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           3.666     4.933    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int
    SLICE_X112Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.289     3.194    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X112Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]/C
                         clock pessimism              0.000     3.194    
                         clock uncertainty            0.035     3.229    
    SLICE_X112Y29        FDCE (Hold_fdce_C_D)         0.053     3.282    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           4.933    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.164ns (4.192%)  route 3.748ns (95.808%))
  Logic Levels:           0  
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.199ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.258     1.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X108Y16        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y16        FDCE (Prop_fdce_C_Q)         0.164     1.294 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[8]/Q
                         net (fo=1, routed)           3.748     5.042    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][8]
    SLICE_X109Y15        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.294     3.199    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y15        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]/C
                         clock pessimism              0.000     3.199    
                         clock uncertainty            0.035     3.234    
    SLICE_X109Y15        FDRE (Hold_fdre_C_D)         0.070     3.304    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -3.304    
                         arrival time                           5.042    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.141ns (3.585%)  route 3.792ns (96.415%))
  Logic Levels:           0  
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.259     1.131    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X109Y34        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y34        FDCE (Prop_fdce_C_Q)         0.141     1.272 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           3.792     5.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X109Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.293     3.198    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000     3.198    
                         clock uncertainty            0.035     3.233    
    SLICE_X109Y33        FDRE (Hold_fdre_C_D)         0.047     3.280    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -3.280    
                         arrival time                           5.064    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.838ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.164ns (4.111%)  route 3.825ns (95.889%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.281     1.153    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X104Y17        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y17        FDCE (Prop_fdce_C_Q)         0.164     1.317 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[0]/Q
                         net (fo=1, routed)           3.825     5.143    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][0]
    SLICE_X103Y17        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     3.223    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X103Y17        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]/C
                         clock pessimism              0.000     3.223    
                         clock uncertainty            0.035     3.258    
    SLICE_X103Y17        FDRE (Hold_fdre_C_D)         0.046     3.304    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.304    
                         arrival time                           5.143    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.906ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.141ns (3.475%)  route 3.917ns (96.525%))
  Logic Levels:           0  
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.286     1.158    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X105Y40        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y40        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           3.917     5.216    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X105Y41        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.324     3.229    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X105Y41        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000     3.229    
                         clock uncertainty            0.035     3.264    
    SLICE_X105Y41        FDRE (Hold_fdre_C_D)         0.046     3.310    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -3.310    
                         arrival time                           5.216    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.141ns (3.414%)  route 3.989ns (96.586%))
  Logic Levels:           0  
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.259     1.131    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X109Y34        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y34        FDCE (Prop_fdce_C_Q)         0.141     1.272 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/Q
                         net (fo=1, routed)           3.989     5.262    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][0]
    SLICE_X109Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.293     3.198    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X109Y33        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][0]/C
                         clock pessimism              0.000     3.198    
                         clock uncertainty            0.035     3.233    
    SLICE_X109Y33        FDRE (Hold_fdre_C_D)         0.046     3.279    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.279    
                         arrival time                           5.262    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.128ns (3.095%)  route 4.007ns (96.905%))
  Logic Levels:           0  
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.284     1.156    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X103Y16        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y16        FDCE (Prop_fdce_C_Q)         0.128     1.284 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/Q
                         net (fo=1, routed)           4.007     5.292    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][2]
    SLICE_X102Y16        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.319     3.224    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X102Y16        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]/C
                         clock pessimism              0.000     3.224    
                         clock uncertainty            0.035     3.259    
    SLICE_X102Y16        FDRE (Hold_fdre_C_D)         0.023     3.282    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           5.292    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.041ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.128ns (3.072%)  route 4.039ns (96.928%))
  Logic Levels:           0  
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.284     1.156    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X103Y16        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y16        FDCE (Prop_fdce_C_Q)         0.128     1.284 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[5]/Q
                         net (fo=1, routed)           4.039     5.323    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][5]
    SLICE_X102Y16        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.319     3.224    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X102Y16        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]/C
                         clock pessimism              0.000     3.224    
                         clock uncertainty            0.035     3.259    
    SLICE_X102Y16        FDRE (Hold_fdre_C_D)         0.023     3.282    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           5.323    
  -------------------------------------------------------------------
                         slack                                  2.041    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  CLKDIV_c_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.027ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.642ns (33.066%)  route 1.300ns (66.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 16.539 - 13.460 ) 
    Source Clock Delay      (SCD):    7.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.888     7.564    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_l
    SLICE_X98Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y88         FDCE (Prop_fdce_C_Q)         0.518     8.082 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           1.300     9.382    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/SAMPLEINFIRSTBIT20_out
    SLICE_X93Y84         LUT4 (Prop_lut4_I2_O)        0.124     9.506 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.506    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN[0]_i_1__1_n_0
    SLICE_X93Y84         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.823    16.539    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X93Y84         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.539    
                         clock uncertainty           -0.035    16.504    
    SLICE_X93Y84         FDCE (Setup_fdce_C_D)        0.029    16.533    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.533    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  7.027    

Slack (MET) :             7.273ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.642ns (36.598%)  route 1.112ns (63.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 16.468 - 13.460 ) 
    Source Clock Delay      (SCD):    7.487ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.811     7.487    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X112Y80        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     8.005 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           1.112     9.117    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_INC
    SLICE_X112Y81        LUT4 (Prop_lut4_I0_O)        0.124     9.241 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_i_1__2/O
                         net (fo=1, routed)           0.000     9.241    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_i_1__2_n_0
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.752    16.468    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000    16.468    
                         clock uncertainty           -0.035    16.433    
    SLICE_X112Y81        FDCE (Setup_fdce_C_D)        0.081    16.514    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         16.514    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  7.273    

Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.580ns (33.354%)  route 1.159ns (66.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 16.542 - 13.460 ) 
    Source Clock Delay      (SCD):    7.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.889     7.565    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X91Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y90         FDCE (Prop_fdce_C_Q)         0.456     8.021 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           1.159     9.180    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_INC
    SLICE_X94Y92         LUT4 (Prop_lut4_I0_O)        0.124     9.304 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_i_1/O
                         net (fo=1, routed)           0.000     9.304    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_i_1_n_0
    SLICE_X94Y92         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.826    16.542    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X94Y92         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000    16.542    
                         clock uncertainty           -0.035    16.507    
    SLICE_X94Y92         FDCE (Setup_fdce_C_D)        0.079    16.586    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         16.586    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.355ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.642ns (39.694%)  route 0.975ns (60.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 16.542 - 13.460 ) 
    Source Clock Delay      (SCD):    7.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.889     7.565    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X90Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y90         FDCE (Prop_fdce_C_Q)         0.518     8.083 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           0.975     9.059    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_BITSLIP
    SLICE_X95Y92         LUT4 (Prop_lut4_I0_O)        0.124     9.183 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_i_1/O
                         net (fo=1, routed)           0.000     9.183    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_i_1_n_0
    SLICE_X95Y92         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.826    16.542    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X95Y92         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000    16.542    
                         clock uncertainty           -0.035    16.507    
    SLICE_X95Y92         FDCE (Setup_fdce_C_D)        0.031    16.538    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         16.538    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  7.355    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.580ns (37.708%)  route 0.958ns (62.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 16.475 - 13.460 ) 
    Source Clock Delay      (SCD):    7.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.819     7.495    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X113Y87        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.456     7.951 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           0.958     8.909    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_CE
    SLICE_X113Y88        LUT4 (Prop_lut4_I0_O)        0.124     9.033 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_i_1__0/O
                         net (fo=1, routed)           0.000     9.033    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_i_1__0_n_0
    SLICE_X113Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.759    16.475    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X113Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000    16.475    
                         clock uncertainty           -0.035    16.440    
    SLICE_X113Y88        FDCE (Setup_fdce_C_D)        0.029    16.469    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         16.469    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.580ns (36.791%)  route 0.996ns (63.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.073ns = ( 16.533 - 13.460 ) 
    Source Clock Delay      (SCD):    7.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.884     7.560    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X101Y84        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y84        FDCE (Prop_fdce_C_Q)         0.456     8.016 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           0.996     9.013    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/SAMPLEINFIRSTBIT4_out
    SLICE_X102Y82        LUT4 (Prop_lut4_I2_O)        0.124     9.137 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN[0]_i_1__2/O
                         net (fo=1, routed)           0.000     9.137    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN[0]_i_1__2_n_0
    SLICE_X102Y82        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.817    16.533    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X102Y82        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.533    
                         clock uncertainty           -0.035    16.498    
    SLICE_X102Y82        FDCE (Setup_fdce_C_D)        0.077    16.575    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.575    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.419ns (33.488%)  route 0.832ns (66.512%))
  Logic Levels:           0  
  Clock Path Skew:        -4.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 16.478 - 13.460 ) 
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.823     7.499    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_l
    SLICE_X111Y94        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDCE (Prop_fdce_C_Q)         0.419     7.918 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.832     8.750    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/REQ_reg[0]
    SLICE_X111Y93        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.762    16.478    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X111Y93        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000    16.478    
                         clock uncertainty           -0.035    16.443    
    SLICE_X111Y93        FDCE (Setup_fdce_C_D)       -0.242    16.201    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         16.201    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.642ns (42.872%)  route 0.855ns (57.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 16.542 - 13.460 ) 
    Source Clock Delay      (SCD):    7.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.890     7.566    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X100Y91        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y91        FDCE (Prop_fdce_C_Q)         0.518     8.084 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.855     8.940    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_INC
    SLICE_X101Y91        LUT4 (Prop_lut4_I0_O)        0.124     9.064 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_i_1__3/O
                         net (fo=1, routed)           0.000     9.064    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_i_1__3_n_0
    SLICE_X101Y91        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.826    16.542    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X101Y91        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000    16.542    
                         clock uncertainty           -0.035    16.507    
    SLICE_X101Y91        FDCE (Setup_fdce_C_D)        0.031    16.538    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         16.538    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.518ns (38.414%)  route 0.830ns (61.586%))
  Logic Levels:           0  
  Clock Path Skew:        -4.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 16.541 - 13.460 ) 
    Source Clock Delay      (SCD):    7.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.889     7.565    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X90Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y89         FDCE (Prop_fdce_C_Q)         0.518     8.083 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.830     8.914    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/D[0]
    SLICE_X97Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.825    16.541    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X97Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000    16.541    
                         clock uncertainty           -0.035    16.506    
    SLICE_X97Y89         FDCE (Setup_fdce_C_D)       -0.103    16.403    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         16.403    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.519ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.642ns (44.230%)  route 0.810ns (55.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 16.542 - 13.460 ) 
    Source Clock Delay      (SCD):    7.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.889     7.565    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X94Y90         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDPE (Prop_fdpe_C_Q)         0.518     8.083 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           0.810     8.893    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_RESET
    SLICE_X95Y92         LUT5 (Prop_lut5_I0_O)        0.124     9.017 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_i_1/O
                         net (fo=1, routed)           0.000     9.017    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_i_1_n_0
    SLICE_X95Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.826    16.542    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X95Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000    16.542    
                         clock uncertainty           -0.035    16.507    
    SLICE_X95Y92         FDPE (Setup_fdpe_C_D)        0.029    16.536    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         16.536    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  7.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.150%)  route 0.113ns (37.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.256     2.293    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X111Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.141     2.434 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           0.113     2.548    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_CE
    SLICE_X112Y81        LUT4 (Prop_lut4_I0_O)        0.045     2.593 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_i_1__2/O
                         net (fo=1, routed)           0.000     2.593    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_i_1__2_n_0
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.418    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000     1.418    
                         clock uncertainty            0.035     1.454    
    SLICE_X112Y81        FDCE (Hold_fdce_C_D)         0.120     1.574    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.625%)  route 0.138ns (49.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.289     2.326    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X97Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y93         FDCE (Prop_fdce_C_Q)         0.141     2.467 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.138     2.605    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/REQ_reg[0]
    SLICE_X99Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.326     1.453    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X99Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000     1.453    
                         clock uncertainty            0.035     1.489    
    SLICE_X99Y94         FDCE (Hold_fdce_C_D)         0.070     1.559    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.288     2.325    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X100Y91        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y91        FDPE (Prop_fdpe_C_Q)         0.164     2.489 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           0.093     2.582    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_RESET
    SLICE_X101Y91        LUT5 (Prop_lut5_I0_O)        0.045     2.627 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_i_1__3/O
                         net (fo=1, routed)           0.000     2.627    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_i_1__3_n_0
    SLICE_X101Y91        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.325     1.452    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X101Y91        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000     1.452    
                         clock uncertainty            0.035     1.488    
    SLICE_X101Y91        FDPE (Hold_fdpe_C_D)         0.092     1.580    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.255     2.292    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X113Y80        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDPE (Prop_fdpe_C_Q)         0.141     2.433 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           0.116     2.550    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_RESET
    SLICE_X113Y81        LUT5 (Prop_lut5_I0_O)        0.045     2.595 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_i_1__2/O
                         net (fo=1, routed)           0.000     2.595    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_i_1__2_n_0
    SLICE_X113Y81        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.418    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y81        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000     1.418    
                         clock uncertainty            0.035     1.454    
    SLICE_X113Y81        FDPE (Hold_fdpe_C_D)         0.092     1.546    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.287     2.324    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X100Y88        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y88        FDPE (Prop_fdpe_C_Q)         0.164     2.488 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           0.122     2.610    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_FIFO_RESET
    SLICE_X101Y87        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.322     1.449    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X101Y87        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000     1.449    
                         clock uncertainty            0.035     1.485    
    SLICE_X101Y87        FDPE (Hold_fdpe_C_D)         0.075     1.560    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.636%)  route 0.143ns (50.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.283     2.320    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X101Y82        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y82        FDPE (Prop_fdpe_C_Q)         0.141     2.461 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           0.143     2.604    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_FIFO_RESET
    SLICE_X102Y82        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.318     1.445    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X102Y82        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000     1.445    
                         clock uncertainty            0.035     1.481    
    SLICE_X102Y82        FDPE (Hold_fdpe_C_D)         0.060     1.541    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.426%)  route 0.121ns (36.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.260     2.297    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X112Y87        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDPE (Prop_fdpe_C_Q)         0.164     2.461 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           0.121     2.582    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_RESET
    SLICE_X113Y89        LUT5 (Prop_lut5_I0_O)        0.045     2.627 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_i_1__0/O
                         net (fo=1, routed)           0.000     2.627    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_i_1__0_n_0
    SLICE_X113Y89        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.298     1.425    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X113Y89        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000     1.425    
                         clock uncertainty            0.035     1.461    
    SLICE_X113Y89        FDPE (Hold_fdpe_C_D)         0.092     1.553    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.264     2.301    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_l
    SLICE_X113Y97        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDPE (Prop_fdpe_C_Q)         0.141     2.442 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           0.155     2.597    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_RESET
    SLICE_X113Y95        LUT5 (Prop_lut5_I0_O)        0.045     2.642 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_i_1__1/O
                         net (fo=1, routed)           0.000     2.642    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_i_1__1_n_0
    SLICE_X113Y95        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.300     1.427    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y95        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000     1.427    
                         clock uncertainty            0.035     1.463    
    SLICE_X113Y95        FDPE (Hold_fdpe_C_D)         0.092     1.555    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.839%)  route 0.146ns (41.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.288     2.325    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X100Y91        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y91        FDCE (Prop_fdce_C_Q)         0.164     2.489 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           0.146     2.635    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_CE
    SLICE_X101Y91        LUT4 (Prop_lut4_I0_O)        0.045     2.680 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_i_1__3/O
                         net (fo=1, routed)           0.000     2.680    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_i_1__3_n_0
    SLICE_X101Y91        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.325     1.452    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X101Y91        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000     1.452    
                         clock uncertainty            0.035     1.488    
    SLICE_X101Y91        FDCE (Hold_fdce_C_D)         0.091     1.579    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.662%)  route 0.147ns (41.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.261     2.298    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X112Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.164     2.462 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           0.147     2.610    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_BITSLIP
    SLICE_X113Y88        LUT4 (Prop_lut4_I0_O)        0.045     2.655 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0/O
                         net (fo=1, routed)           0.000     2.655    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0_n_0
    SLICE_X113Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.298     1.425    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X113Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000     1.425    
                         clock uncertainty            0.035     1.461    
    SLICE_X113Y88        FDCE (Hold_fdce_C_D)         0.092     1.553    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  1.102    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack        7.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.249ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.642ns (37.665%)  route 1.062ns (62.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 16.510 - 13.460 ) 
    Source Clock Delay      (SCD):    7.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.873     7.600    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X102Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y27        FDCE (Prop_fdce_C_Q)         0.518     8.118 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           1.062     9.181    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_BITSLIP
    SLICE_X108Y27        LUT4 (Prop_lut4_I0_O)        0.124     9.305 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_i_1__3/O
                         net (fo=1, routed)           0.000     9.305    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_i_1__3_n_0
    SLICE_X108Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.748    16.510    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X108Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000    16.510    
                         clock uncertainty           -0.035    16.475    
    SLICE_X108Y27        FDCE (Setup_fdce_C_D)        0.079    16.554    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         16.554    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  7.249    

Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.642ns (37.865%)  route 1.053ns (62.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 16.510 - 13.460 ) 
    Source Clock Delay      (SCD):    7.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.873     7.600    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X102Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y27        FDCE (Prop_fdce_C_Q)         0.518     8.118 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           1.053     9.172    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_CE
    SLICE_X108Y27        LUT4 (Prop_lut4_I0_O)        0.124     9.296 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_i_1__3/O
                         net (fo=1, routed)           0.000     9.296    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_i_1__3_n_0
    SLICE_X108Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.748    16.510    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X108Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000    16.510    
                         clock uncertainty           -0.035    16.475    
    SLICE_X108Y27        FDCE (Setup_fdce_C_D)        0.077    16.552    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         16.552    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  7.256    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.518ns (34.560%)  route 0.981ns (65.440%))
  Logic Levels:           0  
  Clock Path Skew:        -4.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 16.572 - 13.460 ) 
    Source Clock Delay      (SCD):    7.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.867     7.594    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X104Y25        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y25        FDPE (Prop_fdpe_C_Q)         0.518     8.112 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           0.981     9.093    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_FIFO_RESET
    SLICE_X105Y22        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810    16.572    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X105Y22        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000    16.572    
                         clock uncertainty           -0.035    16.537    
    SLICE_X105Y22        FDPE (Setup_fdpe_C_D)       -0.105    16.432    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         16.432    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.642ns (40.065%)  route 0.960ns (59.935%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 16.513 - 13.460 ) 
    Source Clock Delay      (SCD):    7.538ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.811     7.538    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X108Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y19        FDCE (Prop_fdce_C_Q)         0.518     8.056 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           0.960     9.017    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_BITSLIP
    SLICE_X111Y19        LUT4 (Prop_lut4_I0_O)        0.124     9.141 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0/O
                         net (fo=1, routed)           0.000     9.141    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0_n_0
    SLICE_X111Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.751    16.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X111Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000    16.513    
                         clock uncertainty           -0.035    16.478    
    SLICE_X111Y19        FDCE (Setup_fdce_C_D)        0.031    16.509    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         16.509    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.580ns (37.512%)  route 0.966ns (62.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 16.580 - 13.460 ) 
    Source Clock Delay      (SCD):    7.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.883     7.610    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X99Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.456     8.066 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           0.966     9.032    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_BITSLIP
    SLICE_X103Y16        LUT4 (Prop_lut4_I0_O)        0.124     9.156 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_i_1__2/O
                         net (fo=1, routed)           0.000     9.156    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_i_1__2_n_0
    SLICE_X103Y16        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.818    16.580    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X103Y16        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000    16.580    
                         clock uncertainty           -0.035    16.545    
    SLICE_X103Y16        FDCE (Setup_fdce_C_D)        0.031    16.576    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         16.576    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.580ns (37.562%)  route 0.964ns (62.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 16.513 - 13.460 ) 
    Source Clock Delay      (SCD):    7.538ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.811     7.538    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X109Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y19        FDCE (Prop_fdce_C_Q)         0.456     7.994 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.964     8.958    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_INC
    SLICE_X111Y19        LUT4 (Prop_lut4_I0_O)        0.124     9.082 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_i_1__0/O
                         net (fo=1, routed)           0.000     9.082    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_i_1__0_n_0
    SLICE_X111Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.751    16.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X111Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000    16.513    
                         clock uncertainty           -0.035    16.478    
    SLICE_X111Y19        FDCE (Setup_fdce_C_D)        0.031    16.509    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         16.509    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.518ns (35.223%)  route 0.953ns (64.777%))
  Logic Levels:           0  
  Clock Path Skew:        -4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 16.572 - 13.460 ) 
    Source Clock Delay      (SCD):    7.597ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.870     7.597    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X102Y25        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y25        FDCE (Prop_fdce_C_Q)         0.518     8.115 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.953     9.068    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/REQ_reg[0]
    SLICE_X104Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810    16.572    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X104Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000    16.572    
                         clock uncertainty           -0.035    16.537    
    SLICE_X104Y27        FDCE (Setup_fdce_C_D)       -0.016    16.521    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         16.521    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.455ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.518ns (37.514%)  route 0.863ns (62.486%))
  Logic Levels:           0  
  Clock Path Skew:        -4.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 16.588 - 13.460 ) 
    Source Clock Delay      (SCD):    7.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.885     7.612    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X102Y35        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y35        FDPE (Prop_fdpe_C_Q)         0.518     8.130 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           0.863     8.993    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_FIFO_RESET
    SLICE_X101Y41        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.826    16.588    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X101Y41        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000    16.588    
                         clock uncertainty           -0.035    16.553    
    SLICE_X101Y41        FDPE (Setup_fdpe_C_D)       -0.105    16.448    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         16.448    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  7.455    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.642ns (44.430%)  route 0.803ns (55.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 16.510 - 13.460 ) 
    Source Clock Delay      (SCD):    7.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.873     7.600    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X102Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y27        FDCE (Prop_fdce_C_Q)         0.518     8.118 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.803     8.921    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_INC
    SLICE_X108Y27        LUT4 (Prop_lut4_I0_O)        0.124     9.045 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_i_1__3/O
                         net (fo=1, routed)           0.000     9.045    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_i_1__3_n_0
    SLICE_X108Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.748    16.510    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X108Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000    16.510    
                         clock uncertainty           -0.035    16.475    
    SLICE_X108Y27        FDCE (Setup_fdce_C_D)        0.081    16.556    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         16.556    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.642ns (42.659%)  route 0.863ns (57.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 16.524 - 13.460 ) 
    Source Clock Delay      (SCD):    7.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.822     7.549    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X108Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y41        FDCE (Prop_fdce_C_Q)         0.518     8.067 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.863     8.930    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_INC
    SLICE_X112Y44        LUT4 (Prop_lut4_I0_O)        0.124     9.054 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_i_1__1/O
                         net (fo=1, routed)           0.000     9.054    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_i_1__1_n_0
    SLICE_X112Y44        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.762    16.524    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X112Y44        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000    16.524    
                         clock uncertainty           -0.035    16.489    
    SLICE_X112Y44        FDCE (Setup_fdce_C_D)        0.081    16.570    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         16.570    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  7.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.285     2.364    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X101Y35        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y35        FDCE (Prop_fdce_C_Q)         0.141     2.505 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           0.110     2.615    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/SAMPLEINFIRSTBIT20_out
    SLICE_X100Y35        LUT4 (Prop_lut4_I2_O)        0.045     2.660 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.660    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN[0]_i_1__1_n_0
    SLICE_X100Y35        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.321     1.494    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X100Y35        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000     1.494    
                         clock uncertainty            0.035     1.530    
    SLICE_X100Y35        FDCE (Hold_fdce_C_D)         0.120     1.650    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.279     2.358    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X101Y27        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y27        FDPE (Prop_fdpe_C_Q)         0.141     2.499 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           0.123     2.622    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_FIFO_RESET
    SLICE_X101Y28        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.314     1.487    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X101Y28        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000     1.487    
                         clock uncertainty            0.035     1.523    
    SLICE_X101Y28        FDPE (Hold_fdpe_C_D)         0.075     1.598    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.255     2.334    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X110Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y19        FDCE (Prop_fdce_C_Q)         0.141     2.475 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           0.097     2.571    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_CE
    SLICE_X111Y19        LUT4 (Prop_lut4_I0_O)        0.045     2.616 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_i_1__0/O
                         net (fo=1, routed)           0.000     2.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_i_1__0_n_0
    SLICE_X111Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.290     1.463    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X111Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000     1.463    
                         clock uncertainty            0.035     1.499    
    SLICE_X111Y19        FDCE (Hold_fdce_C_D)         0.091     1.590    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.255     2.334    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_r
    SLICE_X112Y30        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y30        FDCE (Prop_fdce_C_Q)         0.164     2.498 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           0.093     2.591    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_CE
    SLICE_X113Y30        LUT4 (Prop_lut4_I0_O)        0.045     2.636 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_i_1/O
                         net (fo=1, routed)           0.000     2.636    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_i_1_n_0
    SLICE_X113Y30        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.290     1.463    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y30        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000     1.463    
                         clock uncertainty            0.035     1.499    
    SLICE_X113Y30        FDCE (Hold_fdce_C_D)         0.091     1.590    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.580%)  route 0.121ns (39.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.256     2.335    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X109Y18        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDPE (Prop_fdpe_C_Q)         0.141     2.476 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           0.121     2.597    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_RESET
    SLICE_X111Y18        LUT5 (Prop_lut5_I0_O)        0.045     2.642 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_i_1__0/O
                         net (fo=1, routed)           0.000     2.642    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_i_1__0_n_0
    SLICE_X111Y18        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.464    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X111Y18        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.035     1.500    
    SLICE_X111Y18        FDPE (Hold_fdpe_C_D)         0.092     1.592    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.012%)  route 0.152ns (44.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.282     2.361    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X99Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDCE (Prop_fdce_C_Q)         0.141     2.502 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           0.152     2.654    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/SAMPLEINFIRSTBIT59_out
    SLICE_X100Y31        LUT4 (Prop_lut4_I2_O)        0.045     2.699 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN[0]_i_1__3/O
                         net (fo=1, routed)           0.000     2.699    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN[0]_i_1__3_n_0
    SLICE_X100Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.317     1.490    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X100Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000     1.490    
                         clock uncertainty            0.035     1.526    
    SLICE_X100Y31        FDCE (Hold_fdce_C_D)         0.120     1.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.626%)  route 0.167ns (47.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.279     2.358    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X103Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y27        FDCE (Prop_fdce_C_Q)         0.141     2.499 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           0.167     2.666    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/SAMPLEINFIRSTBIT36_out
    SLICE_X104Y27        LUT4 (Prop_lut4_I2_O)        0.045     2.711 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.711    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN[0]_i_1__0_n_0
    SLICE_X104Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.312     1.485    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X104Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000     1.485    
                         clock uncertainty            0.035     1.521    
    SLICE_X104Y27        FDCE (Hold_fdce_C_D)         0.120     1.641    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.662%)  route 0.147ns (41.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.256     2.335    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_r
    SLICE_X112Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y31        FDCE (Prop_fdce_C_Q)         0.164     2.499 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           0.147     2.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_BITSLIP
    SLICE_X113Y31        LUT4 (Prop_lut4_I0_O)        0.045     2.691 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_i_1/O
                         net (fo=1, routed)           0.000     2.691    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_i_1_n_0
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.464    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.035     1.500    
    SLICE_X113Y31        FDCE (Hold_fdce_C_D)         0.092     1.592    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.193%)  route 0.201ns (58.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.262     2.341    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X109Y42        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDCE (Prop_fdce_C_Q)         0.141     2.482 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.201     2.683    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/REQ_reg[0]
    SLICE_X111Y42        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.299     1.472    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X111Y42        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000     1.472    
                         clock uncertainty            0.035     1.508    
    SLICE_X111Y42        FDCE (Hold_fdce_C_D)         0.070     1.578    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.900%)  route 0.178ns (52.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.285     2.364    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X98Y15         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDCE (Prop_fdce_C_Q)         0.164     2.528 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.178     2.706    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/REQ_reg[0]
    SLICE_X101Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.320     1.493    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X101Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000     1.493    
                         clock uncertainty            0.035     1.529    
    SLICE_X101Y15        FDCE (Hold_fdce_C_D)         0.070     1.599    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  1.107    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack        3.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 0.456ns (5.859%)  route 7.327ns (94.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.630 - 13.460 ) 
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.891     3.401    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X97Y43         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y43         FDPE (Prop_fdpe_C_Q)         0.456     3.857 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           7.327    11.184    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y16         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.630    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.838    
                         clock uncertainty           -0.035    16.803    
    RAMB18_X4Y16         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.435    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 0.518ns (6.793%)  route 7.108ns (93.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 16.613 - 13.460 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.874     3.384    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X104Y29        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y29        FDPE (Prop_fdpe_C_Q)         0.518     3.902 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           7.108    11.009    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y10         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.851    16.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.246    16.859    
                         clock uncertainty           -0.035    16.824    
    RAMB18_X5Y10         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.456    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 0.456ns (5.973%)  route 7.179ns (94.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 16.625 - 13.460 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.870     3.380    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X105Y22        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y22        FDPE (Prop_fdpe_C_Q)         0.456     3.836 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           7.179    11.014    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y4          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.863    16.625    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y4          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.246    16.871    
                         clock uncertainty           -0.035    16.836    
    RAMB18_X5Y4          FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.468    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -11.014    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 0.518ns (7.057%)  route 6.822ns (92.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 16.623 - 13.460 ) 
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.883     3.393    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X104Y37        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y37        FDPE (Prop_fdpe_C_Q)         0.518     3.911 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           6.822    10.733    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y14         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.861    16.623    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y14         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.246    16.869    
                         clock uncertainty           -0.035    16.834    
    RAMB18_X5Y14         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.466    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 0.456ns (6.703%)  route 6.347ns (93.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 16.616 - 13.460 ) 
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.869     3.379    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X105Y23        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDPE (Prop_fdpe_C_Q)         0.456     3.835 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           6.347    10.182    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y8          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.854    16.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.246    16.862    
                         clock uncertainty           -0.035    16.827    
    RAMB18_X5Y8          FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.459    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  4.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.511ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.141ns (4.731%)  route 2.839ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.275     1.147    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X105Y23        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDPE (Prop_fdpe_C_Q)         0.141     1.288 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.839     4.128    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y8          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.355     1.529    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.323     1.206    
    RAMB18_X5Y8          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.617    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           4.128    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.708ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.164ns (5.164%)  route 3.012ns (94.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.284     1.156    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X104Y37        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y37        FDPE (Prop_fdpe_C_Q)         0.164     1.320 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.012     4.332    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y14         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.362     1.536    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y14         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.323     1.213    
    RAMB18_X5Y14         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.624    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             3.875ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.141ns (4.206%)  route 3.212ns (95.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.277     1.149    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X105Y22        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y22        FDPE (Prop_fdpe_C_Q)         0.141     1.290 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.212     4.502    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y4          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.365     1.539    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y4          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.323     1.216    
    RAMB18_X5Y4          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.627    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           4.502    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.887ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.141ns (4.175%)  route 3.236ns (95.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289     1.161    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X97Y43         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.302 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.236     4.538    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y16         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.368     1.542    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.241    
    RAMB18_X4Y16         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.652    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           4.538    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.990ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.164ns (4.748%)  route 3.290ns (95.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.278     1.150    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X104Y29        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y29        FDPE (Prop_fdpe_C_Q)         0.164     1.314 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.290     4.604    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y10         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.352     1.526    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.323     1.203    
    RAMB18_X5Y10         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           4.604    
  -------------------------------------------------------------------
                         slack                                  3.990    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0_1
  To Clock:  CLKDIV_c_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 0.419ns (5.262%)  route 7.544ns (94.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 16.585 - 13.460 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.885     3.349    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X93Y84         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y84         FDPE (Prop_fdpe_C_Q)         0.419     3.768 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           7.544    11.312    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.585    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.792    
                         clock uncertainty           -0.035    16.757    
    RAMB18_X4Y36         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.540    14.217    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        7.730ns  (logic 0.456ns (5.899%)  route 7.274ns (94.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 16.578 - 13.460 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.887     3.351    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X101Y87        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y87        FDPE (Prop_fdpe_C_Q)         0.456     3.807 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           7.274    11.081    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.861    16.578    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.785    
                         clock uncertainty           -0.035    16.750    
    RAMB18_X5Y34         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.382    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -11.081    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 0.419ns (5.828%)  route 6.770ns (94.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 16.576 - 13.460 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.885     3.349    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X93Y84         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y84         FDPE (Prop_fdpe_C_Q)         0.419     3.768 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           6.770    10.538    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.859    16.576    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.783    
                         clock uncertainty           -0.035    16.748    
    RAMB18_X4Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.543    14.205    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 0.518ns (7.169%)  route 6.708ns (92.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 16.568 - 13.460 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.881     3.345    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X102Y82        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y82        FDPE (Prop_fdpe_C_Q)         0.518     3.863 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           6.708    10.571    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y30         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.851    16.568    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.775    
                         clock uncertainty           -0.035    16.740    
    RAMB18_X5Y30         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.372    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 0.456ns (7.277%)  route 5.811ns (92.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 16.653 - 13.460 ) 
    Source Clock Delay      (SCD):    3.423ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.959     3.423    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X80Y80         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDPE (Prop_fdpe_C_Q)         0.456     3.879 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.811     9.689    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y30         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.936    16.653    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.860    
                         clock uncertainty           -0.035    16.825    
    RAMB18_X3Y30         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.457    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  4.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.010ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.141ns (5.643%)  route 2.358ns (94.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.311     1.138    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X80Y80         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.279 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.358     3.636    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y30         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.388     1.516    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.215    
    RAMB18_X3Y30         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.626    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.513ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.164ns (5.478%)  route 2.830ns (94.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.283     1.110    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X102Y82        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y82        FDPE (Prop_fdpe_C_Q)         0.164     1.274 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.830     4.104    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y30         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.352     1.480    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.179    
    RAMB18_X5Y30         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.590    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.854ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.128ns (3.896%)  route 3.157ns (96.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.286     1.113    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X93Y84         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.241 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.157     4.398    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.360     1.488    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.187    
    RAMB18_X4Y32         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.643     0.544    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.869ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.141ns (4.201%)  route 3.215ns (95.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.286     1.113    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X101Y87        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y87        FDPE (Prop_fdpe_C_Q)         0.141     1.254 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.215     4.469    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.362     1.490    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.189    
    RAMB18_X5Y34         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.600    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.600    
                         arrival time                           4.469    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             4.115ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.128ns (3.600%)  route 3.427ns (96.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.286     1.113    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X93Y84         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.241 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.427     4.668    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.368     1.496    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.195    
    RAMB18_X4Y36         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.642     0.553    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           4.668    
  -------------------------------------------------------------------
                         slack                                  4.115    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.456ns (15.143%)  route 2.555ns (84.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 21.463 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.640     1.640    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y80         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.555     4.651    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X47Y73         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.463    21.463    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X47Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[0]/C
                         clock pessimism              0.114    21.577    
                         clock uncertainty           -0.302    21.275    
    SLICE_X47Y73         FDCE (Recov_fdce_C_CLR)     -0.405    20.870    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[0]
  -------------------------------------------------------------------
                         required time                         20.870    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.456ns (15.143%)  route 2.555ns (84.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 21.463 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.640     1.640    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y80         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.555     4.651    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X47Y73         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.463    21.463    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X47Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[1]/C
                         clock pessimism              0.114    21.577    
                         clock uncertainty           -0.302    21.275    
    SLICE_X47Y73         FDCE (Recov_fdce_C_CLR)     -0.405    20.870    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[1]
  -------------------------------------------------------------------
                         required time                         20.870    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.329ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.456ns (16.335%)  route 2.336ns (83.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 21.454 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.640     1.640    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y80         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.336     4.432    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X52Y78         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.454    21.454    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X52Y78         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[0]/C
                         clock pessimism              0.014    21.468    
                         clock uncertainty           -0.302    21.166    
    SLICE_X52Y78         FDCE (Recov_fdce_C_CLR)     -0.405    20.761    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.761    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                 16.329    

Slack (MET) :             16.351ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.518ns (18.232%)  route 2.323ns (81.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 21.464 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.679     1.679    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y74         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     2.197 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.323     4.520    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X41Y73         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.464    21.464    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X41Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]/C
                         clock pessimism              0.114    21.578    
                         clock uncertainty           -0.302    21.276    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.405    20.871    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         20.871    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                 16.351    

Slack (MET) :             16.351ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.518ns (18.232%)  route 2.323ns (81.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 21.464 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.679     1.679    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y74         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     2.197 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.323     4.520    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X41Y73         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.464    21.464    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X41Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[5]/C
                         clock pessimism              0.114    21.578    
                         clock uncertainty           -0.302    21.276    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.405    20.871    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         20.871    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                 16.351    

Slack (MET) :             16.351ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.518ns (18.232%)  route 2.323ns (81.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 21.464 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.679     1.679    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y74         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     2.197 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.323     4.520    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X41Y73         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.464    21.464    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X41Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[6]/C
                         clock pessimism              0.114    21.578    
                         clock uncertainty           -0.302    21.276    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.405    20.871    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[6]
  -------------------------------------------------------------------
                         required time                         20.871    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                 16.351    

Slack (MET) :             16.351ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.518ns (18.232%)  route 2.323ns (81.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 21.464 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.679     1.679    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y74         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     2.197 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.323     4.520    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X41Y73         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.464    21.464    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X41Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[7]/C
                         clock pessimism              0.114    21.578    
                         clock uncertainty           -0.302    21.276    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.405    20.871    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         20.871    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                 16.351    

Slack (MET) :             16.434ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.456ns (16.317%)  route 2.339ns (83.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 21.462 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.640     1.640    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y80         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.339     4.435    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X48Y73         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.462    21.462    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X48Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[2]/C
                         clock pessimism              0.114    21.576    
                         clock uncertainty           -0.302    21.274    
    SLICE_X48Y73         FDCE (Recov_fdce_C_CLR)     -0.405    20.869    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[2]
  -------------------------------------------------------------------
                         required time                         20.869    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                 16.434    

Slack (MET) :             16.434ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.456ns (16.317%)  route 2.339ns (83.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 21.462 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.640     1.640    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y80         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.339     4.435    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X48Y73         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.462    21.462    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X48Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[3]/C
                         clock pessimism              0.114    21.576    
                         clock uncertainty           -0.302    21.274    
    SLICE_X48Y73         FDCE (Recov_fdce_C_CLR)     -0.405    20.869    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[3]
  -------------------------------------------------------------------
                         required time                         20.869    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                 16.434    

Slack (MET) :             16.507ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[16]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.518ns (18.966%)  route 2.213ns (81.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 21.464 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.679     1.679    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y74         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     2.197 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.213     4.410    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X41Y76         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        1.464    21.464    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X41Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[16]/C
                         clock pessimism              0.114    21.578    
                         clock uncertainty           -0.302    21.276    
    SLICE_X41Y76         FDPE (Recov_fdpe_C_PRE)     -0.359    20.917    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[16]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                 16.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.909%)  route 0.263ns (65.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.542     0.542    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDPE (Prop_fdpe_C_Q)         0.141     0.683 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=16, routed)          0.263     0.946    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X49Y75         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.808     0.808    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X49Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.005     0.803    
    SLICE_X49Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.711    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.909%)  route 0.263ns (65.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.542     0.542    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDPE (Prop_fdpe_C_Q)         0.141     0.683 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=16, routed)          0.263     0.946    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X49Y75         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.808     0.808    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X49Y75         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.005     0.803    
    SLICE_X49Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.711    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.537%)  route 0.353ns (71.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.542     0.542    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDPE (Prop_fdpe_C_Q)         0.141     0.683 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=16, routed)          0.353     1.036    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X49Y74         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.808     0.808    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X49Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.005     0.803    
    SLICE_X49Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.711    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.537%)  route 0.353ns (71.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.542     0.542    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDPE (Prop_fdpe_C_Q)         0.141     0.683 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=16, routed)          0.353     1.036    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X49Y74         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.808     0.808    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X49Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.005     0.803    
    SLICE_X49Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.711    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.304%)  route 0.134ns (48.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.552     0.552    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y84         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     0.827    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y83         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.817     0.817    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X38Y83         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.252     0.565    
    SLICE_X38Y83         FDCE (Remov_fdce_C_CLR)     -0.067     0.498    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.304%)  route 0.134ns (48.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.552     0.552    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y84         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     0.827    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y83         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.817     0.817    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X38Y83         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.252     0.565    
    SLICE_X38Y83         FDCE (Remov_fdce_C_CLR)     -0.067     0.498    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.304%)  route 0.134ns (48.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.552     0.552    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y84         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     0.827    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y83         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.817     0.817    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X38Y83         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.252     0.565    
    SLICE_X38Y83         FDCE (Remov_fdce_C_CLR)     -0.067     0.498    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.304%)  route 0.134ns (48.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.552     0.552    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y84         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     0.827    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y83         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.817     0.817    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X38Y83         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.252     0.565    
    SLICE_X38Y83         FDCE (Remov_fdce_C_CLR)     -0.067     0.498    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.304%)  route 0.134ns (48.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.552     0.552    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y84         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     0.827    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y83         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.817     0.817    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y83         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.252     0.565    
    SLICE_X38Y83         FDCE (Remov_fdce_C_CLR)     -0.067     0.498    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.837%)  route 0.141ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.549     0.549    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDPE (Prop_fdpe_C_Q)         0.164     0.713 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     0.853    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X34Y70         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6461, routed)        0.814     0.814    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.234     0.580    
    SLICE_X34Y70         FDCE (Remov_fdce_C_CLR)     -0.067     0.513    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.580ns (28.873%)  route 1.429ns (71.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 8.285 - 6.730 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.722     1.722    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y20         FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y20         FDRE (Prop_fdre_C_Q)         0.456     2.178 r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     2.836    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X78Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.960 f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.771     3.731    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X80Y16         FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.555     8.285    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y16         FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.115     8.400    
                         clock uncertainty           -0.111     8.289    
    SLICE_X80Y16         FDPE (Recov_fdpe_C_PRE)     -0.359     7.930    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.930    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.580ns (28.873%)  route 1.429ns (71.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 8.285 - 6.730 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.722     1.722    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y20         FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y20         FDRE (Prop_fdre_C_Q)         0.456     2.178 r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     2.836    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X78Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.960 f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.771     3.731    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X80Y16         FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.555     8.285    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y16         FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.115     8.400    
                         clock uncertainty           -0.111     8.289    
    SLICE_X80Y16         FDPE (Recov_fdpe_C_PRE)     -0.359     7.930    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.930    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.580ns (28.873%)  route 1.429ns (71.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 8.285 - 6.730 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.722     1.722    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y20         FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y20         FDRE (Prop_fdre_C_Q)         0.456     2.178 r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     2.836    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X78Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.960 f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.771     3.731    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X80Y16         FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.555     8.285    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y16         FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.115     8.400    
                         clock uncertainty           -0.111     8.289    
    SLICE_X80Y16         FDPE (Recov_fdpe_C_PRE)     -0.359     7.930    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.930    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.642ns (31.920%)  route 1.369ns (68.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 8.226 - 6.730 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.670     1.670    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y1          FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.518     2.188 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     2.849    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.124     2.973 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.708     3.681    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X37Y1          FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.496     8.226    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y1          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.149     8.375    
                         clock uncertainty           -0.111     8.264    
    SLICE_X37Y1          FDPE (Recov_fdpe_C_PRE)     -0.359     7.905    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.642ns (31.920%)  route 1.369ns (68.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 8.226 - 6.730 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.670     1.670    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y1          FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.518     2.188 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     2.849    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X38Y1          LUT2 (Prop_lut2_I1_O)        0.124     2.973 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.708     3.681    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X37Y1          FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.496     8.226    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y1          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.149     8.375    
                         clock uncertainty           -0.111     8.264    
    SLICE_X37Y1          FDPE (Recov_fdpe_C_PRE)     -0.359     7.905    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.580ns (31.043%)  route 1.288ns (68.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 8.579 - 6.730 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       2.048     2.048    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y132       FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y132       FDRE (Prop_fdre_C_Q)         0.456     2.504 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     3.162    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.124     3.286 f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.630     3.916    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X111Y129       FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.849     8.579    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y129       FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.172     8.751    
                         clock uncertainty           -0.111     8.640    
    SLICE_X111Y129       FDPE (Recov_fdpe_C_PRE)     -0.359     8.281    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -3.916    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.580ns (31.043%)  route 1.288ns (68.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 8.579 - 6.730 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       2.048     2.048    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y132       FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y132       FDRE (Prop_fdre_C_Q)         0.456     2.504 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     3.162    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.124     3.286 f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.630     3.916    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X111Y129       FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.849     8.579    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y129       FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.172     8.751    
                         clock uncertainty           -0.111     8.640    
    SLICE_X111Y129       FDPE (Recov_fdpe_C_PRE)     -0.359     8.281    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -3.916    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.580ns (30.971%)  route 1.293ns (69.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 8.438 - 6.730 ) 
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.895     1.895    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y123        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.456     2.351 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     3.009    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X80Y123        LUT2 (Prop_lut2_I1_O)        0.124     3.133 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.635     3.768    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X80Y120        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.708     8.438    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y120        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.169     8.607    
                         clock uncertainty           -0.111     8.496    
    SLICE_X80Y120        FDPE (Recov_fdpe_C_PRE)     -0.359     8.137    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.580ns (30.971%)  route 1.293ns (69.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 8.438 - 6.730 ) 
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.895     1.895    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y123        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.456     2.351 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     3.009    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X80Y123        LUT2 (Prop_lut2_I1_O)        0.124     3.133 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.635     3.768    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X80Y120        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.708     8.438    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y120        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.169     8.607    
                         clock uncertainty           -0.111     8.496    
    SLICE_X80Y120        FDPE (Recov_fdpe_C_PRE)     -0.359     8.137    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.580ns (30.971%)  route 1.293ns (69.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 8.438 - 6.730 ) 
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.895     1.895    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y123        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.456     2.351 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     3.009    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X80Y123        LUT2 (Prop_lut2_I1_O)        0.124     3.133 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.635     3.768    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X80Y120        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       1.708     8.438    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y120        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.169     8.607    
                         clock uncertainty           -0.111     8.496    
    SLICE_X80Y120        FDPE (Recov_fdpe_C_PRE)     -0.359     8.137    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  4.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.710     0.710    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y131       FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.128     0.838 f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119     0.957    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y132       FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.983     0.983    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y132       FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.258     0.725    
    SLICE_X109Y132       FDPE (Remov_fdpe_C_PRE)     -0.149     0.576    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.672%)  route 0.135ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.563     0.563    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y2          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDPE (Prop_fdpe_C_Q)         0.128     0.691 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.135     0.826    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X39Y3          FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.829     0.829    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X39Y3          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.251     0.578    
    SLICE_X39Y3          FDPE (Remov_fdpe_C_PRE)     -0.149     0.429    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.672%)  route 0.135ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.563     0.563    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y2          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDPE (Prop_fdpe_C_Q)         0.128     0.691 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.135     0.826    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X39Y3          FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.829     0.829    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X39Y3          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.251     0.578    
    SLICE_X39Y3          FDPE (Remov_fdpe_C_PRE)     -0.149     0.429    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.397%)  route 0.181ns (58.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.563     0.563    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y1          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDPE (Prop_fdpe_C_Q)         0.128     0.691 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.181     0.872    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y1          FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.830     0.830    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y1          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.233     0.597    
    SLICE_X39Y1          FDPE (Remov_fdpe_C_PRE)     -0.149     0.448    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.975%)  route 0.181ns (55.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.653     0.653    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y123        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDPE (Prop_fdpe_C_Q)         0.148     0.801 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.181     0.982    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X81Y123        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.923     0.923    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y123        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.238     0.685    
    SLICE_X81Y123        FDPE (Remov_fdpe_C_PRE)     -0.148     0.537    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.579     0.579    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y20         FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y20         FDPE (Prop_fdpe_C_Q)         0.128     0.707 f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.183     0.889    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X77Y20         FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.846     0.846    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y20         FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.254     0.592    
    SLICE_X77Y20         FDPE (Remov_fdpe_C_PRE)     -0.149     0.443    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.443    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.143%)  route 0.191ns (59.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.978ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.704     0.704    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y125       FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.832 f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.191     1.023    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X109Y127       FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.978     0.978    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y127       FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.258     0.720    
    SLICE_X109Y127       FDPE (Remov_fdpe_C_PRE)     -0.149     0.571    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.143%)  route 0.191ns (59.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.978ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.704     0.704    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y125       FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.832 f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.191     1.023    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X109Y127       FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.978     0.978    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y127       FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.258     0.720    
    SLICE_X109Y127       FDPE (Remov_fdpe_C_PRE)     -0.149     0.571    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.012%)  route 0.345ns (64.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.563     0.563    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y1          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109     0.813    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X38Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.858 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.236     1.094    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X37Y1          FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.830     0.830    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y1          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.251     0.579    
    SLICE_X37Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     0.484    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.012%)  route 0.345ns (64.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.563     0.563    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y1          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109     0.813    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X38Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.858 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.236     1.094    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X37Y1          FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11284, routed)       0.830     0.830    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y1          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.251     0.579    
    SLICE_X37Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     0.484    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.610    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc_imageon_vclk_l
  To Clock:  fmc_imageon_vclk_l

Setup :            0  Failing Endpoints,  Worst Slack        3.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.456ns (14.776%)  route 2.630ns (85.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 11.605 - 6.730 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714     5.327    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.630     8.413    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X56Y61         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.534    11.605    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X56Y61         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]/C
                         clock pessimism              0.386    11.991    
                         clock uncertainty           -0.035    11.955    
    SLICE_X56Y61         FDCE (Recov_fdce_C_CLR)     -0.405    11.550    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.456ns (14.776%)  route 2.630ns (85.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 11.605 - 6.730 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714     5.327    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.630     8.413    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X56Y61         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.534    11.605    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X56Y61         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/C
                         clock pessimism              0.386    11.991    
                         clock uncertainty           -0.035    11.955    
    SLICE_X56Y61         FDCE (Recov_fdce_C_CLR)     -0.405    11.550    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[15]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.456ns (14.776%)  route 2.630ns (85.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 11.605 - 6.730 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714     5.327    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.630     8.413    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X56Y61         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.534    11.605    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X56Y61         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[15]/C
                         clock pessimism              0.386    11.991    
                         clock uncertainty           -0.035    11.955    
    SLICE_X56Y61         FDCE (Recov_fdce_C_CLR)     -0.405    11.550    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[15]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[2]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.456ns (14.776%)  route 2.630ns (85.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 11.605 - 6.730 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714     5.327    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.630     8.413    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X56Y61         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.534    11.605    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X56Y61         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[2]/C
                         clock pessimism              0.386    11.991    
                         clock uncertainty           -0.035    11.955    
    SLICE_X56Y61         FDCE (Recov_fdce_C_CLR)     -0.405    11.550    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[5]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.456ns (14.776%)  route 2.630ns (85.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 11.605 - 6.730 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714     5.327    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.630     8.413    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X56Y61         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.534    11.605    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X56Y61         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[5]/C
                         clock pessimism              0.386    11.991    
                         clock uncertainty           -0.035    11.955    
    SLICE_X56Y61         FDCE (Recov_fdce_C_CLR)     -0.405    11.550    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[5]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.456ns (14.776%)  route 2.630ns (85.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 11.605 - 6.730 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714     5.327    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.630     8.413    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X56Y61         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.534    11.605    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X56Y61         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]/C
                         clock pessimism              0.386    11.991    
                         clock uncertainty           -0.035    11.955    
    SLICE_X56Y61         FDCE (Recov_fdce_C_CLR)     -0.405    11.550    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.456ns (14.918%)  route 2.601ns (85.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 11.597 - 6.730 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714     5.327    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.601     8.383    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X62Y72         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.526    11.597    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X62Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                         clock pessimism              0.386    11.983    
                         clock uncertainty           -0.035    11.947    
    SLICE_X62Y72         FDCE (Recov_fdce_C_CLR)     -0.319    11.628    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlank_s_reg/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.456ns (14.918%)  route 2.601ns (85.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 11.597 - 6.730 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714     5.327    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.601     8.383    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X62Y72         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlank_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.526    11.597    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X62Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlank_s_reg/C
                         clock pessimism              0.386    11.983    
                         clock uncertainty           -0.035    11.947    
    SLICE_X62Y72         FDCE (Recov_fdce_C_CLR)     -0.319    11.628    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HBlank_s_reg
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSync_s_reg/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.456ns (14.918%)  route 2.601ns (85.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 11.597 - 6.730 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714     5.327    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.601     8.383    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X62Y72         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSync_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.526    11.597    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X62Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSync_s_reg/C
                         clock pessimism              0.386    11.983    
                         clock uncertainty           -0.035    11.947    
    SLICE_X62Y72         FDCE (Recov_fdce_C_CLR)     -0.319    11.628    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSync_s_reg
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.456ns (15.331%)  route 2.518ns (84.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 11.603 - 6.730 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714     5.327    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.518     8.301    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X56Y63         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.532    11.603    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X56Y63         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]/C
                         clock pessimism              0.386    11.989    
                         clock uncertainty           -0.035    11.953    
    SLICE_X56Y63         FDCE (Recov_fdce_C_CLR)     -0.405    11.548    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  3.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[6]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.636%)  route 0.155ns (52.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.623     1.707    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.155     2.003    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X108Y74        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.889     2.360    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X108Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[6]/C
                         clock pessimism             -0.622     1.739    
    SLICE_X108Y74        FDCE (Remov_fdce_C_CLR)     -0.067     1.672    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.636%)  route 0.155ns (52.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.623     1.707    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.155     2.003    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X108Y74        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.889     2.360    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X108Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]/C
                         clock pessimism             -0.622     1.739    
    SLICE_X108Y74        FDCE (Remov_fdce_C_CLR)     -0.067     1.672    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.636%)  route 0.155ns (52.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.623     1.707    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.155     2.003    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X108Y74        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.889     2.360    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X108Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/C
                         clock pessimism             -0.622     1.739    
    SLICE_X108Y74        FDCE (Remov_fdce_C_CLR)     -0.067     1.672    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.272%)  route 0.145ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.623     1.707    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.145     1.993    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X110Y73        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.893     2.364    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.644     1.721    
    SLICE_X110Y73        FDCE (Remov_fdce_C_CLR)     -0.092     1.629    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.272%)  route 0.145ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.623     1.707    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.145     1.993    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X110Y73        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.893     2.364    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.644     1.721    
    SLICE_X110Y73        FDCE (Remov_fdce_C_CLR)     -0.092     1.629    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.272%)  route 0.145ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.623     1.707    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.145     1.993    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X110Y73        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.893     2.364    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.644     1.721    
    SLICE_X110Y73        FDCE (Remov_fdce_C_CLR)     -0.092     1.629    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.272%)  route 0.145ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.623     1.707    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.145     1.993    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X110Y73        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.893     2.364    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.644     1.721    
    SLICE_X110Y73        FDCE (Remov_fdce_C_CLR)     -0.092     1.629    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.272%)  route 0.145ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.623     1.707    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.145     1.993    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X110Y73        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.893     2.364    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.644     1.721    
    SLICE_X110Y73        FDCE (Remov_fdce_C_CLR)     -0.092     1.629    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.272%)  route 0.145ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.623     1.707    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.145     1.993    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X110Y73        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.893     2.364    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.644     1.721    
    SLICE_X110Y73        FDCE (Remov_fdce_C_CLR)     -0.092     1.629    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.272%)  route 0.145ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.623     1.707    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.145     1.993    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X110Y73        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.893     2.364    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X110Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.644     1.721    
    SLICE_X110Y73        FDCE (Remov_fdce_C_CLR)     -0.092     1.629    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  fmc_imageon_vclk_l

Setup :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.961ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.456ns (13.459%)  route 2.932ns (86.541%))
  Logic Levels:           0  
  Clock Path Skew:        -2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 11.737 - 6.730 ) 
    Source Clock Delay      (SCD):    7.629ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.953     7.629    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X83Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.456     8.085 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.932    11.017    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X108Y75        FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.666    11.737    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y75        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.271    12.008    
                         clock uncertainty           -0.035    11.973    
    SLICE_X108Y75        FDPE (Recov_fdpe_C_PRE)     -0.361    11.612    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.612    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_l rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.456ns (13.459%)  route 2.932ns (86.541%))
  Logic Levels:           0  
  Clock Path Skew:        -2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 11.737 - 6.730 ) 
    Source Clock Delay      (SCD):    7.629ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.953     7.629    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X83Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.456     8.085 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.932    11.017    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X108Y75        FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.666    11.737    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y75        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.271    12.008    
                         clock uncertainty           -0.035    11.973    
    SLICE_X108Y75        FDPE (Recov_fdpe_C_PRE)     -0.319    11.654    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  0.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.961ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.141ns (9.276%)  route 1.379ns (90.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.306     2.343    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X83Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.141     2.484 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.379     3.863    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X108Y75        FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.889     2.360    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y75        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism             -0.387     1.973    
    SLICE_X108Y75        FDPE (Remov_fdpe_C_PRE)     -0.071     1.902    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_l rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.141ns (9.276%)  route 1.379ns (90.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.306     2.343    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X83Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.141     2.484 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.379     3.863    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X108Y75        FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.889     2.360    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y75        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.387     1.973    
    SLICE_X108Y75        FDPE (Remov_fdpe_C_PRE)     -0.071     1.902    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  1.961    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc_imageon_vclk_r
  To Clock:  fmc_imageon_vclk_r

Setup :            0  Failing Endpoints,  Worst Slack        3.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.456ns (14.359%)  route 2.720ns (85.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 11.668 - 6.730 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719     5.369    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.720     8.544    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X80Y49         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.560    11.668    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X80Y49         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/C
                         clock pessimism              0.386    12.055    
                         clock uncertainty           -0.035    12.019    
    SLICE_X80Y49         FDCE (Recov_fdce_C_CLR)     -0.405    11.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.456ns (14.359%)  route 2.720ns (85.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 11.668 - 6.730 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719     5.369    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.720     8.544    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X80Y49         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.560    11.668    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X80Y49         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/C
                         clock pessimism              0.386    12.055    
                         clock uncertainty           -0.035    12.019    
    SLICE_X80Y49         FDCE (Recov_fdce_C_CLR)     -0.405    11.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.456ns (14.359%)  route 2.720ns (85.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 11.668 - 6.730 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719     5.369    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.720     8.544    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X80Y49         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.560    11.668    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X80Y49         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]/C
                         clock pessimism              0.386    12.055    
                         clock uncertainty           -0.035    12.019    
    SLICE_X80Y49         FDCE (Recov_fdce_C_CLR)     -0.405    11.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.456ns (14.359%)  route 2.720ns (85.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 11.668 - 6.730 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719     5.369    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.720     8.544    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X80Y49         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.560    11.668    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X80Y49         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/C
                         clock pessimism              0.386    12.055    
                         clock uncertainty           -0.035    12.019    
    SLICE_X80Y49         FDCE (Recov_fdce_C_CLR)     -0.405    11.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.456ns (14.359%)  route 2.720ns (85.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 11.668 - 6.730 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719     5.369    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.720     8.544    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X80Y49         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.560    11.668    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X80Y49         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/C
                         clock pessimism              0.386    12.055    
                         clock uncertainty           -0.035    12.019    
    SLICE_X80Y49         FDCE (Recov_fdce_C_CLR)     -0.405    11.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.456ns (14.359%)  route 2.720ns (85.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 11.668 - 6.730 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719     5.369    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.720     8.544    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X80Y49         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.560    11.668    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X80Y49         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]/C
                         clock pessimism              0.386    12.055    
                         clock uncertainty           -0.035    12.019    
    SLICE_X80Y49         FDCE (Recov_fdce_C_CLR)     -0.405    11.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.456ns (14.359%)  route 2.720ns (85.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 11.668 - 6.730 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719     5.369    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.720     8.544    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X80Y49         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.560    11.668    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X80Y49         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/C
                         clock pessimism              0.386    12.055    
                         clock uncertainty           -0.035    12.019    
    SLICE_X80Y49         FDCE (Recov_fdce_C_CLR)     -0.405    11.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.456ns (14.359%)  route 2.720ns (85.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 11.668 - 6.730 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719     5.369    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.720     8.544    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X80Y49         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.560    11.668    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X80Y49         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]/C
                         clock pessimism              0.386    12.055    
                         clock uncertainty           -0.035    12.019    
    SLICE_X80Y49         FDCE (Recov_fdce_C_CLR)     -0.405    11.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.456ns (15.014%)  route 2.581ns (84.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 11.668 - 6.730 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719     5.369    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.581     8.406    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X80Y48         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.560    11.668    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X80Y48         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/C
                         clock pessimism              0.386    12.055    
                         clock uncertainty           -0.035    12.019    
    SLICE_X80Y48         FDCE (Recov_fdce_C_CLR)     -0.405    11.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.456ns (15.014%)  route 2.581ns (84.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 11.668 - 6.730 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719     5.369    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          2.581     8.406    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X80Y48         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.560    11.668    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X80Y48         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/C
                         clock pessimism              0.386    12.055    
                         clock uncertainty           -0.035    12.019    
    SLICE_X80Y48         FDCE (Recov_fdce_C_CLR)     -0.405    11.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  3.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.682%)  route 0.143ns (50.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.578     1.698    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y33         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.839 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.143     1.982    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X58Y33         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.843     2.351    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X58Y33         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.621     1.730    
    SLICE_X58Y33         FDPE (Remov_fdpe_C_PRE)     -0.071     1.659    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.887%)  route 0.188ns (57.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.578     1.698    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y33         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.839 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.188     2.027    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Q[0]
    SLICE_X58Y34         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.844     2.352    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X58Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/C
                         clock pessimism             -0.621     1.731    
    SLICE_X58Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.664    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.887%)  route 0.188ns (57.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.578     1.698    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y33         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.839 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.188     2.027    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X58Y34         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.844     2.352    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X58Y34         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.621     1.731    
    SLICE_X58Y34         FDPE (Remov_fdpe_C_PRE)     -0.071     1.660    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.331%)  route 0.145ns (50.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.576     1.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y22         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.837 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=31, routed)          0.145     1.982    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X74Y23         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.838     2.346    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X74Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism             -0.639     1.707    
    SLICE_X74Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.615    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.795%)  route 0.205ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.578     1.698    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y33         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.839 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.205     2.044    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X58Y32         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.842     2.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y32         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.621     1.729    
    SLICE_X58Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.795%)  route 0.205ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.578     1.698    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y33         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.839 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.205     2.044    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X58Y32         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.842     2.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y32         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.621     1.729    
    SLICE_X58Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.795%)  route 0.205ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.578     1.698    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y33         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.839 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.205     2.044    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X58Y32         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.842     2.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y32         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.621     1.729    
    SLICE_X58Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.795%)  route 0.205ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.578     1.698    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y33         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.839 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.205     2.044    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X58Y32         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.842     2.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y32         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.621     1.729    
    SLICE_X58Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.287%)  route 0.170ns (54.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.577     1.697    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.838 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          0.170     2.008    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X63Y33         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.844     2.352    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y33         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism             -0.640     1.712    
    SLICE_X63Y33         FDPE (Remov_fdpe_C_PRE)     -0.095     1.617    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.287%)  route 0.170ns (54.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.577     1.697    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.838 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          0.170     2.008    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X63Y33         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.844     2.352    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y33         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.640     1.712    
    SLICE_X63Y33         FDPE (Remov_fdpe_C_PRE)     -0.095     1.617    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.391    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0
  To Clock:  fmc_imageon_vclk_r

Setup :            0  Failing Endpoints,  Worst Slack        1.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.518ns (25.431%)  route 1.519ns (74.569%))
  Logic Levels:           0  
  Clock Path Skew:        -2.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 11.655 - 6.730 ) 
    Source Clock Delay      (SCD):    7.616ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.889     7.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X96Y40         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDCE (Prop_fdce_C_Q)         0.518     8.134 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.519     9.653    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X80Y21         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.547    11.655    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y21         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.272    11.927    
                         clock uncertainty           -0.035    11.892    
    SLICE_X80Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    11.533    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.533    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_vclk_r rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.518ns (25.431%)  route 1.519ns (74.569%))
  Logic Levels:           0  
  Clock Path Skew:        -2.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 11.655 - 6.730 ) 
    Source Clock Delay      (SCD):    7.616ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.889     7.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X96Y40         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDCE (Prop_fdce_C_Q)         0.518     8.134 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.519     9.653    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X80Y21         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.547    11.655    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y21         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.272    11.927    
                         clock uncertainty           -0.035    11.892    
    SLICE_X80Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    11.533    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.533    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  1.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.164ns (19.388%)  route 0.682ns (80.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.288     2.367    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X96Y40         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDCE (Prop_fdce_C_Q)         0.164     2.531 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         0.682     3.213    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X80Y21         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.843     2.351    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y21         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism             -0.388     1.964    
    SLICE_X80Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.869    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_r rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.164ns (19.388%)  route 0.682ns (80.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.288     2.367    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X96Y40         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDCE (Prop_fdce_C_Q)         0.164     2.531 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         0.682     3.213    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X80Y21         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.843     2.351    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y21         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.388     1.964    
    SLICE_X80Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.869    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  1.344    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack        6.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        7.783ns  (logic 0.456ns (5.859%)  route 7.327ns (94.141%))
  Logic Levels:           0  
  Clock Path Skew:        3.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 33.911 - 26.920 ) 
    Source Clock Delay      (SCD):    3.401ns = ( 16.861 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.891    16.861    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X97Y43         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y43         FDPE (Prop_fdpe_C_Q)         0.456    17.317 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           7.327    24.644    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y16         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.863    33.911    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.911    
                         clock uncertainty           -0.035    33.876    
    RAMB18_X4Y16         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.508    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.508    
                         arrival time                         -24.644    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        7.626ns  (logic 0.518ns (6.793%)  route 7.108ns (93.207%))
  Logic Levels:           0  
  Clock Path Skew:        3.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns = ( 33.897 - 26.920 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 16.844 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.874    16.844    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X104Y29        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y29        FDPE (Prop_fdpe_C_Q)         0.518    17.362 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           7.108    24.469    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y10         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.849    33.897    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.897    
                         clock uncertainty           -0.035    33.862    
    RAMB18_X5Y10         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.494    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.494    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        7.635ns  (logic 0.456ns (5.973%)  route 7.179ns (94.027%))
  Logic Levels:           0  
  Clock Path Skew:        3.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.983ns = ( 33.903 - 26.920 ) 
    Source Clock Delay      (SCD):    3.380ns = ( 16.840 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.870    16.840    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X105Y22        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y22        FDPE (Prop_fdpe_C_Q)         0.456    17.296 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           7.179    24.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y4          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.855    33.903    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y4          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.903    
                         clock uncertainty           -0.035    33.868    
    RAMB18_X5Y4          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.500    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.500    
                         arrival time                         -24.474    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        7.340ns  (logic 0.518ns (7.057%)  route 6.822ns (92.943%))
  Logic Levels:           0  
  Clock Path Skew:        3.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.986ns = ( 33.906 - 26.920 ) 
    Source Clock Delay      (SCD):    3.393ns = ( 16.853 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.883    16.853    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X104Y37        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y37        FDPE (Prop_fdpe_C_Q)         0.518    17.371 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           6.822    24.193    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y14         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.858    33.906    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y14         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.906    
                         clock uncertainty           -0.035    33.871    
    RAMB18_X5Y14         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.503    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.503    
                         arrival time                         -24.193    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        6.803ns  (logic 0.456ns (6.703%)  route 6.347ns (93.297%))
  Logic Levels:           0  
  Clock Path Skew:        3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.971ns = ( 33.891 - 26.920 ) 
    Source Clock Delay      (SCD):    3.379ns = ( 16.839 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.869    16.839    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X105Y23        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDPE (Prop_fdpe_C_Q)         0.456    17.295 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           6.347    23.642    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y8          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.843    33.891    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.891    
                         clock uncertainty           -0.035    33.856    
    RAMB18_X5Y8          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.488    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.488    
                         arrival time                         -23.642    
  -------------------------------------------------------------------
                         slack                                  7.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.141ns (4.731%)  route 2.839ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.275     1.147    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X105Y23        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDPE (Prop_fdpe_C_Q)         0.141     1.288 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.839     4.128    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y8          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.352     3.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.257    
                         clock uncertainty            0.035     3.293    
    RAMB18_X5Y8          FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.704    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           4.128    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.616ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.164ns (5.164%)  route 3.012ns (94.836%))
  Logic Levels:           0  
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.284     1.156    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X104Y37        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y37        FDPE (Prop_fdpe_C_Q)         0.164     1.320 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.012     4.332    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y14         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.365     3.270    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y14         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.270    
                         clock uncertainty            0.035     3.306    
    RAMB18_X5Y14         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.717    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.788ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.141ns (4.206%)  route 3.212ns (95.794%))
  Logic Levels:           0  
  Clock Path Skew:        2.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.277     1.149    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X105Y22        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y22        FDPE (Prop_fdpe_C_Q)         0.141     1.290 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.212     4.502    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y4          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.362     3.267    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y4          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.267    
                         clock uncertainty            0.035     3.303    
    RAMB18_X5Y4          FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.714    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           4.502    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.141ns (4.175%)  route 3.236ns (95.825%))
  Logic Levels:           0  
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289     1.161    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X97Y43         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.302 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.236     4.538    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y16         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.369     3.274    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X4Y16         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.274    
                         clock uncertainty            0.035     3.310    
    RAMB18_X4Y16         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.721    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           4.538    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.897ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.164ns (4.748%)  route 3.290ns (95.252%))
  Logic Levels:           0  
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.278     1.150    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X104Y29        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y29        FDPE (Prop_fdpe_C_Q)         0.164     1.314 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.290     4.604    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y10         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.355     3.260    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.260    
                         clock uncertainty            0.035     3.296    
    RAMB18_X5Y10         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.707    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           4.604    
  -------------------------------------------------------------------
                         slack                                  1.897    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc_imageon_vclk_r
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack        3.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.861ns  (logic 0.456ns (9.382%)  route 4.405ns (90.618%))
  Logic Levels:           0  
  Clock Path Skew:        1.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.031ns = ( 33.951 - 26.920 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 25.559 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719    25.559    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456    26.015 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          4.405    30.419    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X79Y37         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.903    33.951    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X79Y37         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/C
                         clock pessimism              0.272    34.223    
                         clock uncertainty           -0.035    34.187    
    SLICE_X79Y37         FDCE (Recov_fdce_C_CLR)     -0.405    33.782    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         33.782    
                         arrival time                         -30.419    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.861ns  (logic 0.456ns (9.382%)  route 4.405ns (90.618%))
  Logic Levels:           0  
  Clock Path Skew:        1.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.031ns = ( 33.951 - 26.920 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 25.559 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719    25.559    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456    26.015 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          4.405    30.419    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X79Y37         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.903    33.951    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X79Y37         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/C
                         clock pessimism              0.272    34.223    
                         clock uncertainty           -0.035    34.187    
    SLICE_X79Y37         FDCE (Recov_fdce_C_CLR)     -0.405    33.782    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         33.782    
                         arrival time                         -30.419    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.861ns  (logic 0.456ns (9.382%)  route 4.405ns (90.618%))
  Logic Levels:           0  
  Clock Path Skew:        1.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.031ns = ( 33.951 - 26.920 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 25.559 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719    25.559    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456    26.015 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          4.405    30.419    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X79Y37         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.903    33.951    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X79Y37         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/C
                         clock pessimism              0.272    34.223    
                         clock uncertainty           -0.035    34.187    
    SLICE_X79Y37         FDCE (Recov_fdce_C_CLR)     -0.405    33.782    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         33.782    
                         arrival time                         -30.419    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.861ns  (logic 0.456ns (9.382%)  route 4.405ns (90.618%))
  Logic Levels:           0  
  Clock Path Skew:        1.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.031ns = ( 33.951 - 26.920 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 25.559 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719    25.559    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456    26.015 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          4.405    30.419    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X79Y37         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.903    33.951    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X79Y37         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/C
                         clock pessimism              0.272    34.223    
                         clock uncertainty           -0.035    34.187    
    SLICE_X79Y37         FDCE (Recov_fdce_C_CLR)     -0.405    33.782    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         33.782    
                         arrival time                         -30.419    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.869ns  (logic 0.456ns (9.365%)  route 4.413ns (90.635%))
  Logic Levels:           0  
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.030ns = ( 33.950 - 26.920 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 25.559 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719    25.559    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456    26.015 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          4.413    30.428    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X76Y36         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.902    33.950    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y36         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.272    34.222    
                         clock uncertainty           -0.035    34.186    
    SLICE_X76Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    33.827    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         33.827    
                         arrival time                         -30.428    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.869ns  (logic 0.456ns (9.365%)  route 4.413ns (90.635%))
  Logic Levels:           0  
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.030ns = ( 33.950 - 26.920 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 25.559 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719    25.559    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456    26.015 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          4.413    30.428    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X76Y36         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.902    33.950    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y36         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.272    34.222    
                         clock uncertainty           -0.035    34.186    
    SLICE_X76Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    33.827    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         33.827    
                         arrival time                         -30.428    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.788ns  (logic 0.456ns (9.523%)  route 4.332ns (90.477%))
  Logic Levels:           0  
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.030ns = ( 33.950 - 26.920 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 25.559 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719    25.559    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456    26.015 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          4.332    30.347    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X79Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.902    33.950    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X79Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/C
                         clock pessimism              0.272    34.222    
                         clock uncertainty           -0.035    34.186    
    SLICE_X79Y35         FDCE (Recov_fdce_C_CLR)     -0.405    33.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         33.781    
                         arrival time                         -30.347    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.788ns  (logic 0.456ns (9.523%)  route 4.332ns (90.477%))
  Logic Levels:           0  
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.030ns = ( 33.950 - 26.920 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 25.559 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719    25.559    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456    26.015 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          4.332    30.347    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X79Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.902    33.950    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X79Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/C
                         clock pessimism              0.272    34.222    
                         clock uncertainty           -0.035    34.186    
    SLICE_X79Y35         FDCE (Recov_fdce_C_CLR)     -0.405    33.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         33.781    
                         arrival time                         -30.347    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.788ns  (logic 0.456ns (9.523%)  route 4.332ns (90.477%))
  Logic Levels:           0  
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.030ns = ( 33.950 - 26.920 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 25.559 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719    25.559    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456    26.015 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          4.332    30.347    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X79Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.902    33.950    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X79Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/C
                         clock pessimism              0.272    34.222    
                         clock uncertainty           -0.035    34.186    
    SLICE_X79Y35         FDCE (Recov_fdce_C_CLR)     -0.405    33.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         33.781    
                         arrival time                         -30.347    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc_imageon_vclk_r rise@20.190ns)
  Data Path Delay:        4.788ns  (logic 0.456ns (9.523%)  route 4.332ns (90.477%))
  Logic Levels:           0  
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.030ns = ( 33.950 - 26.920 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 25.559 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.719    25.559    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456    26.015 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          4.332    30.347    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X79Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.902    33.950    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X79Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/C
                         clock pessimism              0.272    34.222    
                         clock uncertainty           -0.035    34.186    
    SLICE_X79Y35         FDCE (Recov_fdce_C_CLR)     -0.405    33.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         33.781    
                         arrival time                         -30.347    
  -------------------------------------------------------------------
                         slack                                  3.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.141ns (8.343%)  route 1.549ns (91.657%))
  Logic Levels:           0  
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.577     1.697    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.838 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.549     3.387    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X63Y34         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.355     3.260    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y34         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.388     2.872    
    SLICE_X63Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     2.777    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.777    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.141ns (8.343%)  route 1.549ns (91.657%))
  Logic Levels:           0  
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.577     1.697    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.838 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.549     3.387    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X63Y34         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.355     3.260    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y34         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.388     2.872    
    SLICE_X63Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     2.777    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.777    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.141ns (8.343%)  route 1.549ns (91.657%))
  Logic Levels:           0  
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.577     1.697    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.838 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.549     3.387    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X63Y34         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.355     3.260    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y34         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.388     2.872    
    SLICE_X63Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     2.777    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.777    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.141ns (7.793%)  route 1.668ns (92.207%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.577     1.697    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.838 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.668     3.506    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X79Y36         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.258    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X79Y36         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/C
                         clock pessimism             -0.388     2.870    
    SLICE_X79Y36         FDCE (Remov_fdce_C_CLR)     -0.092     2.778    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.141ns (7.793%)  route 1.668ns (92.207%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.577     1.697    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.838 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.668     3.506    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X79Y36         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.258    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X79Y36         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/C
                         clock pessimism             -0.388     2.870    
    SLICE_X79Y36         FDCE (Remov_fdce_C_CLR)     -0.092     2.778    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.141ns (7.793%)  route 1.668ns (92.207%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.577     1.697    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.838 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.668     3.506    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X79Y36         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.258    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X79Y36         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/C
                         clock pessimism             -0.388     2.870    
    SLICE_X79Y36         FDCE (Remov_fdce_C_CLR)     -0.092     2.778    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.141ns (7.793%)  route 1.668ns (92.207%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.577     1.697    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.838 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.668     3.506    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X79Y36         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.258    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X79Y36         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/C
                         clock pessimism             -0.388     2.870    
    SLICE_X79Y36         FDCE (Remov_fdce_C_CLR)     -0.092     2.778    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.141ns (7.775%)  route 1.673ns (92.225%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.577     1.697    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.838 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.673     3.511    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X78Y36         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.258    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X78Y36         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/C
                         clock pessimism             -0.388     2.870    
    SLICE_X78Y36         FDCE (Remov_fdce_C_CLR)     -0.092     2.778    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.141ns (7.775%)  route 1.673ns (92.225%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.577     1.697    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.838 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.673     3.511    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X78Y36         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.258    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X78Y36         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/C
                         clock pessimism             -0.388     2.870    
    SLICE_X78Y36         FDCE (Remov_fdce_C_CLR)     -0.092     2.778    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_r  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_r rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.141ns (7.614%)  route 1.711ns (92.386%))
  Logic Levels:           0  
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_r rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.577     1.697    fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/slowest_sync_clk
    SLICE_X61Y32         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.838 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_R/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.711     3.549    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X79Y38         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.356     3.261    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_r
    SLICE_X79Y38         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/C
                         clock pessimism             -0.388     2.873    
    SLICE_X79Y38         FDCE (Remov_fdce_C_CLR)     -0.092     2.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  0.768    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack       22.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.842ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.518ns (13.937%)  route 3.199ns (86.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.026ns = ( 33.946 - 26.920 ) 
    Source Clock Delay      (SCD):    7.616ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.889     7.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X96Y40         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDCE (Prop_fdce_C_Q)         0.518     8.134 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.199    11.333    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X64Y28         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.898    33.946    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.623    34.569    
                         clock uncertainty           -0.035    34.534    
    SLICE_X64Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    34.175    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         34.175    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                 22.842    

Slack (MET) :             22.842ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.518ns (13.937%)  route 3.199ns (86.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.026ns = ( 33.946 - 26.920 ) 
    Source Clock Delay      (SCD):    7.616ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.889     7.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X96Y40         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDCE (Prop_fdce_C_Q)         0.518     8.134 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.199    11.333    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X64Y28         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.898    33.946    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.623    34.569    
                         clock uncertainty           -0.035    34.534    
    SLICE_X64Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    34.175    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         34.175    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                 22.842    

Slack (MET) :             22.842ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.518ns (13.937%)  route 3.199ns (86.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.026ns = ( 33.946 - 26.920 ) 
    Source Clock Delay      (SCD):    7.616ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.889     7.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X96Y40         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDCE (Prop_fdce_C_Q)         0.518     8.134 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.199    11.333    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X64Y28         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.898    33.946    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.623    34.569    
                         clock uncertainty           -0.035    34.534    
    SLICE_X64Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    34.175    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         34.175    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                 22.842    

Slack (MET) :             23.038ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.518ns (14.715%)  route 3.002ns (85.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.025ns = ( 33.945 - 26.920 ) 
    Source Clock Delay      (SCD):    7.616ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.889     7.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X96Y40         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDCE (Prop_fdce_C_Q)         0.518     8.134 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.002    11.136    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X74Y30         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.897    33.945    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y30         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.623    34.568    
                         clock uncertainty           -0.035    34.533    
    SLICE_X74Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    34.174    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         34.174    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                 23.038    

Slack (MET) :             23.038ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.518ns (14.715%)  route 3.002ns (85.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.025ns = ( 33.945 - 26.920 ) 
    Source Clock Delay      (SCD):    7.616ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.889     7.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X96Y40         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDCE (Prop_fdce_C_Q)         0.518     8.134 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.002    11.136    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X74Y30         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.897    33.945    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y30         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.623    34.568    
                         clock uncertainty           -0.035    34.533    
    SLICE_X74Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    34.174    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         34.174    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                 23.038    

Slack (MET) :             24.444ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.580ns (28.407%)  route 1.462ns (71.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.026ns = ( 33.946 - 26.920 ) 
    Source Clock Delay      (SCD):    7.689ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.962     7.689    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y30         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y30         FDRE (Prop_fdre_C_Q)         0.456     8.145 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     8.803    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X72Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.927 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.804     9.731    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X67Y28         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.898    33.946    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.623    34.569    
                         clock uncertainty           -0.035    34.534    
    SLICE_X67Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    34.175    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.175    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                 24.444    

Slack (MET) :             24.573ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.580ns (30.323%)  route 1.333ns (69.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.033ns = ( 33.953 - 26.920 ) 
    Source Clock Delay      (SCD):    7.696ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.969     7.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y36         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y36         FDRE (Prop_fdre_C_Q)         0.456     8.152 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     8.810    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X74Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.934 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.675     9.609    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X63Y35         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.905    33.953    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y35         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.623    34.576    
                         clock uncertainty           -0.035    34.541    
    SLICE_X63Y35         FDPE (Recov_fdpe_C_PRE)     -0.359    34.182    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.182    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 24.573    

Slack (MET) :             24.573ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.580ns (30.323%)  route 1.333ns (69.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.033ns = ( 33.953 - 26.920 ) 
    Source Clock Delay      (SCD):    7.696ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.969     7.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y36         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y36         FDRE (Prop_fdre_C_Q)         0.456     8.152 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     8.810    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X74Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.934 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.675     9.609    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X63Y35         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.905    33.953    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y35         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.623    34.576    
                         clock uncertainty           -0.035    34.541    
    SLICE_X63Y35         FDPE (Recov_fdpe_C_PRE)     -0.359    34.182    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.182    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 24.573    

Slack (MET) :             24.594ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.580ns (30.671%)  route 1.311ns (69.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.025ns = ( 33.945 - 26.920 ) 
    Source Clock Delay      (SCD):    7.689ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.962     7.689    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y30         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y30         FDRE (Prop_fdre_C_Q)         0.456     8.145 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     8.803    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X72Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.927 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.653     9.580    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X70Y28         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.897    33.945    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.623    34.568    
                         clock uncertainty           -0.035    34.533    
    SLICE_X70Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    34.174    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.174    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                 24.594    

Slack (MET) :             24.688ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.456ns (26.081%)  route 1.292ns (73.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.023ns = ( 33.943 - 26.920 ) 
    Source Clock Delay      (SCD):    7.689ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.962     7.689    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y28         FDPE (Prop_fdpe_C_Q)         0.456     8.145 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.292     9.438    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X70Y22         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.895    33.943    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism              0.623    34.566    
                         clock uncertainty           -0.035    34.531    
    SLICE_X70Y22         FDCE (Recov_fdce_C_CLR)     -0.405    34.126    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         34.126    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 24.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.741%)  route 0.112ns (44.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     2.397    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y35         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDPE (Prop_fdpe_C_Q)         0.141     2.538 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     2.650    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X61Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.356     3.261    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.849     2.412    
    SLICE_X61Y35         FDCE (Remov_fdce_C_CLR)     -0.092     2.320    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.741%)  route 0.112ns (44.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     2.397    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y35         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDPE (Prop_fdpe_C_Q)         0.141     2.538 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     2.650    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X61Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.356     3.261    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.849     2.412    
    SLICE_X61Y35         FDCE (Remov_fdce_C_CLR)     -0.092     2.320    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.741%)  route 0.112ns (44.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     2.397    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y35         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDPE (Prop_fdpe_C_Q)         0.141     2.538 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     2.650    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X61Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.356     3.261    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.849     2.412    
    SLICE_X61Y35         FDCE (Remov_fdce_C_CLR)     -0.092     2.320    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.741%)  route 0.112ns (44.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     2.397    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y35         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDPE (Prop_fdpe_C_Q)         0.141     2.538 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     2.650    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X61Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.356     3.261    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.849     2.412    
    SLICE_X61Y35         FDCE (Remov_fdce_C_CLR)     -0.092     2.320    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.741%)  route 0.112ns (44.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     2.397    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y35         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDPE (Prop_fdpe_C_Q)         0.141     2.538 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     2.650    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X61Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.356     3.261    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.849     2.412    
    SLICE_X61Y35         FDCE (Remov_fdce_C_CLR)     -0.092     2.320    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.741%)  route 0.112ns (44.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     2.397    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y35         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDPE (Prop_fdpe_C_Q)         0.141     2.538 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     2.650    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X61Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.356     3.261    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.849     2.412    
    SLICE_X61Y35         FDCE (Remov_fdce_C_CLR)     -0.092     2.320    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     2.397    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y35         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDPE (Prop_fdpe_C_Q)         0.141     2.538 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     2.654    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X60Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.356     3.261    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.849     2.412    
    SLICE_X60Y35         FDCE (Remov_fdce_C_CLR)     -0.092     2.320    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     2.397    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y35         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDPE (Prop_fdpe_C_Q)         0.141     2.538 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     2.654    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X60Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.356     3.261    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.849     2.412    
    SLICE_X60Y35         FDCE (Remov_fdce_C_CLR)     -0.092     2.320    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     2.397    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y35         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDPE (Prop_fdpe_C_Q)         0.141     2.538 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     2.654    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X60Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.356     3.261    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.849     2.412    
    SLICE_X60Y35         FDCE (Remov_fdce_C_CLR)     -0.092     2.320    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.318     2.397    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y35         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDPE (Prop_fdpe_C_Q)         0.141     2.538 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     2.654    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X60Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.356     3.261    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.849     2.412    
    SLICE_X60Y35         FDCE (Remov_fdce_C_CLR)     -0.092     2.320    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0_1
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.934ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        7.963ns  (logic 0.419ns (5.262%)  route 7.544ns (94.738%))
  Logic Levels:           0  
  Clock Path Skew:        3.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.941ns = ( 33.861 - 26.920 ) 
    Source Clock Delay      (SCD):    3.349ns = ( 16.809 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.885    16.809    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X93Y84         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y84         FDPE (Prop_fdpe_C_Q)         0.419    17.228 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           7.544    24.772    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.863    33.861    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X4Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.861    
                         clock uncertainty           -0.035    33.826    
    RAMB18_X4Y36         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.540    31.286    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.286    
                         arrival time                         -24.772    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.912ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        7.730ns  (logic 0.456ns (5.899%)  route 7.274ns (94.101%))
  Logic Levels:           0  
  Clock Path Skew:        3.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.936ns = ( 33.856 - 26.920 ) 
    Source Clock Delay      (SCD):    3.351ns = ( 16.811 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.887    16.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X101Y87        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y87        FDPE (Prop_fdpe_C_Q)         0.456    17.267 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           7.274    24.541    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.858    33.856    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X5Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.856    
                         clock uncertainty           -0.035    33.821    
    RAMB18_X5Y34         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.453    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.453    
                         arrival time                         -24.541    
  -------------------------------------------------------------------
                         slack                                  6.912    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        7.189ns  (logic 0.419ns (5.828%)  route 6.770ns (94.172%))
  Logic Levels:           0  
  Clock Path Skew:        3.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.935ns = ( 33.855 - 26.920 ) 
    Source Clock Delay      (SCD):    3.349ns = ( 16.809 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.885    16.809    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X93Y84         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y84         FDPE (Prop_fdpe_C_Q)         0.419    17.228 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           6.770    23.998    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.857    33.855    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.855    
                         clock uncertainty           -0.035    33.820    
    RAMB18_X4Y32         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.543    31.277    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.277    
                         arrival time                         -23.998    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        7.226ns  (logic 0.518ns (7.169%)  route 6.708ns (92.831%))
  Logic Levels:           0  
  Clock Path Skew:        3.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.927ns = ( 33.847 - 26.920 ) 
    Source Clock Delay      (SCD):    3.345ns = ( 16.805 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.881    16.805    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X102Y82        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y82        FDPE (Prop_fdpe_C_Q)         0.518    17.323 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           6.708    24.031    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y30         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.849    33.847    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X5Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.847    
                         clock uncertainty           -0.035    33.812    
    RAMB18_X5Y30         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.444    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.444    
                         arrival time                         -24.031    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             8.379ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        6.267ns  (logic 0.456ns (7.277%)  route 5.811ns (92.723%))
  Logic Levels:           0  
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.012ns = ( 33.932 - 26.920 ) 
    Source Clock Delay      (SCD):    3.423ns = ( 16.883 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.959    16.883    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X80Y80         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDPE (Prop_fdpe_C_Q)         0.456    17.339 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.811    23.149    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y30         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.934    33.932    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.932    
                         clock uncertainty           -0.035    33.897    
    RAMB18_X3Y30         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.529    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.529    
                         arrival time                         -23.149    
  -------------------------------------------------------------------
                         slack                                  8.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.141ns (5.643%)  route 2.358ns (94.357%))
  Logic Levels:           0  
  Clock Path Skew:        2.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.311     1.138    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X80Y80         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.279 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.358     3.636    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y30         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.391     3.256    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X3Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.256    
                         clock uncertainty            0.035     3.292    
    RAMB18_X3Y30         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.703    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.164ns (5.478%)  route 2.830ns (94.522%))
  Logic Levels:           0  
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.283     1.110    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X102Y82        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y82        FDPE (Prop_fdpe_C_Q)         0.164     1.274 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.830     4.104    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y30         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.355     3.220    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X5Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.220    
                         clock uncertainty            0.035     3.256    
    RAMB18_X5Y30         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.667    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.778ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.128ns (3.896%)  route 3.157ns (96.104%))
  Logic Levels:           0  
  Clock Path Skew:        2.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.286     1.113    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X93Y84         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.241 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.157     4.398    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.362     3.227    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.227    
                         clock uncertainty            0.035     3.263    
    RAMB18_X4Y32         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.643     2.620    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.792ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.141ns (4.201%)  route 3.215ns (95.799%))
  Logic Levels:           0  
  Clock Path Skew:        2.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.286     1.113    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X101Y87        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y87        FDPE (Prop_fdpe_C_Q)         0.141     1.254 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.215     4.469    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.365     3.230    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X5Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.230    
                         clock uncertainty            0.035     3.266    
    RAMB18_X5Y34         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.677    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           4.469    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             2.040ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.128ns (3.600%)  route 3.427ns (96.400%))
  Logic Levels:           0  
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.286     1.113    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X93Y84         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.241 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.427     4.668    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.369     3.234    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X4Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.234    
                         clock uncertainty            0.035     3.270    
    RAMB18_X4Y36         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.642     2.628    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.628    
                         arrival time                           4.668    
  -------------------------------------------------------------------
                         slack                                  2.040    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc_imageon_vclk_l
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.964ns  (logic 0.456ns (11.505%)  route 3.508ns (88.495%))
  Logic Levels:           0  
  Clock Path Skew:        1.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.978ns = ( 33.898 - 26.920 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 25.517 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714    25.517    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456    25.973 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          3.508    29.480    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X81Y84         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.900    33.898    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y84         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.271    34.169    
                         clock uncertainty           -0.035    34.134    
    SLICE_X81Y84         FDPE (Recov_fdpe_C_PRE)     -0.359    33.775    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         33.775    
                         arrival time                         -29.480    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.964ns  (logic 0.456ns (11.505%)  route 3.508ns (88.495%))
  Logic Levels:           0  
  Clock Path Skew:        1.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.978ns = ( 33.898 - 26.920 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 25.517 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714    25.517    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456    25.973 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          3.508    29.480    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X81Y84         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.900    33.898    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y84         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.271    34.169    
                         clock uncertainty           -0.035    34.134    
    SLICE_X81Y84         FDPE (Recov_fdpe_C_PRE)     -0.359    33.775    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         33.775    
                         arrival time                         -29.480    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.844ns  (logic 0.456ns (11.863%)  route 3.388ns (88.137%))
  Logic Levels:           0  
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.987ns = ( 33.907 - 26.920 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 25.517 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714    25.517    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456    25.973 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          3.388    29.361    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y54         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.909    33.907    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X62Y54         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/C
                         clock pessimism              0.271    34.178    
                         clock uncertainty           -0.035    34.143    
    SLICE_X62Y54         FDCE (Recov_fdce_C_CLR)     -0.319    33.824    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         33.824    
                         arrival time                         -29.361    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.844ns  (logic 0.456ns (11.863%)  route 3.388ns (88.137%))
  Logic Levels:           0  
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.987ns = ( 33.907 - 26.920 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 25.517 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714    25.517    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456    25.973 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          3.388    29.361    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y54         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.909    33.907    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X62Y54         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/C
                         clock pessimism              0.271    34.178    
                         clock uncertainty           -0.035    34.143    
    SLICE_X62Y54         FDCE (Recov_fdce_C_CLR)     -0.319    33.824    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         33.824    
                         arrival time                         -29.361    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.844ns  (logic 0.456ns (11.863%)  route 3.388ns (88.137%))
  Logic Levels:           0  
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.987ns = ( 33.907 - 26.920 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 25.517 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714    25.517    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456    25.973 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          3.388    29.361    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y54         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.909    33.907    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X62Y54         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/C
                         clock pessimism              0.271    34.178    
                         clock uncertainty           -0.035    34.143    
    SLICE_X62Y54         FDCE (Recov_fdce_C_CLR)     -0.319    33.824    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         33.824    
                         arrival time                         -29.361    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.844ns  (logic 0.456ns (11.863%)  route 3.388ns (88.137%))
  Logic Levels:           0  
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.987ns = ( 33.907 - 26.920 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 25.517 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714    25.517    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456    25.973 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          3.388    29.361    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y54         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.909    33.907    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X62Y54         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/C
                         clock pessimism              0.271    34.178    
                         clock uncertainty           -0.035    34.143    
    SLICE_X62Y54         FDCE (Recov_fdce_C_CLR)     -0.319    33.824    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         33.824    
                         arrival time                         -29.361    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.658ns  (logic 0.456ns (12.465%)  route 3.202ns (87.535%))
  Logic Levels:           0  
  Clock Path Skew:        1.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.982ns = ( 33.902 - 26.920 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 25.517 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714    25.517    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456    25.973 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          3.202    29.175    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X81Y89         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.904    33.902    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.271    34.173    
                         clock uncertainty           -0.035    34.138    
    SLICE_X81Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    33.779    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         33.779    
                         arrival time                         -29.175    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.658ns  (logic 0.456ns (12.465%)  route 3.202ns (87.535%))
  Logic Levels:           0  
  Clock Path Skew:        1.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.982ns = ( 33.902 - 26.920 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 25.517 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714    25.517    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456    25.973 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          3.202    29.175    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X81Y89         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.904    33.902    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.271    34.173    
                         clock uncertainty           -0.035    34.138    
    SLICE_X81Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    33.779    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         33.779    
                         arrival time                         -29.175    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.658ns  (logic 0.456ns (12.465%)  route 3.202ns (87.535%))
  Logic Levels:           0  
  Clock Path Skew:        1.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.982ns = ( 33.902 - 26.920 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 25.517 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714    25.517    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456    25.973 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          3.202    29.175    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X81Y89         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.904    33.902    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.271    34.173    
                         clock uncertainty           -0.035    34.138    
    SLICE_X81Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    33.779    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         33.779    
                         arrival time                         -29.175    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc_imageon_vclk_l rise@20.190ns)
  Data Path Delay:        3.569ns  (logic 0.456ns (12.776%)  route 3.113ns (87.224%))
  Logic Levels:           0  
  Clock Path Skew:        1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.986ns = ( 33.906 - 26.920 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 25.517 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.714    25.517    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456    25.973 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          3.113    29.086    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X63Y57         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.908    33.906    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X63Y57         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/C
                         clock pessimism              0.271    34.177    
                         clock uncertainty           -0.035    34.142    
    SLICE_X63Y57         FDCE (Recov_fdce_C_CLR)     -0.405    33.737    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg
  -------------------------------------------------------------------
                         required time                         33.737    
                         arrival time                         -29.086    
  -------------------------------------------------------------------
                         slack                                  4.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.141ns (9.947%)  route 1.276ns (90.053%))
  Logic Levels:           0  
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.579     1.663    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.804 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.276     3.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y56         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.359     3.224    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X62Y56         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/C
                         clock pessimism             -0.387     2.837    
    SLICE_X62Y56         FDCE (Remov_fdce_C_CLR)     -0.067     2.770    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.141ns (9.947%)  route 1.276ns (90.053%))
  Logic Levels:           0  
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.579     1.663    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.804 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.276     3.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y56         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.359     3.224    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X62Y56         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/C
                         clock pessimism             -0.387     2.837    
    SLICE_X62Y56         FDCE (Remov_fdce_C_CLR)     -0.067     2.770    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.141ns (9.947%)  route 1.276ns (90.053%))
  Logic Levels:           0  
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.579     1.663    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.804 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.276     3.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y56         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.359     3.224    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X62Y56         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/C
                         clock pessimism             -0.387     2.837    
    SLICE_X62Y56         FDCE (Remov_fdce_C_CLR)     -0.067     2.770    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.141ns (9.947%)  route 1.276ns (90.053%))
  Logic Levels:           0  
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.579     1.663    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.804 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.276     3.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y56         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.359     3.224    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X62Y56         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/C
                         clock pessimism             -0.387     2.837    
    SLICE_X62Y56         FDCE (Remov_fdce_C_CLR)     -0.067     2.770    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.141ns (9.583%)  route 1.330ns (90.417%))
  Logic Levels:           0  
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.579     1.663    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.804 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.330     3.134    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y55         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.359     3.224    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X62Y55         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/C
                         clock pessimism             -0.387     2.837    
    SLICE_X62Y55         FDCE (Remov_fdce_C_CLR)     -0.067     2.770    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.141ns (9.583%)  route 1.330ns (90.417%))
  Logic Levels:           0  
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.579     1.663    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.804 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.330     3.134    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y55         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.359     3.224    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X62Y55         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/C
                         clock pessimism             -0.387     2.837    
    SLICE_X62Y55         FDCE (Remov_fdce_C_CLR)     -0.067     2.770    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.141ns (9.583%)  route 1.330ns (90.417%))
  Logic Levels:           0  
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.579     1.663    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.804 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.330     3.134    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y55         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.359     3.224    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X62Y55         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/C
                         clock pessimism             -0.387     2.837    
    SLICE_X62Y55         FDCE (Remov_fdce_C_CLR)     -0.067     2.770    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.141ns (9.583%)  route 1.330ns (90.417%))
  Logic Levels:           0  
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.579     1.663    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.804 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.330     3.134    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y55         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.359     3.224    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X62Y55         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/C
                         clock pessimism             -0.387     2.837    
    SLICE_X62Y55         FDCE (Remov_fdce_C_CLR)     -0.067     2.770    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.141ns (9.538%)  route 1.337ns (90.462%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.579     1.663    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.804 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.337     3.141    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y57         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.358     3.223    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X62Y57         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/C
                         clock pessimism             -0.387     2.836    
    SLICE_X62Y57         FDCE (Remov_fdce_C_CLR)     -0.067     2.769    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_l  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_l rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.141ns (9.538%)  route 1.337ns (90.462%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_l rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.579     1.663    fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.804 f  fmc_imageon_gs_i/rst_processing_system7_0_149M_L/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=76, routed)          1.337     3.141    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X62Y57         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.358     3.223    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_l
    SLICE_X62Y57         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/C
                         clock pessimism             -0.387     2.836    
    SLICE_X62Y57         FDCE (Remov_fdce_C_CLR)     -0.067     2.769    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.372    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.529ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.456ns (15.831%)  route 2.424ns (84.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 33.811 - 26.920 ) 
    Source Clock Delay      (SCD):    7.629ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.953     7.629    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X83Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.456     8.085 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.424    10.510    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X99Y72         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.813    33.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y72         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.623    34.433    
                         clock uncertainty           -0.035    34.398    
    SLICE_X99Y72         FDPE (Recov_fdpe_C_PRE)     -0.359    34.039    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         34.039    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                 23.529    

Slack (MET) :             23.529ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.456ns (15.831%)  route 2.424ns (84.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 33.811 - 26.920 ) 
    Source Clock Delay      (SCD):    7.629ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.953     7.629    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X83Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.456     8.085 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.424    10.510    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X99Y72         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.813    33.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y72         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.623    34.433    
                         clock uncertainty           -0.035    34.398    
    SLICE_X99Y72         FDPE (Recov_fdpe_C_PRE)     -0.359    34.039    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         34.039    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                 23.529    

Slack (MET) :             23.529ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.456ns (15.831%)  route 2.424ns (84.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 33.811 - 26.920 ) 
    Source Clock Delay      (SCD):    7.629ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.953     7.629    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X83Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.456     8.085 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.424    10.510    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X99Y72         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.813    33.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y72         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.623    34.433    
                         clock uncertainty           -0.035    34.398    
    SLICE_X99Y72         FDPE (Recov_fdpe_C_PRE)     -0.359    34.039    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         34.039    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                 23.529    

Slack (MET) :             23.529ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.456ns (15.831%)  route 2.424ns (84.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 33.811 - 26.920 ) 
    Source Clock Delay      (SCD):    7.629ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.953     7.629    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X83Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.456     8.085 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.424    10.510    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X99Y72         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.813    33.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y72         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.623    34.433    
                         clock uncertainty           -0.035    34.398    
    SLICE_X99Y72         FDPE (Recov_fdpe_C_PRE)     -0.359    34.039    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         34.039    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                 23.529    

Slack (MET) :             23.529ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.456ns (15.831%)  route 2.424ns (84.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 33.811 - 26.920 ) 
    Source Clock Delay      (SCD):    7.629ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.953     7.629    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X83Y73         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.456     8.085 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.424    10.510    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X99Y72         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.813    33.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y72         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.623    34.433    
                         clock uncertainty           -0.035    34.398    
    SLICE_X99Y72         FDPE (Recov_fdpe_C_PRE)     -0.359    34.039    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         34.039    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                 23.529    

Slack (MET) :             24.250ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.456ns (21.427%)  route 1.672ns (78.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.823ns = ( 33.743 - 26.920 ) 
    Source Clock Delay      (SCD):    7.547ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.871     7.547    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDPE (Prop_fdpe_C_Q)         0.456     8.003 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.672     9.675    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X106Y75        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.745    33.743    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X106Y75        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                         clock pessimism              0.623    34.365    
                         clock uncertainty           -0.035    34.330    
    SLICE_X106Y75        FDCE (Recov_fdce_C_CLR)     -0.405    33.925    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]
  -------------------------------------------------------------------
                         required time                         33.925    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                 24.250    

Slack (MET) :             24.254ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.456ns (21.471%)  route 1.668ns (78.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.823ns = ( 33.743 - 26.920 ) 
    Source Clock Delay      (SCD):    7.547ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.871     7.547    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDPE (Prop_fdpe_C_Q)         0.456     8.003 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.668     9.671    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X107Y75        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.745    33.743    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y75        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                         clock pessimism              0.623    34.365    
                         clock uncertainty           -0.035    34.330    
    SLICE_X107Y75        FDCE (Recov_fdce_C_CLR)     -0.405    33.925    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]
  -------------------------------------------------------------------
                         required time                         33.925    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                 24.254    

Slack (MET) :             24.254ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.456ns (21.471%)  route 1.668ns (78.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.823ns = ( 33.743 - 26.920 ) 
    Source Clock Delay      (SCD):    7.547ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.871     7.547    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDPE (Prop_fdpe_C_Q)         0.456     8.003 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.668     9.671    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X107Y75        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.745    33.743    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y75        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                         clock pessimism              0.623    34.365    
                         clock uncertainty           -0.035    34.330    
    SLICE_X107Y75        FDCE (Recov_fdce_C_CLR)     -0.405    33.925    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         33.925    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                 24.254    

Slack (MET) :             24.254ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.456ns (21.471%)  route 1.668ns (78.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.823ns = ( 33.743 - 26.920 ) 
    Source Clock Delay      (SCD):    7.547ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.871     7.547    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDPE (Prop_fdpe_C_Q)         0.456     8.003 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.668     9.671    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X107Y75        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.745    33.743    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y75        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                         clock pessimism              0.623    34.365    
                         clock uncertainty           -0.035    34.330    
    SLICE_X107Y75        FDCE (Recov_fdce_C_CLR)     -0.405    33.925    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         33.925    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                 24.254    

Slack (MET) :             24.479ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.642ns (31.746%)  route 1.380ns (68.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.888ns = ( 33.808 - 26.920 ) 
    Source Clock Delay      (SCD):    7.549ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.873     7.549    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y73         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDPE (Prop_fdpe_C_Q)         0.518     8.067 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.835     8.903    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X99Y74         LUT2 (Prop_lut2_I0_O)        0.124     9.027 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.545     9.572    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X101Y74        FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.810    33.808    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.638    34.445    
                         clock uncertainty           -0.035    34.410    
    SLICE_X101Y74        FDPE (Recov_fdpe_C_PRE)     -0.359    34.051    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.051    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                 24.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.592%)  route 0.132ns (48.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.316     2.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y87         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDPE (Prop_fdpe_C_Q)         0.141     2.494 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     2.627    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X82Y87         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.351     3.216    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.843     2.373    
    SLICE_X82Y87         FDCE (Remov_fdce_C_CLR)     -0.067     2.306    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.592%)  route 0.132ns (48.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.316     2.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y87         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDPE (Prop_fdpe_C_Q)         0.141     2.494 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     2.627    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X82Y87         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.351     3.216    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.843     2.373    
    SLICE_X82Y87         FDCE (Remov_fdce_C_CLR)     -0.067     2.306    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.592%)  route 0.132ns (48.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.316     2.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y87         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDPE (Prop_fdpe_C_Q)         0.141     2.494 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     2.627    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X82Y87         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.351     3.216    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.843     2.373    
    SLICE_X82Y87         FDCE (Remov_fdce_C_CLR)     -0.067     2.306    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.592%)  route 0.132ns (48.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.316     2.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y87         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDPE (Prop_fdpe_C_Q)         0.141     2.494 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     2.627    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X82Y87         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.351     3.216    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.843     2.373    
    SLICE_X82Y87         FDCE (Remov_fdce_C_CLR)     -0.067     2.306    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.039%)  route 0.187ns (56.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.276     2.313    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDPE (Prop_fdpe_C_Q)         0.141     2.454 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.187     2.641    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X100Y71        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.314     3.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y71        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.849     2.330    
    SLICE_X100Y71        FDCE (Remov_fdce_C_CLR)     -0.067     2.263    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.039%)  route 0.187ns (56.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.276     2.313    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDPE (Prop_fdpe_C_Q)         0.141     2.454 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.187     2.641    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X100Y71        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.314     3.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y71        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism             -0.849     2.330    
    SLICE_X100Y71        FDCE (Remov_fdce_C_CLR)     -0.067     2.263    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.039%)  route 0.187ns (56.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.276     2.313    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDPE (Prop_fdpe_C_Q)         0.141     2.454 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.187     2.641    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X100Y71        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.314     3.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y71        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.849     2.330    
    SLICE_X100Y71        FDCE (Remov_fdce_C_CLR)     -0.067     2.263    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.039%)  route 0.187ns (56.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.276     2.313    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDPE (Prop_fdpe_C_Q)         0.141     2.454 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.187     2.641    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X100Y71        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.314     3.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y71        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                         clock pessimism             -0.849     2.330    
    SLICE_X100Y71        FDCE (Remov_fdce_C_CLR)     -0.067     2.263    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.039%)  route 0.187ns (56.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.276     2.313    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDPE (Prop_fdpe_C_Q)         0.141     2.454 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.187     2.641    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X100Y71        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.314     3.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y71        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                         clock pessimism             -0.849     2.330    
    SLICE_X100Y71        FDCE (Remov_fdce_C_CLR)     -0.067     2.263    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.039%)  route 0.187ns (56.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.276     2.313    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y74        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y74        FDPE (Prop_fdpe_C_Q)         0.141     2.454 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.187     2.641    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X100Y71        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=3186, routed)        0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.314     3.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y71        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/C
                         clock pessimism             -0.849     2.330    
    SLICE_X100Y71        FDCE (Remov_fdce_C_CLR)     -0.067     2.263    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.378    





