#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Jan 22 08:33:24 2018
# Process ID: 10720
# Current directory: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3036 C:\Users\geirj\OneDrive - Universitetet i Agder\Documents\ELE112\LAB_5\LAB_5\LAB_5.xpr
# Log file: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/vivado.log
# Journal file: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.xpr}
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'LAB_5.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 816.824 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 832.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 832.344 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 832.344 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 24 elements ; expected 25 [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:139]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ele112_lab_5_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 847.625 ; gain = 3.586
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 857.789 ; gain = 0.000
run 300 us
run 300 us
run 300 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 857.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 857.789 ; gain = 0.000
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
ERROR: [VRFC 10-1412] syntax error near ' [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:131]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:51]
INFO: [VRFC 10-240] VHDL file C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 857.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 857.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
ERROR: [VRFC 10-1412] syntax error near SCLK_IN [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:132]
ERROR: [VRFC 10-704] formal l has no actual or default value [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:131]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:51]
INFO: [VRFC 10-240] VHDL file C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 859.336 ; gain = 0.898
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 860.652 ; gain = 0.047
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 862.563 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 863.715 ; gain = 0.625
run 300 us
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 866.199 ; gain = 1.363
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 870.629 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 873.406 ; gain = 0.477
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
ERROR: [VRFC 10-1412] syntax error near ' [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:104]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:51]
INFO: [VRFC 10-240] VHDL file C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 879.320 ; gain = 1.301
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 884.984 ; gain = 0.359
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 890.090 ; gain = 0.746
run 300 ns
run 300 ns
run 300 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 892.703 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 894.738 ; gain = 0.320
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 899.582 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 3000 ns
run 3000 ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: ELE112_LAB_5
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 991.809 ; gain = 88.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ELE112_LAB_5' [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:51]
	Parameter N bound to: 8 - type: integer 
	Parameter TS bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:86]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:81]
WARNING: [Synth 8-614] signal 'MODE' is read in the process but is not in the sensitivity list [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:102]
WARNING: [Synth 8-614] signal 'STARTED' is read in the process but is not in the sensitivity list [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:132]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ele112_UpDownCounter' declared at 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd:35' bound to instance 'Counter_n' of component 'ele112_UpDownCounter' [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:139]
INFO: [Synth 8-638] synthesizing module 'ele112_UpDownCounter' [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd:45]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ele112_UpDownCounter' (1#1) [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd:45]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ele112_regn' declared at 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd:25' bound to instance 'X_DATA_REG' of component 'ele112_regn' [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:141]
INFO: [Synth 8-638] synthesizing module 'ele112_regn' [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd:33]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ele112_regn' (2#1) [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd:33]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ele112_regn' declared at 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd:25' bound to instance 'Y_DATA_REG' of component 'ele112_regn' [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:143]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ele112_regn' declared at 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd:25' bound to instance 'Z_DATA_REG' of component 'ele112_regn' [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:145]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'ELE112_shiftlne' declared at 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd:34' bound to instance 'SPI_SHIFT_REG' of component 'ELE112_shiftlne' [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:147]
INFO: [Synth 8-638] synthesizing module 'ELE112_shiftlne' [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd:44]
	Parameter N bound to: 24 - type: integer 
WARNING: [Synth 8-614] signal 'R' is read in the process but is not in the sensitivity list [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ELE112_shiftlne' (3#1) [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element LS_reg was removed.  [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:104]
WARNING: [Synth 8-3848] Net LED in module/entity ELE112_LAB_5 does not have driver. [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ELE112_LAB_5' (4#1) [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:51]
WARNING: [Synth 8-3331] design ele112_UpDownCounter has unconnected port clear
WARNING: [Synth 8-3331] design ELE112_LAB_5 has unconnected port LED[7]
WARNING: [Synth 8-3331] design ELE112_LAB_5 has unconnected port LED[6]
WARNING: [Synth 8-3331] design ELE112_LAB_5 has unconnected port LED[5]
WARNING: [Synth 8-3331] design ELE112_LAB_5 has unconnected port LED[4]
WARNING: [Synth 8-3331] design ELE112_LAB_5 has unconnected port LED[3]
WARNING: [Synth 8-3331] design ELE112_LAB_5 has unconnected port LED[2]
WARNING: [Synth 8-3331] design ELE112_LAB_5 has unconnected port LED[1]
WARNING: [Synth 8-3331] design ELE112_LAB_5 has unconnected port LED[0]
WARNING: [Synth 8-3331] design ELE112_LAB_5 has unconnected port LED_sel[1]
WARNING: [Synth 8-3331] design ELE112_LAB_5 has unconnected port LED_sel[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1041.359 ; gain = 137.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1041.359 ; gain = 137.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1360.656 ; gain = 457.246
18 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1360.656 ; gain = 457.246
launch_runs synth_1 -jobs 4
[Mon Jan 22 14:51:36 2018] Launched synth_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Jan 22 14:57:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1360.656 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1360.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj ELE112_LAB_5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE112_LAB_5
INFO: [VRFC 10-311] analyzing module ELE112_shiftlne
INFO: [VRFC 10-311] analyzing module ele112_UpDownCounter
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ELE112_LAB_5_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ELE112_LAB_5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ele112_UpDownCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.OBUFT
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.SRL16E(IS_CLK_INVERTED=1'b1)
Compiling module xil_defaultlib.ELE112_shiftlne
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.ELE112_LAB_5
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_time_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_time_impl -key {Post-Implementation:sim_1:Timing:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1835.109 ; gain = 3.203
run 3000 ns
run 3000 ns
run 3000 ns
run 3000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
run 3000 ns
current_sim simulation_23
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/ELE112_LAB_5_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1839.422 ; gain = 0.000
run 3000 ns
run 3000 ns
run 3000 ns
run 3000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
run 3000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/ELE112_LAB_5_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1839.422 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
run 3000 ns
run 3000 ns
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
current_sim simulation_24
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj ELE112_LAB_5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE112_LAB_5
INFO: [VRFC 10-311] analyzing module ELE112_shiftlne
INFO: [VRFC 10-311] analyzing module ele112_UpDownCounter
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ELE112_LAB_5_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ELE112_LAB_5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ele112_UpDownCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.OBUFT
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.SRL16E(IS_CLK_INVERTED=1'b1)
Compiling module xil_defaultlib.ELE112_shiftlne
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.ELE112_LAB_5
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_time_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_time_impl -key {Post-Implementation:sim_1:Timing:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1844.973 ; gain = 5.148
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jan 22 15:29:51 2018] Launched synth_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 4
[Mon Jan 22 15:30:34 2018] Launched impl_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1844.973 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1844.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj ELE112_LAB_5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE112_LAB_5
INFO: [VRFC 10-311] analyzing module ELE112_shiftlne
INFO: [VRFC 10-311] analyzing module ele112_UpDownCounter
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ELE112_LAB_5_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ELE112_LAB_5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ele112_UpDownCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.SRL16E(IS_CLK_INVERTED=1'b1)
Compiling module xil_defaultlib.ELE112_shiftlne
Compiling module xil_defaultlib.ELE112_LAB_5
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_time_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1870.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_time_impl -key {Post-Implementation:sim_1:Timing:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1870.609 ; gain = 11.918
run 3000 ns
run 3000 ns
run 3000 ns
run 3000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
run 3000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
run 3000 ns
run 3000 ns
run 3000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 22 15:58:54 2018...
