sv xpm --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/d0f7" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog blk_mem_gen_v8_4_4 --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/d0f7" \
"../../../../project_2.gen/sources_1/bd/TP3/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/d0f7" \
"../../../bd/TP3/ip/TP3_lmb_bram_0/sim/TP3_lmb_bram_0.v" \

verilog generic_baseblocks_v2_1_0 --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/d0f7" \
"../../../../project_2.gen/sources_1/bd/TP3/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_infrastructure_v1_1_0 --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/d0f7" \
"../../../../project_2.gen/sources_1/bd/TP3/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_22 --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/d0f7" \
"../../../../project_2.gen/sources_1/bd/TP3/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_5 --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/d0f7" \
"../../../../project_2.gen/sources_1/bd/TP3/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
"../../../../project_2.gen/sources_1/bd/TP3/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_21 --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/d0f7" \
"../../../../project_2.gen/sources_1/bd/TP3/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_23 --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/d0f7" \
"../../../../project_2.gen/sources_1/bd/TP3/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/TP3/ipshared/d0f7" \
"../../../bd/TP3/ip/TP3_xbar_0/sim/TP3_xbar_0.v" \
"../../../bd/TP3/ip/TP3_clk_wiz_1_0/TP3_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/TP3/ip/TP3_clk_wiz_1_0/TP3_clk_wiz_1_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
