// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "01/23/2017 20:34:29"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab_exam_1 (
	clock_50,
	SW,
	KEY,
	ADC_DA,
	ADC_DB,
	LEDG,
	LEDR,
	DAC_DA,
	DAC_DB,
	ADC_CLK_A,
	ADC_CLK_B,
	ADC_OEB_A,
	ADC_OEB_B,
	DAC_CLK_A,
	DAC_CLK_B,
	DAC_MODE,
	DAC_WRT_A,
	DAC_WRT_B,
	srrc_out,
	srrc_input,
	i_sym,
	sys_clk,
	sam_clk_ena,
	sym_clk_ena);
input 	clock_50;
input 	[17:0] SW;
input 	[3:0] KEY;
input 	[13:0] ADC_DA;
input 	[13:0] ADC_DB;
output 	[3:0] LEDG;
output 	[17:0] LEDR;
output 	[13:0] DAC_DA;
output 	[13:0] DAC_DB;
output 	ADC_CLK_A;
output 	ADC_CLK_B;
output 	ADC_OEB_A;
output 	ADC_OEB_B;
output 	DAC_CLK_A;
output 	DAC_CLK_B;
output 	DAC_MODE;
output 	DAC_WRT_A;
output 	DAC_WRT_B;
output 	[17:0] srrc_out;
output 	[17:0] srrc_input;
output 	[1:0] i_sym;
output 	sys_clk;
output 	sam_clk_ena;
output 	sym_clk_ena;

// Design Ports Information
// srrc_input[0]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[1]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[2]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[3]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[5]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[6]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[7]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[8]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[9]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[10]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[11]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[12]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[13]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[14]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[15]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[16]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_input[17]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_sym[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_sym[1]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sym_clk_ena	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sam_clk_ena	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[0]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[1]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[2]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[3]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[4]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[5]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[6]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[7]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[8]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[9]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[10]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[11]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[12]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[13]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[0]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[1]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[2]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[3]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[4]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[5]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[6]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[7]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[8]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[9]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[10]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[11]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[12]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[13]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_CLK_A	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_CLK_B	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_OEB_A	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_OEB_B	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_CLK_A	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_CLK_B	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_MODE	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_WRT_A	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_WRT_B	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[0]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[1]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[2]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[3]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[4]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[6]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[7]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[8]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[9]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[10]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[11]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[12]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[13]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[14]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[15]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[16]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srrc_out[17]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[0]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[2]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[3]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[4]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[5]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[6]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[7]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[8]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[9]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[10]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[11]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[12]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[13]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[0]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[1]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[2]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[3]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[4]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[5]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[6]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[7]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[8]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[9]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[10]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[11]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[12]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[13]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab_exam_1_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~dataout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT7 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT8 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT9 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT10 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT11 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT12 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT13 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT14 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT15 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT16 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT17 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~0 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~1 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~dataout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~dataout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT7 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT8 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT9 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT10 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT11 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT12 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT13 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT14 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT15 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT16 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT17 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~0 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~1 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~dataout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~dataout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT7 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT8 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT9 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT10 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT11 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT12 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT13 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT14 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT15 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT16 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT17 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~0 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~1 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~dataout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~dataout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT7 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT8 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT9 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT10 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT11 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT12 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT13 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT14 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT15 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT16 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT17 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~0 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~1 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~dataout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \ADC_DB[0]~input_o ;
wire \ADC_DB[1]~input_o ;
wire \ADC_DB[2]~input_o ;
wire \ADC_DB[3]~input_o ;
wire \ADC_DB[4]~input_o ;
wire \ADC_DB[5]~input_o ;
wire \ADC_DB[6]~input_o ;
wire \ADC_DB[7]~input_o ;
wire \ADC_DB[8]~input_o ;
wire \ADC_DB[9]~input_o ;
wire \ADC_DB[10]~input_o ;
wire \ADC_DB[11]~input_o ;
wire \ADC_DB[12]~input_o ;
wire \ADC_DB[13]~input_o ;
wire \registered_ADC_B[0]~feeder_combout ;
wire \registered_ADC_B[2]~feeder_combout ;
wire \registered_ADC_B[3]~feeder_combout ;
wire \registered_ADC_B[4]~feeder_combout ;
wire \registered_ADC_B[5]~feeder_combout ;
wire \registered_ADC_B[6]~feeder_combout ;
wire \registered_ADC_B[7]~feeder_combout ;
wire \registered_ADC_B[8]~feeder_combout ;
wire \registered_ADC_B[9]~feeder_combout ;
wire \registered_ADC_B[10]~feeder_combout ;
wire \registered_ADC_B[11]~feeder_combout ;
wire \registered_ADC_B[12]~feeder_combout ;
wire \registered_ADC_B[13]~feeder_combout ;
wire \SRRC_test|input_to_filter_1s17[0]~output_o ;
wire \SRRC_test|input_to_filter_1s17[1]~output_o ;
wire \SRRC_test|input_to_filter_1s17[2]~output_o ;
wire \SRRC_test|input_to_filter_1s17[3]~output_o ;
wire \SRRC_test|input_to_filter_1s17[4]~output_o ;
wire \SRRC_test|input_to_filter_1s17[5]~output_o ;
wire \SRRC_test|input_to_filter_1s17[6]~output_o ;
wire \SRRC_test|input_to_filter_1s17[7]~output_o ;
wire \SRRC_test|input_to_filter_1s17[8]~output_o ;
wire \SRRC_test|input_to_filter_1s17[9]~output_o ;
wire \SRRC_test|input_to_filter_1s17[10]~output_o ;
wire \SRRC_test|input_to_filter_1s17[11]~output_o ;
wire \SRRC_test|input_to_filter_1s17[12]~output_o ;
wire \SRRC_test|input_to_filter_1s17[13]~output_o ;
wire \SRRC_test|input_to_filter_1s17[14]~output_o ;
wire \SRRC_test|input_to_filter_1s17[15]~output_o ;
wire \SRRC_test|input_to_filter_1s17[16]~output_o ;
wire \SRRC_test|input_to_filter_1s17[17]~output_o ;
wire \SRRC_test|lfsr_value[0]~output_o ;
wire \SRRC_test|lfsr_value[1]~output_o ;
wire \SRRC_test|symbol_clk_ena~output_o ;
wire \SRRC_test|sample_clk_ena~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[16]~output_o ;
wire \LEDR[17]~output_o ;
wire \DAC_DA[0]~output_o ;
wire \DAC_DA[1]~output_o ;
wire \DAC_DA[2]~output_o ;
wire \DAC_DA[3]~output_o ;
wire \DAC_DA[4]~output_o ;
wire \DAC_DA[5]~output_o ;
wire \DAC_DA[6]~output_o ;
wire \DAC_DA[7]~output_o ;
wire \DAC_DA[8]~output_o ;
wire \DAC_DA[9]~output_o ;
wire \DAC_DA[10]~output_o ;
wire \DAC_DA[11]~output_o ;
wire \DAC_DA[12]~output_o ;
wire \DAC_DA[13]~output_o ;
wire \DAC_DB[0]~output_o ;
wire \DAC_DB[1]~output_o ;
wire \DAC_DB[2]~output_o ;
wire \DAC_DB[3]~output_o ;
wire \DAC_DB[4]~output_o ;
wire \DAC_DB[5]~output_o ;
wire \DAC_DB[6]~output_o ;
wire \DAC_DB[7]~output_o ;
wire \DAC_DB[8]~output_o ;
wire \DAC_DB[9]~output_o ;
wire \DAC_DB[10]~output_o ;
wire \DAC_DB[11]~output_o ;
wire \DAC_DB[12]~output_o ;
wire \DAC_DB[13]~output_o ;
wire \ADC_CLK_A~output_o ;
wire \ADC_CLK_B~output_o ;
wire \ADC_OEB_A~output_o ;
wire \ADC_OEB_B~output_o ;
wire \DAC_CLK_A~output_o ;
wire \DAC_CLK_B~output_o ;
wire \DAC_MODE~output_o ;
wire \DAC_WRT_A~output_o ;
wire \DAC_WRT_B~output_o ;
wire \srrc_out[0]~output_o ;
wire \srrc_out[1]~output_o ;
wire \srrc_out[2]~output_o ;
wire \srrc_out[3]~output_o ;
wire \srrc_out[4]~output_o ;
wire \srrc_out[5]~output_o ;
wire \srrc_out[6]~output_o ;
wire \srrc_out[7]~output_o ;
wire \srrc_out[8]~output_o ;
wire \srrc_out[9]~output_o ;
wire \srrc_out[10]~output_o ;
wire \srrc_out[11]~output_o ;
wire \srrc_out[12]~output_o ;
wire \srrc_out[13]~output_o ;
wire \srrc_out[14]~output_o ;
wire \srrc_out[15]~output_o ;
wire \srrc_out[16]~output_o ;
wire \srrc_out[17]~output_o ;
wire \sys_clk~output_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SRRC_test|sig_in~1_combout ;
wire \SW[0]~input_o ;
wire \SRRC_test|clock_50~input_o ;
wire \SRRC_test|clock_50~inputclkctrl_outclk ;
wire \SRRC_test|cb1|counter[0]~14_combout ;
wire \SRRC_test|cb1|counter[0]~clkctrl_outclk ;
wire \KEY[3]~input_o ;
wire \SRRC_test|mlfsr|q~12_combout ;
wire \SRRC_test|cb1|counter[1]~5_cout ;
wire \SRRC_test|cb1|counter[1]~6_combout ;
wire \SRRC_test|cb1|counter[1]~7 ;
wire \SRRC_test|cb1|counter[2]~8_combout ;
wire \SRRC_test|cb1|Equal1~1_combout ;
wire \SRRC_test|mlfsr|q~10_combout ;
wire \SRRC_test|mlfsr|q~8_combout ;
wire \SRRC_test|mlfsr|q~6_combout ;
wire \SRRC_test|mlfsr|q~2_combout ;
wire \SRRC_test|mlfsr|q~21_combout ;
wire \SRRC_test|mlfsr|q~20_combout ;
wire \SRRC_test|mlfsr|q~19_combout ;
wire \SRRC_test|mlfsr|q~18_combout ;
wire \SRRC_test|mlfsr|q~17_combout ;
wire \SRRC_test|mlfsr|q~16_combout ;
wire \SRRC_test|mlfsr|q~15_combout ;
wire \SRRC_test|mlfsr|q~14_combout ;
wire \SRRC_test|mlfsr|q~13_combout ;
wire \SRRC_test|mlfsr|q~11_combout ;
wire \SRRC_test|mlfsr|q~9_combout ;
wire \SRRC_test|mlfsr|q~7_combout ;
wire \SRRC_test|mlfsr|q~3_combout ;
wire \SRRC_test|mlfsr|q~4_combout ;
wire \SRRC_test|mlfsr|q~5_combout ;
wire \SRRC_test|mlfsr|q~0_combout ;
wire \SRRC_test|mlfsr|q[0]~feeder_combout ;
wire \SRRC_test|mlfsr|q~1_combout ;
wire \SRRC_test|Mux15~0_combout ;
wire \SRRC_test|sig_in~0_combout ;
wire \SRRC_test|sig_in~2_combout ;
wire \SRRC_test|Mux15~2_combout ;
wire \SRRC_test|Mux15~1_combout ;
wire \SRRC_test|Mux15~3_combout ;
wire \SRRC_test|sig_in~3_combout ;
wire \SRRC_test|cb1|counter[2]~9 ;
wire \SRRC_test|cb1|counter[3]~10_combout ;
wire \SRRC_test|cb1|counter[3]~11 ;
wire \SRRC_test|cb1|counter[4]~12_combout ;
wire \SRRC_test|cb1|Equal1~0_combout ;
wire \SRRC_test|sig_in~4_combout ;
wire \SRRC_test|Mux15~4_combout ;
wire \SRRC_test|Mux15~5_combout ;
wire \SRRC_test|Mux15~6_combout ;
wire \SRRC_test|sig_in~5_combout ;
wire \SRRC_test|sig_in~6_combout ;
wire \SRRC_test|sig_in~7_combout ;
wire \SRRC_test|sig_in~8_combout ;
wire \SRRC_test|sig_in~9_combout ;
wire \SRRC_test|Mux15~7_combout ;
wire \SRRC_test|Mux15~8_combout ;
wire \SRRC_test|sig_in~10_combout ;
wire \SRRC_test|sig_in~11_combout ;
wire \SRRC_test|sig_in~12_combout ;
wire \SRRC_test|Mux15~9_combout ;
wire \SRRC_test|Mux15~10_combout ;
wire \SRRC_test|sig_in~13_combout ;
wire \SRRC_test|Mux15~11_combout ;
wire \SRRC_test|Mux15~12_combout ;
wire \SRRC_test|sig_in~14_combout ;
wire \SRRC_test|Mux15~13_combout ;
wire \SRRC_test|Mux15~14_combout ;
wire \SRRC_test|sig_in~15_combout ;
wire \SRRC_test|Mux15~15_combout ;
wire \SRRC_test|Mux15~16_combout ;
wire \SRRC_test|sig_in~16_combout ;
wire \SRRC_test|Mux15~17_combout ;
wire \SRRC_test|Mux15~18_combout ;
wire \SRRC_test|sig_in~17_combout ;
wire \SRRC_test|Mux15~19_combout ;
wire \SRRC_test|Mux15~20_combout ;
wire \SRRC_test|sig_in~18_combout ;
wire \SRRC_test|Mux15~21_combout ;
wire \SRRC_test|Mux15~22_combout ;
wire \SRRC_test|Mux15~23_combout ;
wire \SRRC_test|sig_in~19_combout ;
wire \SRRC_test|Mux15~24_combout ;
wire \SRRC_test|Mux15~25_combout ;
wire \SRRC_test|sig_in~20_combout ;
wire \SRRC_test|sig_in~21_combout ;
wire \SRRC_test|sig_in~22_combout ;
wire \SRRC_test|sig_in~23_combout ;
wire \SRRC_test|sig_in~24_combout ;
wire \SRRC_test|sig_in~25_combout ;
wire \SRRC_test|sig_in~26_combout ;
wire \SRRC_test|sig_in~27_combout ;
wire \SRRC_test|sig_in~28_combout ;
wire \SRRC_test|sig_in~29_combout ;
wire \SRRC_test|sig_in~30_combout ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \ADC_DA[0]~input_o ;
wire \DAC_DA[0]~reg0feeder_combout ;
wire \DAC_DA[0]~reg0_q ;
wire \ADC_DA[1]~input_o ;
wire \DAC_DA[1]~reg0feeder_combout ;
wire \DAC_DA[1]~reg0_q ;
wire \ADC_DA[2]~input_o ;
wire \registered_ADC_A[2]~feeder_combout ;
wire \DAC_DA[2]~reg0feeder_combout ;
wire \DAC_DA[2]~reg0_q ;
wire \ADC_DA[3]~input_o ;
wire \registered_ADC_A[3]~feeder_combout ;
wire \DAC_DA[3]~reg0feeder_combout ;
wire \DAC_DA[3]~reg0_q ;
wire \ADC_DA[4]~input_o ;
wire \DAC_DA[4]~reg0feeder_combout ;
wire \DAC_DA[4]~reg0_q ;
wire \ADC_DA[5]~input_o ;
wire \DAC_DA[5]~reg0feeder_combout ;
wire \DAC_DA[5]~reg0_q ;
wire \ADC_DA[6]~input_o ;
wire \DAC_DA[6]~reg0feeder_combout ;
wire \DAC_DA[6]~reg0_q ;
wire \ADC_DA[7]~input_o ;
wire \registered_ADC_A[7]~feeder_combout ;
wire \DAC_DA[7]~reg0feeder_combout ;
wire \DAC_DA[7]~reg0_q ;
wire \ADC_DA[8]~input_o ;
wire \registered_ADC_A[8]~feeder_combout ;
wire \DAC_DA[8]~reg0feeder_combout ;
wire \DAC_DA[8]~reg0_q ;
wire \ADC_DA[9]~input_o ;
wire \registered_ADC_A[9]~feeder_combout ;
wire \DAC_DA[9]~reg0feeder_combout ;
wire \DAC_DA[9]~reg0_q ;
wire \ADC_DA[10]~input_o ;
wire \registered_ADC_A[10]~feeder_combout ;
wire \DAC_DA[10]~reg0feeder_combout ;
wire \DAC_DA[10]~reg0_q ;
wire \ADC_DA[11]~input_o ;
wire \DAC_DA[11]~reg0_q ;
wire \ADC_DA[12]~input_o ;
wire \registered_ADC_A[12]~feeder_combout ;
wire \DAC_DA[12]~reg0feeder_combout ;
wire \DAC_DA[12]~reg0_q ;
wire \ADC_DA[13]~input_o ;
wire \DAC_DA[13]~reg0feeder_combout ;
wire \DAC_DA[13]~reg0_q ;
wire \SRRC_test|count[0]~3_combout ;
wire \SRRC_test|a1|delay_p4[0][0]~q ;
wire \SRRC_test|count[1]~1_combout ;
wire \~GND~combout ;
wire \SRRC_test|srrc_up_2[2]~5_combout ;
wire \SRRC_test|af1|delay_p1[0][2]~q ;
wire \SRRC_test|af1|delay_p1[1][2]~q ;
wire \SRRC_test|srrc_up_2[1]~6_combout ;
wire \SRRC_test|af1|adder_2[0]~1 ;
wire \SRRC_test|af1|adder_2[1]~2_combout ;
wire \SRRC_test|srrc_up_2[4]~3_combout ;
wire \SRRC_test|srrc_up_2[6]~1_combout ;
wire \SRRC_test|af1|delay_p1[0][6]~q ;
wire \SRRC_test|af1|delay_p1[1][6]~feeder_combout ;
wire \SRRC_test|af1|delay_p1[1][6]~q ;
wire \SRRC_test|srrc_up_2[10]~9_combout ;
wire \SRRC_test|srrc_up_2[11]~10_combout ;
wire \SRRC_test|srrc_up_2[12]~11_combout ;
wire \SRRC_test|af1|delay_p1[0][12]~q ;
wire \SRRC_test|af1|delay_p1[1][12]~feeder_combout ;
wire \SRRC_test|af1|delay_p1[1][12]~q ;
wire \SRRC_test|srrc_up_2[14]~13_combout ;
wire \SRRC_test|af1|delay_p1[0][14]~q ;
wire \SRRC_test|af1|delay_p1[1][14]~feeder_combout ;
wire \SRRC_test|af1|delay_p1[1][14]~q ;
wire \SRRC_test|srrc_up_2[15]~14_combout ;
wire \SRRC_test|af1|delay_p1[0][15]~q ;
wire \SRRC_test|af1|delay_p1[1][15]~q ;
wire \SRRC_test|srrc_up_2[16]~15_combout ;
wire \SRRC_test|af1|delay_p1[0][16]~q ;
wire \SRRC_test|af1|delay_p1[1][16]~q ;
wire \SRRC_test|srrc_up_2[17]~16_combout ;
wire \SRRC_test|af1|delay_p1[0][17]~q ;
wire \SRRC_test|af1|delay_p1[1][17]~feeder_combout ;
wire \SRRC_test|af1|delay_p1[1][17]~q ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \SRRC_test|srrc_up_2[13]~12_combout ;
wire \SRRC_test|af1|delay_p1[0][13]~q ;
wire \SRRC_test|af1|delay_p1[1][13]~feeder_combout ;
wire \SRRC_test|af1|delay_p1[1][13]~q ;
wire \SRRC_test|af1|delay_p1[0][11]~q ;
wire \SRRC_test|af1|delay_p1[1][11]~feeder_combout ;
wire \SRRC_test|af1|delay_p1[1][11]~q ;
wire \SRRC_test|af1|delay_p1[0][10]~q ;
wire \SRRC_test|af1|delay_p1[1][10]~q ;
wire \SRRC_test|srrc_up_2[9]~8_combout ;
wire \SRRC_test|af1|delay_p1[0][9]~q ;
wire \SRRC_test|af1|delay_p1[1][9]~feeder_combout ;
wire \SRRC_test|af1|delay_p1[1][9]~q ;
wire \SRRC_test|srrc_up_2[8]~7_combout ;
wire \SRRC_test|af1|delay_p1[0][8]~q ;
wire \SRRC_test|af1|delay_p1[1][8]~feeder_combout ;
wire \SRRC_test|af1|delay_p1[1][8]~q ;
wire \SRRC_test|srrc_up_2[7]~0_combout ;
wire \SRRC_test|af1|delay_p1[0][7]~q ;
wire \SRRC_test|af1|delay_p1[1][7]~feeder_combout ;
wire \SRRC_test|af1|delay_p1[1][7]~q ;
wire \SRRC_test|srrc_up_2[5]~2_combout ;
wire \SRRC_test|af1|delay_p1[0][5]~q ;
wire \SRRC_test|af1|delay_p1[1][5]~q ;
wire \SRRC_test|af1|delay_p1[0][4]~q ;
wire \SRRC_test|af1|delay_p1[1][4]~feeder_combout ;
wire \SRRC_test|af1|delay_p1[1][4]~q ;
wire \SRRC_test|srrc_up_2[3]~4_combout ;
wire \SRRC_test|af1|delay_p1[0][3]~q ;
wire \SRRC_test|af1|delay_p1[1][3]~q ;
wire \SRRC_test|af1|delay_p1[0][1]~q ;
wire \SRRC_test|af1|delay_p1[1][1]~feeder_combout ;
wire \SRRC_test|af1|delay_p1[1][1]~q ;
wire \SRRC_test|af1|delay_p3[0][0]~19 ;
wire \SRRC_test|af1|delay_p3[0][1]~21 ;
wire \SRRC_test|af1|delay_p3[0][2]~23 ;
wire \SRRC_test|af1|delay_p3[0][3]~25 ;
wire \SRRC_test|af1|delay_p3[0][4]~27 ;
wire \SRRC_test|af1|delay_p3[0][5]~29 ;
wire \SRRC_test|af1|delay_p3[0][6]~31 ;
wire \SRRC_test|af1|delay_p3[0][7]~33 ;
wire \SRRC_test|af1|delay_p3[0][8]~35 ;
wire \SRRC_test|af1|delay_p3[0][9]~37 ;
wire \SRRC_test|af1|delay_p3[0][10]~39 ;
wire \SRRC_test|af1|delay_p3[0][11]~41 ;
wire \SRRC_test|af1|delay_p3[0][12]~43 ;
wire \SRRC_test|af1|delay_p3[0][13]~45 ;
wire \SRRC_test|af1|delay_p3[0][14]~47 ;
wire \SRRC_test|af1|delay_p3[0][15]~49 ;
wire \SRRC_test|af1|delay_p3[0][16]~51 ;
wire \SRRC_test|af1|delay_p3[0][17]~52_combout ;
wire \SRRC_test|af1|delay_p3[0][17]~q ;
wire \SRRC_test|af1|delay_p3[1][17]~feeder_combout ;
wire \SRRC_test|af1|delay_p3[1][17]~q ;
wire \SRRC_test|af1|adder_2[1]~3 ;
wire \SRRC_test|af1|adder_2[2]~5 ;
wire \SRRC_test|af1|adder_2[3]~7 ;
wire \SRRC_test|af1|adder_2[4]~9 ;
wire \SRRC_test|af1|adder_2[5]~11 ;
wire \SRRC_test|af1|adder_2[6]~13 ;
wire \SRRC_test|af1|adder_2[7]~15 ;
wire \SRRC_test|af1|adder_2[8]~17 ;
wire \SRRC_test|af1|adder_2[9]~19 ;
wire \SRRC_test|af1|adder_2[10]~21 ;
wire \SRRC_test|af1|adder_2[11]~23 ;
wire \SRRC_test|af1|adder_2[12]~25 ;
wire \SRRC_test|af1|adder_2[13]~27 ;
wire \SRRC_test|af1|adder_2[14]~29 ;
wire \SRRC_test|af1|adder_2[15]~31 ;
wire \SRRC_test|af1|adder_2[16]~33 ;
wire \SRRC_test|af1|adder_2[17]~34_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \SRRC_test|af1|delay_p3[0][16]~50_combout ;
wire \SRRC_test|af1|delay_p3[0][16]~q ;
wire \SRRC_test|af1|delay_p3[1][16]~q ;
wire \SRRC_test|af1|adder_2[16]~32_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \SRRC_test|af1|delay_p3[0][15]~48_combout ;
wire \SRRC_test|af1|delay_p3[0][15]~q ;
wire \SRRC_test|af1|delay_p3[1][15]~q ;
wire \SRRC_test|af1|adder_2[15]~30_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \SRRC_test|af1|delay_p3[0][14]~46_combout ;
wire \SRRC_test|af1|delay_p3[0][14]~q ;
wire \SRRC_test|af1|delay_p3[1][14]~q ;
wire \SRRC_test|af1|adder_2[14]~28_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \SRRC_test|af1|delay_p3[0][13]~44_combout ;
wire \SRRC_test|af1|delay_p3[0][13]~q ;
wire \SRRC_test|af1|delay_p3[1][13]~q ;
wire \SRRC_test|af1|adder_2[13]~26_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \SRRC_test|af1|delay_p3[0][12]~42_combout ;
wire \SRRC_test|af1|delay_p3[0][12]~q ;
wire \SRRC_test|af1|delay_p3[1][12]~q ;
wire \SRRC_test|af1|adder_2[12]~24_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \SRRC_test|af1|delay_p3[0][11]~40_combout ;
wire \SRRC_test|af1|delay_p3[0][11]~q ;
wire \SRRC_test|af1|delay_p3[1][11]~q ;
wire \SRRC_test|af1|adder_2[11]~22_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \SRRC_test|af1|delay_p3[0][10]~38_combout ;
wire \SRRC_test|af1|delay_p3[0][10]~q ;
wire \SRRC_test|af1|delay_p3[1][10]~q ;
wire \SRRC_test|af1|adder_2[10]~20_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \SRRC_test|af1|delay_p3[0][9]~36_combout ;
wire \SRRC_test|af1|delay_p3[0][9]~q ;
wire \SRRC_test|af1|delay_p3[1][9]~q ;
wire \SRRC_test|af1|adder_2[9]~18_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \SRRC_test|af1|delay_p3[0][8]~34_combout ;
wire \SRRC_test|af1|delay_p3[0][8]~q ;
wire \SRRC_test|af1|delay_p3[1][8]~q ;
wire \SRRC_test|af1|adder_2[8]~16_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \SRRC_test|af1|delay_p3[0][7]~32_combout ;
wire \SRRC_test|af1|delay_p3[0][7]~q ;
wire \SRRC_test|af1|delay_p3[1][7]~feeder_combout ;
wire \SRRC_test|af1|delay_p3[1][7]~q ;
wire \SRRC_test|af1|adder_2[7]~14_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \SRRC_test|af1|delay_p3[0][6]~30_combout ;
wire \SRRC_test|af1|delay_p3[0][6]~q ;
wire \SRRC_test|af1|delay_p3[1][6]~q ;
wire \SRRC_test|af1|adder_2[6]~12_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \SRRC_test|af1|delay_p3[0][5]~28_combout ;
wire \SRRC_test|af1|delay_p3[0][5]~q ;
wire \SRRC_test|af1|delay_p3[1][5]~feeder_combout ;
wire \SRRC_test|af1|delay_p3[1][5]~q ;
wire \SRRC_test|af1|adder_2[5]~10_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \SRRC_test|af1|delay_p3[0][4]~26_combout ;
wire \SRRC_test|af1|delay_p3[0][4]~q ;
wire \SRRC_test|af1|delay_p3[1][4]~q ;
wire \SRRC_test|af1|adder_2[4]~8_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \SRRC_test|af1|delay_p3[0][3]~24_combout ;
wire \SRRC_test|af1|delay_p3[0][3]~q ;
wire \SRRC_test|af1|delay_p3[1][3]~q ;
wire \SRRC_test|af1|adder_2[3]~6_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \SRRC_test|af1|delay_p3[0][2]~22_combout ;
wire \SRRC_test|af1|delay_p3[0][2]~q ;
wire \SRRC_test|af1|delay_p3[1][2]~feeder_combout ;
wire \SRRC_test|af1|delay_p3[1][2]~q ;
wire \SRRC_test|af1|adder_2[2]~4_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \SRRC_test|af1|delay_p3[0][0]~18_combout ;
wire \SRRC_test|af1|delay_p3[0][0]~q ;
wire \SRRC_test|af1|delay_p3[1][0]~q ;
wire \SRRC_test|af1|adder_2[0]~0_combout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_mult1~dataout ;
wire \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \SRRC_test|af1|delay_p3[0][1]~20_combout ;
wire \SRRC_test|af1|delay_p3[0][1]~q ;
wire \SRRC_test|af1|delay_p3[1][1]~q ;
wire \SRRC_test|af1|delay_p4[1][1]~feeder_combout ;
wire \SRRC_test|af1|delay_p4[1][1]~q ;
wire \SRRC_test|af1|delay_p5[1][1]~q ;
wire \SRRC_test|af1|adder_4[0]~1 ;
wire \SRRC_test|af1|adder_4[1]~2_combout ;
wire \SRRC_test|af1|delay_p4[1][3]~q ;
wire \SRRC_test|af1|delay_p4[1][5]~q ;
wire \SRRC_test|af1|delay_p4[1][11]~feeder_combout ;
wire \SRRC_test|af1|delay_p4[1][11]~q ;
wire \SRRC_test|af1|delay_p4[1][13]~q ;
wire \SRRC_test|af1|delay_p4[1][15]~q ;
wire \SRRC_test|af1|delay_p4[1][16]~q ;
wire \SRRC_test|af1|delay_p4[1][14]~q ;
wire \SRRC_test|af1|delay_p4[1][12]~feeder_combout ;
wire \SRRC_test|af1|delay_p4[1][12]~q ;
wire \SRRC_test|af1|delay_p4[1][10]~feeder_combout ;
wire \SRRC_test|af1|delay_p4[1][10]~q ;
wire \SRRC_test|af1|delay_p4[1][9]~q ;
wire \SRRC_test|af1|delay_p4[1][8]~q ;
wire \SRRC_test|af1|delay_p4[1][7]~feeder_combout ;
wire \SRRC_test|af1|delay_p4[1][7]~q ;
wire \SRRC_test|af1|delay_p4[1][6]~q ;
wire \SRRC_test|af1|delay_p4[1][4]~feeder_combout ;
wire \SRRC_test|af1|delay_p4[1][4]~q ;
wire \SRRC_test|af1|delay_p4[1][2]~feeder_combout ;
wire \SRRC_test|af1|delay_p4[1][2]~q ;
wire \SRRC_test|af1|delay_p4[1][0]~q ;
wire \SRRC_test|af1|pipe_2[0]~2 ;
wire \SRRC_test|af1|delay_p5[0][1]~18 ;
wire \SRRC_test|af1|delay_p5[0][2]~20 ;
wire \SRRC_test|af1|delay_p5[0][3]~22 ;
wire \SRRC_test|af1|delay_p5[0][4]~24 ;
wire \SRRC_test|af1|delay_p5[0][5]~26 ;
wire \SRRC_test|af1|delay_p5[0][6]~28 ;
wire \SRRC_test|af1|delay_p5[0][7]~30 ;
wire \SRRC_test|af1|delay_p5[0][8]~32 ;
wire \SRRC_test|af1|delay_p5[0][9]~34 ;
wire \SRRC_test|af1|delay_p5[0][10]~36 ;
wire \SRRC_test|af1|delay_p5[0][11]~38 ;
wire \SRRC_test|af1|delay_p5[0][12]~40 ;
wire \SRRC_test|af1|delay_p5[0][13]~42 ;
wire \SRRC_test|af1|delay_p5[0][14]~44 ;
wire \SRRC_test|af1|delay_p5[0][15]~46 ;
wire \SRRC_test|af1|delay_p5[0][16]~47_combout ;
wire \SRRC_test|af1|delay_p5[0][16]~q ;
wire \SRRC_test|af1|delay_p5[1][16]~q ;
wire \SRRC_test|af1|adder_4[1]~3 ;
wire \SRRC_test|af1|adder_4[2]~5 ;
wire \SRRC_test|af1|adder_4[3]~7 ;
wire \SRRC_test|af1|adder_4[4]~9 ;
wire \SRRC_test|af1|adder_4[5]~11 ;
wire \SRRC_test|af1|adder_4[6]~13 ;
wire \SRRC_test|af1|adder_4[7]~15 ;
wire \SRRC_test|af1|adder_4[8]~17 ;
wire \SRRC_test|af1|adder_4[9]~19 ;
wire \SRRC_test|af1|adder_4[10]~21 ;
wire \SRRC_test|af1|adder_4[11]~23 ;
wire \SRRC_test|af1|adder_4[12]~25 ;
wire \SRRC_test|af1|adder_4[13]~27 ;
wire \SRRC_test|af1|adder_4[14]~29 ;
wire \SRRC_test|af1|adder_4[15]~31 ;
wire \SRRC_test|af1|adder_4[16]~32_combout ;
wire \SRRC_test|af1|delay_p4[1][17]~q ;
wire \SRRC_test|af1|delay_p5[0][16]~48 ;
wire \SRRC_test|af1|delay_p5[0][17]~49_combout ;
wire \SRRC_test|af1|delay_p5[0][17]~q ;
wire \SRRC_test|af1|delay_p5[1][17]~q ;
wire \SRRC_test|af1|adder_4[16]~33 ;
wire \SRRC_test|af1|adder_4[17]~34_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT31 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT32 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT33 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~0 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~1 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT33 ;
wire \SRRC_test|af1|delay_p5[0][15]~45_combout ;
wire \SRRC_test|af1|delay_p5[0][15]~q ;
wire \SRRC_test|af1|delay_p5[1][15]~q ;
wire \SRRC_test|af1|adder_4[15]~30_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT32 ;
wire \SRRC_test|af1|delay_p5[0][14]~43_combout ;
wire \SRRC_test|af1|delay_p5[0][14]~q ;
wire \SRRC_test|af1|delay_p5[1][14]~q ;
wire \SRRC_test|af1|adder_4[14]~28_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT31 ;
wire \SRRC_test|af1|delay_p5[0][13]~41_combout ;
wire \SRRC_test|af1|delay_p5[0][13]~q ;
wire \SRRC_test|af1|delay_p5[1][13]~q ;
wire \SRRC_test|af1|adder_4[13]~26_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \SRRC_test|af1|delay_p5[0][12]~39_combout ;
wire \SRRC_test|af1|delay_p5[0][12]~q ;
wire \SRRC_test|af1|delay_p5[1][12]~q ;
wire \SRRC_test|af1|adder_4[12]~24_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \SRRC_test|af1|delay_p5[0][11]~37_combout ;
wire \SRRC_test|af1|delay_p5[0][11]~q ;
wire \SRRC_test|af1|delay_p5[1][11]~q ;
wire \SRRC_test|af1|adder_4[11]~22_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \SRRC_test|af1|delay_p5[0][10]~35_combout ;
wire \SRRC_test|af1|delay_p5[0][10]~q ;
wire \SRRC_test|af1|delay_p5[1][10]~q ;
wire \SRRC_test|af1|adder_4[10]~20_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \SRRC_test|af1|delay_p5[0][9]~33_combout ;
wire \SRRC_test|af1|delay_p5[0][9]~q ;
wire \SRRC_test|af1|delay_p5[1][9]~q ;
wire \SRRC_test|af1|adder_4[9]~18_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \SRRC_test|af1|delay_p5[0][8]~31_combout ;
wire \SRRC_test|af1|delay_p5[0][8]~q ;
wire \SRRC_test|af1|delay_p5[1][8]~q ;
wire \SRRC_test|af1|adder_4[8]~16_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \SRRC_test|af1|delay_p5[0][7]~29_combout ;
wire \SRRC_test|af1|delay_p5[0][7]~q ;
wire \SRRC_test|af1|delay_p5[1][7]~q ;
wire \SRRC_test|af1|adder_4[7]~14_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \SRRC_test|af1|delay_p5[0][6]~27_combout ;
wire \SRRC_test|af1|delay_p5[0][6]~q ;
wire \SRRC_test|af1|delay_p5[1][6]~q ;
wire \SRRC_test|af1|adder_4[6]~12_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \SRRC_test|af1|delay_p5[0][5]~25_combout ;
wire \SRRC_test|af1|delay_p5[0][5]~q ;
wire \SRRC_test|af1|delay_p5[1][5]~q ;
wire \SRRC_test|af1|adder_4[5]~10_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \SRRC_test|af1|delay_p5[0][4]~23_combout ;
wire \SRRC_test|af1|delay_p5[0][4]~q ;
wire \SRRC_test|af1|delay_p5[1][4]~q ;
wire \SRRC_test|af1|adder_4[4]~8_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \SRRC_test|af1|delay_p5[0][3]~21_combout ;
wire \SRRC_test|af1|delay_p5[0][3]~q ;
wire \SRRC_test|af1|delay_p5[1][3]~q ;
wire \SRRC_test|af1|adder_4[3]~6_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \SRRC_test|af1|delay_p5[0][2]~19_combout ;
wire \SRRC_test|af1|delay_p5[0][2]~q ;
wire \SRRC_test|af1|delay_p5[1][2]~q ;
wire \SRRC_test|af1|adder_4[2]~4_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \SRRC_test|af1|pipe_2[0]~1_combout ;
wire \SRRC_test|af1|delay_p5[1][0]~q ;
wire \SRRC_test|af1|adder_4[0]~0_combout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_mult1~dataout ;
wire \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \SRRC_test|af1|delay_p5[0][1]~17_combout ;
wire \SRRC_test|af1|delay_p5[0][1]~q ;
wire \SRRC_test|a1|delay_p1[0][1]~feeder_combout ;
wire \SRRC_test|a1|delay_p1[0][1]~q ;
wire \SRRC_test|a1|delay_p2[1][1]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1]~0_combout ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a33 ;
wire \SRRC_test|af1|sig_out[1]~18_cout ;
wire \SRRC_test|af1|sig_out[1]~20 ;
wire \SRRC_test|af1|sig_out[2]~22 ;
wire \SRRC_test|af1|sig_out[3]~24 ;
wire \SRRC_test|af1|sig_out[4]~26 ;
wire \SRRC_test|af1|sig_out[5]~28 ;
wire \SRRC_test|af1|sig_out[6]~30 ;
wire \SRRC_test|af1|sig_out[7]~32 ;
wire \SRRC_test|af1|sig_out[8]~34 ;
wire \SRRC_test|af1|sig_out[9]~36 ;
wire \SRRC_test|af1|sig_out[10]~38 ;
wire \SRRC_test|af1|sig_out[11]~40 ;
wire \SRRC_test|af1|sig_out[12]~42 ;
wire \SRRC_test|af1|sig_out[13]~44 ;
wire \SRRC_test|af1|sig_out[14]~46 ;
wire \SRRC_test|af1|sig_out[15]~48 ;
wire \SRRC_test|af1|sig_out[16]~50 ;
wire \SRRC_test|af1|sig_out[17]~51_combout ;
wire \SRRC_test|a1|delay_p2[0][17]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[0][17]~q ;
wire \SRRC_test|a1|delay_p2[1][17]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17 ;
wire \SRRC_test|af1|sig_out[16]~49_combout ;
wire \SRRC_test|a1|delay_p2[0][16]~q ;
wire \SRRC_test|a1|delay_p2[1][16]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18 ;
wire \SRRC_test|af1|sig_out[15]~47_combout ;
wire \SRRC_test|a1|delay_p2[0][15]~q ;
wire \SRRC_test|a1|delay_p2[1][15]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[1][15]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a19 ;
wire \SRRC_test|af1|sig_out[14]~45_combout ;
wire \SRRC_test|a1|delay_p2[0][14]~q ;
wire \SRRC_test|a1|delay_p2[1][14]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[1][14]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20 ;
wire \SRRC_test|af1|sig_out[13]~43_combout ;
wire \SRRC_test|a1|delay_p2[0][13]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[0][13]~q ;
wire \SRRC_test|a1|delay_p2[1][13]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[1][13]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a21 ;
wire \SRRC_test|af1|sig_out[12]~41_combout ;
wire \SRRC_test|a1|delay_p2[0][12]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[0][12]~q ;
wire \SRRC_test|a1|delay_p2[1][12]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[1][12]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a22 ;
wire \SRRC_test|af1|sig_out[11]~39_combout ;
wire \SRRC_test|a1|delay_p2[0][11]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[0][11]~q ;
wire \SRRC_test|a1|delay_p2[1][11]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[1][11]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a23 ;
wire \SRRC_test|af1|sig_out[10]~37_combout ;
wire \SRRC_test|a1|delay_p2[0][10]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[0][10]~q ;
wire \SRRC_test|a1|delay_p2[1][10]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24 ;
wire \SRRC_test|af1|sig_out[9]~35_combout ;
wire \SRRC_test|a1|delay_p2[0][9]~q ;
wire \SRRC_test|a1|delay_p2[1][9]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a25 ;
wire \SRRC_test|af1|sig_out[8]~33_combout ;
wire \SRRC_test|a1|delay_p2[0][8]~q ;
wire \SRRC_test|a1|delay_p2[1][8]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[1][8]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a26 ;
wire \SRRC_test|af1|sig_out[7]~31_combout ;
wire \SRRC_test|a1|delay_p2[0][7]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[0][7]~q ;
wire \SRRC_test|a1|delay_p2[1][7]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[1][7]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a27 ;
wire \SRRC_test|af1|sig_out[6]~29_combout ;
wire \SRRC_test|a1|delay_p2[0][6]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[0][6]~q ;
wire \SRRC_test|a1|delay_p2[1][6]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[1][6]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a28 ;
wire \SRRC_test|af1|sig_out[5]~27_combout ;
wire \SRRC_test|a1|delay_p2[0][5]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[0][5]~q ;
wire \SRRC_test|a1|delay_p2[1][5]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[1][5]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a29 ;
wire \SRRC_test|af1|sig_out[4]~25_combout ;
wire \SRRC_test|a1|delay_p2[0][4]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[0][4]~q ;
wire \SRRC_test|a1|delay_p2[1][4]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[1][4]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30 ;
wire \SRRC_test|af1|sig_out[3]~23_combout ;
wire \SRRC_test|a1|delay_p2[0][3]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[0][3]~q ;
wire \SRRC_test|a1|delay_p2[1][3]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a31 ;
wire \SRRC_test|af1|sig_out[2]~21_combout ;
wire \SRRC_test|a1|delay_p2[0][2]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[0][2]~q ;
wire \SRRC_test|a1|delay_p2[1][2]~feeder_combout ;
wire \SRRC_test|a1|delay_p2[1][2]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32 ;
wire \SRRC_test|af1|sig_out[1]~19_combout ;
wire \SRRC_test|a1|adder_2[0]~0_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \SRRC_test|a1|delay_p3[0][0]~2 ;
wire \SRRC_test|a1|pipe_1[1]~18 ;
wire \SRRC_test|a1|pipe_1[2]~20 ;
wire \SRRC_test|a1|pipe_1[3]~22 ;
wire \SRRC_test|a1|pipe_1[4]~24 ;
wire \SRRC_test|a1|pipe_1[5]~26 ;
wire \SRRC_test|a1|pipe_1[6]~28 ;
wire \SRRC_test|a1|pipe_1[7]~30 ;
wire \SRRC_test|a1|pipe_1[8]~32 ;
wire \SRRC_test|a1|pipe_1[9]~34 ;
wire \SRRC_test|a1|pipe_1[10]~36 ;
wire \SRRC_test|a1|pipe_1[11]~38 ;
wire \SRRC_test|a1|pipe_1[12]~40 ;
wire \SRRC_test|a1|pipe_1[13]~42 ;
wire \SRRC_test|a1|pipe_1[14]~44 ;
wire \SRRC_test|a1|pipe_1[15]~46 ;
wire \SRRC_test|a1|pipe_1[16]~48 ;
wire \SRRC_test|a1|pipe_1[17]~49_combout ;
wire \SRRC_test|a1|delay_p3[1][17]~q ;
wire \SRRC_test|a1|adder_2[0]~1 ;
wire \SRRC_test|a1|adder_2[1]~3 ;
wire \SRRC_test|a1|adder_2[2]~5 ;
wire \SRRC_test|a1|adder_2[3]~7 ;
wire \SRRC_test|a1|adder_2[4]~9 ;
wire \SRRC_test|a1|adder_2[5]~11 ;
wire \SRRC_test|a1|adder_2[6]~13 ;
wire \SRRC_test|a1|adder_2[7]~15 ;
wire \SRRC_test|a1|adder_2[8]~17 ;
wire \SRRC_test|a1|adder_2[9]~19 ;
wire \SRRC_test|a1|adder_2[10]~21 ;
wire \SRRC_test|a1|adder_2[11]~23 ;
wire \SRRC_test|a1|adder_2[12]~25 ;
wire \SRRC_test|a1|adder_2[13]~27 ;
wire \SRRC_test|a1|adder_2[14]~29 ;
wire \SRRC_test|a1|adder_2[15]~31 ;
wire \SRRC_test|a1|adder_2[16]~33 ;
wire \SRRC_test|a1|adder_2[17]~34_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \SRRC_test|a1|pipe_1[16]~47_combout ;
wire \SRRC_test|a1|delay_p3[1][16]~q ;
wire \SRRC_test|a1|adder_2[16]~32_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \SRRC_test|a1|pipe_1[15]~45_combout ;
wire \SRRC_test|a1|delay_p3[1][15]~q ;
wire \SRRC_test|a1|adder_2[15]~30_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \SRRC_test|a1|pipe_1[14]~43_combout ;
wire \SRRC_test|a1|delay_p3[1][14]~q ;
wire \SRRC_test|a1|adder_2[14]~28_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \SRRC_test|a1|pipe_1[13]~41_combout ;
wire \SRRC_test|a1|delay_p3[1][13]~q ;
wire \SRRC_test|a1|adder_2[13]~26_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \SRRC_test|a1|pipe_1[12]~39_combout ;
wire \SRRC_test|a1|delay_p3[1][12]~q ;
wire \SRRC_test|a1|adder_2[12]~24_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \SRRC_test|a1|pipe_1[11]~37_combout ;
wire \SRRC_test|a1|delay_p3[1][11]~q ;
wire \SRRC_test|a1|adder_2[11]~22_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \SRRC_test|a1|pipe_1[10]~35_combout ;
wire \SRRC_test|a1|delay_p3[1][10]~q ;
wire \SRRC_test|a1|adder_2[10]~20_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \SRRC_test|a1|pipe_1[9]~33_combout ;
wire \SRRC_test|a1|delay_p3[1][9]~q ;
wire \SRRC_test|a1|adder_2[9]~18_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \SRRC_test|a1|pipe_1[8]~31_combout ;
wire \SRRC_test|a1|delay_p3[1][8]~q ;
wire \SRRC_test|a1|adder_2[8]~16_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \SRRC_test|a1|pipe_1[7]~29_combout ;
wire \SRRC_test|a1|delay_p3[1][7]~q ;
wire \SRRC_test|a1|adder_2[7]~14_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \SRRC_test|a1|pipe_1[6]~27_combout ;
wire \SRRC_test|a1|delay_p3[1][6]~q ;
wire \SRRC_test|a1|adder_2[6]~12_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \SRRC_test|a1|pipe_1[5]~25_combout ;
wire \SRRC_test|a1|delay_p3[1][5]~q ;
wire \SRRC_test|a1|adder_2[5]~10_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \SRRC_test|a1|pipe_1[4]~23_combout ;
wire \SRRC_test|a1|delay_p3[1][4]~q ;
wire \SRRC_test|a1|adder_2[4]~8_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \SRRC_test|a1|pipe_1[3]~21_combout ;
wire \SRRC_test|a1|delay_p3[1][3]~feeder_combout ;
wire \SRRC_test|a1|delay_p3[1][3]~q ;
wire \SRRC_test|a1|adder_2[3]~6_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \SRRC_test|a1|pipe_1[2]~19_combout ;
wire \SRRC_test|a1|delay_p3[1][2]~q ;
wire \SRRC_test|a1|adder_2[2]~4_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \SRRC_test|a1|pipe_1[1]~17_combout ;
wire \SRRC_test|a1|delay_p3[1][1]~q ;
wire \SRRC_test|a1|adder_2[1]~2_combout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_mult1~dataout ;
wire \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \SRRC_test|a1|delay_p3[0][0]~1_combout ;
wire \SRRC_test|a1|delay_p3[0][0]~q ;
wire \SRRC_test|a1|delay_p5[1][0]~q ;
wire \SRRC_test|a1|adder_4[0]~0_combout ;
wire \SRRC_test|a1|delay_p4[1][2]~feeder_combout ;
wire \SRRC_test|a1|delay_p4[1][2]~q ;
wire \SRRC_test|a1|delay_p4[1][3]~q ;
wire \SRRC_test|a1|delay_p4[1][4]~feeder_combout ;
wire \SRRC_test|a1|delay_p4[1][4]~q ;
wire \SRRC_test|a1|delay_p4[1][13]~feeder_combout ;
wire \SRRC_test|a1|delay_p4[1][13]~q ;
wire \SRRC_test|a1|delay_p4[1][15]~feeder_combout ;
wire \SRRC_test|a1|delay_p4[1][15]~q ;
wire \SRRC_test|a1|delay_p4[1][16]~feeder_combout ;
wire \SRRC_test|a1|delay_p4[1][16]~q ;
wire \SRRC_test|a1|delay_p4[1][14]~q ;
wire \SRRC_test|a1|delay_p4[1][12]~feeder_combout ;
wire \SRRC_test|a1|delay_p4[1][12]~q ;
wire \SRRC_test|a1|delay_p4[1][11]~q ;
wire \SRRC_test|a1|delay_p4[1][10]~feeder_combout ;
wire \SRRC_test|a1|delay_p4[1][10]~q ;
wire \SRRC_test|a1|delay_p4[1][9]~feeder_combout ;
wire \SRRC_test|a1|delay_p4[1][9]~q ;
wire \SRRC_test|a1|delay_p4[1][8]~q ;
wire \SRRC_test|a1|delay_p4[1][7]~q ;
wire \SRRC_test|a1|delay_p4[1][6]~q ;
wire \SRRC_test|a1|delay_p4[1][5]~feeder_combout ;
wire \SRRC_test|a1|delay_p4[1][5]~q ;
wire \SRRC_test|a1|delay_p4[1][1]~feeder_combout ;
wire \SRRC_test|a1|delay_p4[1][1]~q ;
wire \SRRC_test|a1|delay_p4[1][0]~q ;
wire \SRRC_test|a1|pipe_2[0]~2 ;
wire \SRRC_test|a1|delay_p5[0][1]~18 ;
wire \SRRC_test|a1|delay_p5[0][2]~20 ;
wire \SRRC_test|a1|delay_p5[0][3]~22 ;
wire \SRRC_test|a1|delay_p5[0][4]~24 ;
wire \SRRC_test|a1|delay_p5[0][5]~26 ;
wire \SRRC_test|a1|delay_p5[0][6]~28 ;
wire \SRRC_test|a1|delay_p5[0][7]~30 ;
wire \SRRC_test|a1|delay_p5[0][8]~32 ;
wire \SRRC_test|a1|delay_p5[0][9]~34 ;
wire \SRRC_test|a1|delay_p5[0][10]~36 ;
wire \SRRC_test|a1|delay_p5[0][11]~38 ;
wire \SRRC_test|a1|delay_p5[0][12]~40 ;
wire \SRRC_test|a1|delay_p5[0][13]~42 ;
wire \SRRC_test|a1|delay_p5[0][14]~44 ;
wire \SRRC_test|a1|delay_p5[0][15]~46 ;
wire \SRRC_test|a1|delay_p5[0][16]~47_combout ;
wire \SRRC_test|a1|delay_p5[0][16]~q ;
wire \SRRC_test|a1|delay_p5[1][16]~q ;
wire \SRRC_test|a1|adder_4[0]~1 ;
wire \SRRC_test|a1|adder_4[1]~3 ;
wire \SRRC_test|a1|adder_4[2]~5 ;
wire \SRRC_test|a1|adder_4[3]~7 ;
wire \SRRC_test|a1|adder_4[4]~9 ;
wire \SRRC_test|a1|adder_4[5]~11 ;
wire \SRRC_test|a1|adder_4[6]~13 ;
wire \SRRC_test|a1|adder_4[7]~15 ;
wire \SRRC_test|a1|adder_4[8]~17 ;
wire \SRRC_test|a1|adder_4[9]~19 ;
wire \SRRC_test|a1|adder_4[10]~21 ;
wire \SRRC_test|a1|adder_4[11]~23 ;
wire \SRRC_test|a1|adder_4[12]~25 ;
wire \SRRC_test|a1|adder_4[13]~27 ;
wire \SRRC_test|a1|adder_4[14]~29 ;
wire \SRRC_test|a1|adder_4[15]~31 ;
wire \SRRC_test|a1|adder_4[16]~32_combout ;
wire \SRRC_test|a1|delay_p4[1][17]~feeder_combout ;
wire \SRRC_test|a1|delay_p4[1][17]~q ;
wire \SRRC_test|a1|delay_p5[0][16]~48 ;
wire \SRRC_test|a1|delay_p5[0][17]~49_combout ;
wire \SRRC_test|a1|delay_p5[0][17]~q ;
wire \SRRC_test|a1|delay_p5[1][17]~q ;
wire \SRRC_test|a1|adder_4[16]~33 ;
wire \SRRC_test|a1|adder_4[17]~34_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT31 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT32 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT33 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~0 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~1 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT33 ;
wire \SRRC_test|a1|delay_p5[0][15]~45_combout ;
wire \SRRC_test|a1|delay_p5[0][15]~q ;
wire \SRRC_test|a1|delay_p5[1][15]~q ;
wire \SRRC_test|a1|adder_4[15]~30_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT32 ;
wire \SRRC_test|a1|delay_p5[0][14]~43_combout ;
wire \SRRC_test|a1|delay_p5[0][14]~q ;
wire \SRRC_test|a1|delay_p5[1][14]~q ;
wire \SRRC_test|a1|adder_4[14]~28_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT31 ;
wire \SRRC_test|a1|delay_p5[0][13]~41_combout ;
wire \SRRC_test|a1|delay_p5[0][13]~q ;
wire \SRRC_test|a1|delay_p5[1][13]~q ;
wire \SRRC_test|a1|adder_4[13]~26_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \SRRC_test|a1|delay_p5[0][12]~39_combout ;
wire \SRRC_test|a1|delay_p5[0][12]~q ;
wire \SRRC_test|a1|delay_p5[1][12]~q ;
wire \SRRC_test|a1|adder_4[12]~24_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \SRRC_test|a1|delay_p5[0][11]~37_combout ;
wire \SRRC_test|a1|delay_p5[0][11]~q ;
wire \SRRC_test|a1|delay_p5[1][11]~q ;
wire \SRRC_test|a1|adder_4[11]~22_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \SRRC_test|a1|delay_p5[0][10]~35_combout ;
wire \SRRC_test|a1|delay_p5[0][10]~q ;
wire \SRRC_test|a1|delay_p5[1][10]~q ;
wire \SRRC_test|a1|adder_4[10]~20_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \SRRC_test|a1|delay_p5[0][9]~33_combout ;
wire \SRRC_test|a1|delay_p5[0][9]~q ;
wire \SRRC_test|a1|delay_p5[1][9]~q ;
wire \SRRC_test|a1|adder_4[9]~18_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \SRRC_test|a1|delay_p5[0][8]~31_combout ;
wire \SRRC_test|a1|delay_p5[0][8]~q ;
wire \SRRC_test|a1|delay_p5[1][8]~q ;
wire \SRRC_test|a1|adder_4[8]~16_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \SRRC_test|a1|delay_p5[0][7]~29_combout ;
wire \SRRC_test|a1|delay_p5[0][7]~q ;
wire \SRRC_test|a1|delay_p5[1][7]~q ;
wire \SRRC_test|a1|adder_4[7]~14_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \SRRC_test|a1|delay_p5[0][6]~27_combout ;
wire \SRRC_test|a1|delay_p5[0][6]~q ;
wire \SRRC_test|a1|delay_p5[1][6]~q ;
wire \SRRC_test|a1|adder_4[6]~12_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \SRRC_test|a1|delay_p5[0][5]~25_combout ;
wire \SRRC_test|a1|delay_p5[0][5]~q ;
wire \SRRC_test|a1|delay_p5[1][5]~q ;
wire \SRRC_test|a1|adder_4[5]~10_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \SRRC_test|a1|delay_p5[0][4]~23_combout ;
wire \SRRC_test|a1|delay_p5[0][4]~q ;
wire \SRRC_test|a1|delay_p5[1][4]~q ;
wire \SRRC_test|a1|adder_4[4]~8_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \SRRC_test|a1|delay_p5[0][3]~21_combout ;
wire \SRRC_test|a1|delay_p5[0][3]~q ;
wire \SRRC_test|a1|delay_p5[1][3]~q ;
wire \SRRC_test|a1|adder_4[3]~6_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \SRRC_test|a1|delay_p5[0][2]~19_combout ;
wire \SRRC_test|a1|delay_p5[0][2]~q ;
wire \SRRC_test|a1|delay_p5[1][2]~q ;
wire \SRRC_test|a1|adder_4[2]~4_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \SRRC_test|a1|delay_p5[0][1]~17_combout ;
wire \SRRC_test|a1|delay_p5[0][1]~q ;
wire \SRRC_test|a1|delay_p5[1][1]~q ;
wire \SRRC_test|a1|adder_4[1]~2_combout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_mult1~dataout ;
wire \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \SRRC_test|a1|pipe_2[0]~1_combout ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ;
wire \SRRC_test|a1|sig_out[0]~17_combout ;
wire \SRRC_test|anti_up_2[1]~5_combout ;
wire \SRRC_test|af2|delay_p4[0][0]~q ;
wire \SRRC_test|af2|adder_2[0]~0_combout ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a1 ;
wire \SRRC_test|a1|sig_out[0]~18 ;
wire \SRRC_test|a1|sig_out[1]~19_combout ;
wire \SRRC_test|anti_up_2[2]~4_combout ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a2 ;
wire \SRRC_test|a1|sig_out[1]~20 ;
wire \SRRC_test|a1|sig_out[2]~21_combout ;
wire \SRRC_test|anti_up_2[3]~3_combout ;
wire \SRRC_test|af2|delay_p2[0][3]~q ;
wire \SRRC_test|af2|delay_p2[1][3]~feeder_combout ;
wire \SRRC_test|af2|delay_p2[1][3]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3 ;
wire \SRRC_test|a1|sig_out[2]~22 ;
wire \SRRC_test|a1|sig_out[3]~23_combout ;
wire \SRRC_test|anti_up_2[4]~2_combout ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a4 ;
wire \SRRC_test|a1|sig_out[3]~24 ;
wire \SRRC_test|a1|sig_out[4]~25_combout ;
wire \SRRC_test|anti_up_2[5]~1_combout ;
wire \SRRC_test|af2|delay_p2[0][5]~feeder_combout ;
wire \SRRC_test|af2|delay_p2[0][5]~q ;
wire \SRRC_test|af2|delay_p2[1][5]~feeder_combout ;
wire \SRRC_test|af2|delay_p2[1][5]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5 ;
wire \SRRC_test|a1|sig_out[4]~26 ;
wire \SRRC_test|a1|sig_out[5]~27_combout ;
wire \SRRC_test|anti_up_2[6]~0_combout ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7 ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a6 ;
wire \SRRC_test|a1|sig_out[5]~28 ;
wire \SRRC_test|a1|sig_out[6]~30 ;
wire \SRRC_test|a1|sig_out[7]~31_combout ;
wire \SRRC_test|anti_up_2[8]~7_combout ;
wire \SRRC_test|af2|delay_p2[0][8]~q ;
wire \SRRC_test|af2|delay_p2[1][8]~feeder_combout ;
wire \SRRC_test|af2|delay_p2[1][8]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9 ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a8 ;
wire \SRRC_test|a1|sig_out[7]~32 ;
wire \SRRC_test|a1|sig_out[8]~34 ;
wire \SRRC_test|a1|sig_out[9]~35_combout ;
wire \SRRC_test|anti_up_2[10]~9_combout ;
wire \SRRC_test|af2|delay_p2[0][10]~q ;
wire \SRRC_test|af2|delay_p2[1][10]~feeder_combout ;
wire \SRRC_test|af2|delay_p2[1][10]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a10 ;
wire \SRRC_test|a1|sig_out[9]~36 ;
wire \SRRC_test|a1|sig_out[10]~37_combout ;
wire \SRRC_test|anti_up_2[11]~10_combout ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11 ;
wire \SRRC_test|a1|sig_out[10]~38 ;
wire \SRRC_test|a1|sig_out[11]~39_combout ;
wire \SRRC_test|anti_up_2[12]~11_combout ;
wire \SRRC_test|af2|delay_p2[0][12]~q ;
wire \SRRC_test|af2|delay_p2[1][12]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a14 ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a13 ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a12 ;
wire \SRRC_test|a1|sig_out[11]~40 ;
wire \SRRC_test|a1|sig_out[12]~42 ;
wire \SRRC_test|a1|sig_out[13]~44 ;
wire \SRRC_test|a1|sig_out[14]~45_combout ;
wire \SRRC_test|anti_up_2[15]~14_combout ;
wire \SRRC_test|af2|delay_p2[0][15]~q ;
wire \SRRC_test|af2|delay_p2[1][15]~q ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a16 ;
wire \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a15 ;
wire \SRRC_test|a1|sig_out[14]~46 ;
wire \SRRC_test|a1|sig_out[15]~48 ;
wire \SRRC_test|a1|sig_out[16]~49_combout ;
wire \SRRC_test|anti_up_2[17]~16_combout ;
wire \SRRC_test|af2|delay_p2[0][17]~q ;
wire \SRRC_test|af2|delay_p2[1][17]~feeder_combout ;
wire \SRRC_test|af2|delay_p2[1][17]~q ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \SRRC_test|a1|sig_out[15]~47_combout ;
wire \SRRC_test|anti_up_2[16]~15_combout ;
wire \SRRC_test|af2|delay_p2[0][16]~q ;
wire \SRRC_test|af2|delay_p2[1][16]~feeder_combout ;
wire \SRRC_test|af2|delay_p2[1][16]~q ;
wire \SRRC_test|a1|sig_out[13]~43_combout ;
wire \SRRC_test|anti_up_2[14]~13_combout ;
wire \SRRC_test|af2|delay_p2[0][14]~q ;
wire \SRRC_test|af2|delay_p2[1][14]~feeder_combout ;
wire \SRRC_test|af2|delay_p2[1][14]~q ;
wire \SRRC_test|a1|sig_out[12]~41_combout ;
wire \SRRC_test|anti_up_2[13]~12_combout ;
wire \SRRC_test|af2|delay_p2[0][13]~q ;
wire \SRRC_test|af2|delay_p2[1][13]~feeder_combout ;
wire \SRRC_test|af2|delay_p2[1][13]~q ;
wire \SRRC_test|af2|delay_p2[0][11]~q ;
wire \SRRC_test|af2|delay_p2[1][11]~q ;
wire \SRRC_test|a1|sig_out[8]~33_combout ;
wire \SRRC_test|anti_up_2[9]~8_combout ;
wire \SRRC_test|af2|delay_p2[0][9]~q ;
wire \SRRC_test|af2|delay_p2[1][9]~feeder_combout ;
wire \SRRC_test|af2|delay_p2[1][9]~q ;
wire \SRRC_test|a1|sig_out[6]~29_combout ;
wire \SRRC_test|anti_up_2[7]~6_combout ;
wire \SRRC_test|af2|delay_p2[0][7]~feeder_combout ;
wire \SRRC_test|af2|delay_p2[0][7]~q ;
wire \SRRC_test|af2|delay_p2[1][7]~feeder_combout ;
wire \SRRC_test|af2|delay_p2[1][7]~q ;
wire \SRRC_test|af2|delay_p2[0][6]~q ;
wire \SRRC_test|af2|delay_p2[1][6]~q ;
wire \SRRC_test|af2|delay_p2[0][4]~q ;
wire \SRRC_test|af2|delay_p2[1][4]~feeder_combout ;
wire \SRRC_test|af2|delay_p2[1][4]~q ;
wire \SRRC_test|af2|delay_p2[0][2]~feeder_combout ;
wire \SRRC_test|af2|delay_p2[0][2]~q ;
wire \SRRC_test|af2|delay_p2[1][2]~q ;
wire \SRRC_test|af2|delay_p1[0][1]~feeder_combout ;
wire \SRRC_test|af2|delay_p1[0][1]~q ;
wire \SRRC_test|af2|delay_p2[1][1]~feeder_combout ;
wire \SRRC_test|af2|delay_p2[1][1]~q ;
wire \SRRC_test|af2|delay_p3[0][0]~2 ;
wire \SRRC_test|af2|pipe_1[1]~18 ;
wire \SRRC_test|af2|pipe_1[2]~20 ;
wire \SRRC_test|af2|pipe_1[3]~22 ;
wire \SRRC_test|af2|pipe_1[4]~24 ;
wire \SRRC_test|af2|pipe_1[5]~26 ;
wire \SRRC_test|af2|pipe_1[6]~28 ;
wire \SRRC_test|af2|pipe_1[7]~30 ;
wire \SRRC_test|af2|pipe_1[8]~32 ;
wire \SRRC_test|af2|pipe_1[9]~34 ;
wire \SRRC_test|af2|pipe_1[10]~36 ;
wire \SRRC_test|af2|pipe_1[11]~38 ;
wire \SRRC_test|af2|pipe_1[12]~40 ;
wire \SRRC_test|af2|pipe_1[13]~42 ;
wire \SRRC_test|af2|pipe_1[14]~44 ;
wire \SRRC_test|af2|pipe_1[15]~46 ;
wire \SRRC_test|af2|pipe_1[16]~48 ;
wire \SRRC_test|af2|pipe_1[17]~49_combout ;
wire \SRRC_test|af2|delay_p3[1][17]~q ;
wire \SRRC_test|af2|adder_2[0]~1 ;
wire \SRRC_test|af2|adder_2[1]~3 ;
wire \SRRC_test|af2|adder_2[2]~5 ;
wire \SRRC_test|af2|adder_2[3]~7 ;
wire \SRRC_test|af2|adder_2[4]~9 ;
wire \SRRC_test|af2|adder_2[5]~11 ;
wire \SRRC_test|af2|adder_2[6]~13 ;
wire \SRRC_test|af2|adder_2[7]~15 ;
wire \SRRC_test|af2|adder_2[8]~17 ;
wire \SRRC_test|af2|adder_2[9]~19 ;
wire \SRRC_test|af2|adder_2[10]~21 ;
wire \SRRC_test|af2|adder_2[11]~23 ;
wire \SRRC_test|af2|adder_2[12]~25 ;
wire \SRRC_test|af2|adder_2[13]~27 ;
wire \SRRC_test|af2|adder_2[14]~29 ;
wire \SRRC_test|af2|adder_2[15]~31 ;
wire \SRRC_test|af2|adder_2[16]~33 ;
wire \SRRC_test|af2|adder_2[17]~34_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \SRRC_test|af2|pipe_1[16]~47_combout ;
wire \SRRC_test|af2|delay_p3[1][16]~q ;
wire \SRRC_test|af2|adder_2[16]~32_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \SRRC_test|af2|pipe_1[15]~45_combout ;
wire \SRRC_test|af2|delay_p3[1][15]~feeder_combout ;
wire \SRRC_test|af2|delay_p3[1][15]~q ;
wire \SRRC_test|af2|adder_2[15]~30_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \SRRC_test|af2|pipe_1[14]~43_combout ;
wire \SRRC_test|af2|delay_p3[1][14]~q ;
wire \SRRC_test|af2|adder_2[14]~28_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \SRRC_test|af2|pipe_1[13]~41_combout ;
wire \SRRC_test|af2|delay_p3[1][13]~q ;
wire \SRRC_test|af2|adder_2[13]~26_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \SRRC_test|af2|pipe_1[12]~39_combout ;
wire \SRRC_test|af2|delay_p3[1][12]~q ;
wire \SRRC_test|af2|adder_2[12]~24_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \SRRC_test|af2|pipe_1[11]~37_combout ;
wire \SRRC_test|af2|delay_p3[1][11]~q ;
wire \SRRC_test|af2|adder_2[11]~22_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \SRRC_test|af2|pipe_1[10]~35_combout ;
wire \SRRC_test|af2|delay_p3[1][10]~q ;
wire \SRRC_test|af2|adder_2[10]~20_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \SRRC_test|af2|pipe_1[9]~33_combout ;
wire \SRRC_test|af2|delay_p3[1][9]~q ;
wire \SRRC_test|af2|adder_2[9]~18_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \SRRC_test|af2|pipe_1[8]~31_combout ;
wire \SRRC_test|af2|delay_p3[1][8]~q ;
wire \SRRC_test|af2|adder_2[8]~16_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \SRRC_test|af2|pipe_1[7]~29_combout ;
wire \SRRC_test|af2|delay_p3[1][7]~q ;
wire \SRRC_test|af2|adder_2[7]~14_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \SRRC_test|af2|pipe_1[6]~27_combout ;
wire \SRRC_test|af2|delay_p3[1][6]~q ;
wire \SRRC_test|af2|adder_2[6]~12_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \SRRC_test|af2|pipe_1[5]~25_combout ;
wire \SRRC_test|af2|delay_p3[1][5]~q ;
wire \SRRC_test|af2|adder_2[5]~10_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \SRRC_test|af2|pipe_1[4]~23_combout ;
wire \SRRC_test|af2|delay_p3[1][4]~q ;
wire \SRRC_test|af2|adder_2[4]~8_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \SRRC_test|af2|pipe_1[3]~21_combout ;
wire \SRRC_test|af2|delay_p3[1][3]~q ;
wire \SRRC_test|af2|adder_2[3]~6_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \SRRC_test|af2|pipe_1[2]~19_combout ;
wire \SRRC_test|af2|delay_p3[1][2]~q ;
wire \SRRC_test|af2|adder_2[2]~4_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \SRRC_test|af2|pipe_1[1]~17_combout ;
wire \SRRC_test|af2|delay_p3[1][1]~q ;
wire \SRRC_test|af2|adder_2[1]~2_combout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_mult1~dataout ;
wire \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \SRRC_test|af2|delay_p3[0][0]~1_combout ;
wire \SRRC_test|af2|delay_p3[0][0]~q ;
wire \SRRC_test|af2|delay_p4[1][2]~feeder_combout ;
wire \SRRC_test|af2|delay_p4[1][2]~q ;
wire \SRRC_test|af2|delay_p4[1][4]~q ;
wire \SRRC_test|af2|delay_p4[1][6]~q ;
wire \SRRC_test|af2|delay_p4[1][7]~feeder_combout ;
wire \SRRC_test|af2|delay_p4[1][7]~q ;
wire \SRRC_test|af2|delay_p4[1][8]~q ;
wire \SRRC_test|af2|delay_p4[1][9]~q ;
wire \SRRC_test|af2|delay_p4[1][10]~feeder_combout ;
wire \SRRC_test|af2|delay_p4[1][10]~q ;
wire \SRRC_test|af2|delay_p4[1][11]~q ;
wire \SRRC_test|af2|delay_p4[1][13]~feeder_combout ;
wire \SRRC_test|af2|delay_p4[1][13]~q ;
wire \SRRC_test|af2|delay_p4[1][14]~q ;
wire \SRRC_test|af2|delay_p4[1][15]~q ;
wire \SRRC_test|af2|delay_p4[1][12]~q ;
wire \SRRC_test|af2|delay_p4[1][5]~feeder_combout ;
wire \SRRC_test|af2|delay_p4[1][5]~q ;
wire \SRRC_test|af2|delay_p4[1][3]~feeder_combout ;
wire \SRRC_test|af2|delay_p4[1][3]~q ;
wire \SRRC_test|af2|delay_p4[1][1]~feeder_combout ;
wire \SRRC_test|af2|delay_p4[1][1]~q ;
wire \SRRC_test|af2|delay_p4[1][0]~feeder_combout ;
wire \SRRC_test|af2|delay_p4[1][0]~q ;
wire \SRRC_test|af2|pipe_2[0]~2 ;
wire \SRRC_test|af2|delay_p5[0][1]~18 ;
wire \SRRC_test|af2|delay_p5[0][2]~20 ;
wire \SRRC_test|af2|delay_p5[0][3]~22 ;
wire \SRRC_test|af2|delay_p5[0][4]~24 ;
wire \SRRC_test|af2|delay_p5[0][5]~26 ;
wire \SRRC_test|af2|delay_p5[0][6]~28 ;
wire \SRRC_test|af2|delay_p5[0][7]~30 ;
wire \SRRC_test|af2|delay_p5[0][8]~32 ;
wire \SRRC_test|af2|delay_p5[0][9]~34 ;
wire \SRRC_test|af2|delay_p5[0][10]~36 ;
wire \SRRC_test|af2|delay_p5[0][11]~38 ;
wire \SRRC_test|af2|delay_p5[0][12]~40 ;
wire \SRRC_test|af2|delay_p5[0][13]~42 ;
wire \SRRC_test|af2|delay_p5[0][14]~44 ;
wire \SRRC_test|af2|delay_p5[0][15]~45_combout ;
wire \SRRC_test|af2|delay_p5[0][15]~q ;
wire \SRRC_test|af2|delay_p5[1][15]~q ;
wire \SRRC_test|af2|adder_4[0]~1 ;
wire \SRRC_test|af2|adder_4[1]~3 ;
wire \SRRC_test|af2|adder_4[2]~5 ;
wire \SRRC_test|af2|adder_4[3]~7 ;
wire \SRRC_test|af2|adder_4[4]~9 ;
wire \SRRC_test|af2|adder_4[5]~11 ;
wire \SRRC_test|af2|adder_4[6]~13 ;
wire \SRRC_test|af2|adder_4[7]~15 ;
wire \SRRC_test|af2|adder_4[8]~17 ;
wire \SRRC_test|af2|adder_4[9]~19 ;
wire \SRRC_test|af2|adder_4[10]~21 ;
wire \SRRC_test|af2|adder_4[11]~23 ;
wire \SRRC_test|af2|adder_4[12]~25 ;
wire \SRRC_test|af2|adder_4[13]~27 ;
wire \SRRC_test|af2|adder_4[14]~29 ;
wire \SRRC_test|af2|adder_4[15]~30_combout ;
wire \SRRC_test|af2|delay_p4[1][16]~feeder_combout ;
wire \SRRC_test|af2|delay_p4[1][16]~q ;
wire \SRRC_test|af2|delay_p5[0][15]~46 ;
wire \SRRC_test|af2|delay_p5[0][16]~47_combout ;
wire \SRRC_test|af2|delay_p5[0][16]~q ;
wire \SRRC_test|af2|delay_p5[1][16]~q ;
wire \SRRC_test|af2|adder_4[15]~31 ;
wire \SRRC_test|af2|adder_4[16]~32_combout ;
wire \SRRC_test|af2|delay_p5[1][17]~q ;
wire \SRRC_test|af2|adder_4[16]~33 ;
wire \SRRC_test|af2|adder_4[17]~34_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT31 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT32 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT33 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~0 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~1 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT32 ;
wire \SRRC_test|af2|delay_p5[0][14]~43_combout ;
wire \SRRC_test|af2|delay_p5[0][14]~q ;
wire \SRRC_test|af2|delay_p5[1][14]~q ;
wire \SRRC_test|af2|adder_4[14]~28_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT31 ;
wire \SRRC_test|af2|delay_p5[0][13]~41_combout ;
wire \SRRC_test|af2|delay_p5[0][13]~q ;
wire \SRRC_test|af2|delay_p5[1][13]~q ;
wire \SRRC_test|af2|adder_4[13]~26_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \SRRC_test|af2|delay_p5[0][12]~39_combout ;
wire \SRRC_test|af2|delay_p5[0][12]~q ;
wire \SRRC_test|af2|delay_p5[1][12]~q ;
wire \SRRC_test|af2|adder_4[12]~24_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \SRRC_test|af2|delay_p5[0][11]~37_combout ;
wire \SRRC_test|af2|delay_p5[0][11]~q ;
wire \SRRC_test|af2|delay_p5[1][11]~q ;
wire \SRRC_test|af2|adder_4[11]~22_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \SRRC_test|af2|delay_p5[0][10]~35_combout ;
wire \SRRC_test|af2|delay_p5[0][10]~q ;
wire \SRRC_test|af2|delay_p5[1][10]~q ;
wire \SRRC_test|af2|adder_4[10]~20_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \SRRC_test|af2|delay_p5[0][9]~33_combout ;
wire \SRRC_test|af2|delay_p5[0][9]~q ;
wire \SRRC_test|af2|delay_p5[1][9]~q ;
wire \SRRC_test|af2|adder_4[9]~18_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \SRRC_test|af2|delay_p5[0][8]~31_combout ;
wire \SRRC_test|af2|delay_p5[0][8]~q ;
wire \SRRC_test|af2|delay_p5[1][8]~q ;
wire \SRRC_test|af2|adder_4[8]~16_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \SRRC_test|af2|delay_p5[0][7]~29_combout ;
wire \SRRC_test|af2|delay_p5[0][7]~q ;
wire \SRRC_test|af2|delay_p5[1][7]~q ;
wire \SRRC_test|af2|adder_4[7]~14_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \SRRC_test|af2|delay_p5[0][6]~27_combout ;
wire \SRRC_test|af2|delay_p5[0][6]~q ;
wire \SRRC_test|af2|delay_p5[1][6]~q ;
wire \SRRC_test|af2|adder_4[6]~12_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \SRRC_test|af2|delay_p5[0][5]~25_combout ;
wire \SRRC_test|af2|delay_p5[0][5]~q ;
wire \SRRC_test|af2|delay_p5[1][5]~q ;
wire \SRRC_test|af2|adder_4[5]~10_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \SRRC_test|af2|delay_p5[0][4]~23_combout ;
wire \SRRC_test|af2|delay_p5[0][4]~q ;
wire \SRRC_test|af2|delay_p5[1][4]~q ;
wire \SRRC_test|af2|adder_4[4]~8_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \SRRC_test|af2|delay_p5[0][3]~21_combout ;
wire \SRRC_test|af2|delay_p5[0][3]~q ;
wire \SRRC_test|af2|delay_p5[1][3]~q ;
wire \SRRC_test|af2|adder_4[3]~6_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \SRRC_test|af2|delay_p5[0][2]~19_combout ;
wire \SRRC_test|af2|delay_p5[0][2]~q ;
wire \SRRC_test|af2|delay_p5[1][2]~q ;
wire \SRRC_test|af2|adder_4[2]~4_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \SRRC_test|af2|delay_p5[0][1]~17_combout ;
wire \SRRC_test|af2|delay_p5[0][1]~q ;
wire \SRRC_test|af2|delay_p5[1][1]~q ;
wire \SRRC_test|af2|adder_4[1]~2_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \SRRC_test|af2|pipe_2[0]~1_combout ;
wire \SRRC_test|af2|delay_p5[1][0]~q ;
wire \SRRC_test|af2|adder_4[0]~0_combout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_mult1~dataout ;
wire \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT33 ;
wire \SRRC_test|af2|delay_p4[1][17]~feeder_combout ;
wire \SRRC_test|af2|delay_p4[1][17]~q ;
wire \SRRC_test|af2|delay_p5[0][16]~48 ;
wire \SRRC_test|af2|delay_p5[0][17]~49_combout ;
wire \SRRC_test|af2|delay_p5[0][17]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[0]~feeder_combout ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1]~0_combout ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a33 ;
wire \SRRC_test|af2|sig_out[1]~18_cout ;
wire \SRRC_test|af2|sig_out[1]~19_combout ;
wire \SRRC_test|a2|delay_p1[0][1]~q ;
wire \SRRC_test|a2|delay_p2[1][1]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[1][1]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32 ;
wire \SRRC_test|af2|sig_out[1]~20 ;
wire \SRRC_test|af2|sig_out[2]~21_combout ;
wire \SRRC_test|a2|delay_p2[0][2]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[0][2]~q ;
wire \SRRC_test|a2|delay_p2[1][2]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[1][2]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a31 ;
wire \SRRC_test|af2|sig_out[2]~22 ;
wire \SRRC_test|af2|sig_out[3]~23_combout ;
wire \SRRC_test|a2|delay_p2[0][3]~q ;
wire \SRRC_test|a2|delay_p2[1][3]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[1][3]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30 ;
wire \SRRC_test|af2|sig_out[3]~24 ;
wire \SRRC_test|af2|sig_out[4]~25_combout ;
wire \SRRC_test|a2|delay_p2[0][4]~q ;
wire \SRRC_test|a2|delay_p2[1][4]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[1][4]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a29 ;
wire \SRRC_test|af2|sig_out[4]~26 ;
wire \SRRC_test|af2|sig_out[5]~27_combout ;
wire \SRRC_test|a2|delay_p2[0][5]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[0][5]~q ;
wire \SRRC_test|a2|delay_p2[1][5]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[1][5]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a28 ;
wire \SRRC_test|af2|sig_out[5]~28 ;
wire \SRRC_test|af2|sig_out[6]~29_combout ;
wire \SRRC_test|a2|delay_p2[0][6]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[0][6]~q ;
wire \SRRC_test|a2|delay_p2[1][6]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a27 ;
wire \SRRC_test|af2|sig_out[6]~30 ;
wire \SRRC_test|af2|sig_out[7]~31_combout ;
wire \SRRC_test|a2|delay_p2[0][7]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[0][7]~q ;
wire \SRRC_test|a2|delay_p2[1][7]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[1][7]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a26 ;
wire \SRRC_test|af2|sig_out[7]~32 ;
wire \SRRC_test|af2|sig_out[8]~33_combout ;
wire \SRRC_test|a2|delay_p2[0][8]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[0][8]~q ;
wire \SRRC_test|a2|delay_p2[1][8]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[1][8]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a25 ;
wire \SRRC_test|af2|sig_out[8]~34 ;
wire \SRRC_test|af2|sig_out[9]~35_combout ;
wire \SRRC_test|a2|delay_p2[0][9]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[0][9]~q ;
wire \SRRC_test|a2|delay_p2[1][9]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[1][9]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24 ;
wire \SRRC_test|af2|sig_out[9]~36 ;
wire \SRRC_test|af2|sig_out[10]~37_combout ;
wire \SRRC_test|a2|delay_p2[0][10]~q ;
wire \SRRC_test|a2|delay_p2[1][10]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[1][10]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a23 ;
wire \SRRC_test|af2|sig_out[10]~38 ;
wire \SRRC_test|af2|sig_out[11]~39_combout ;
wire \SRRC_test|a2|delay_p2[0][11]~q ;
wire \SRRC_test|a2|delay_p2[1][11]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a22 ;
wire \SRRC_test|af2|sig_out[11]~40 ;
wire \SRRC_test|af2|sig_out[12]~41_combout ;
wire \SRRC_test|a2|delay_p2[0][12]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[0][12]~q ;
wire \SRRC_test|a2|delay_p2[1][12]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[1][12]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a21 ;
wire \SRRC_test|af2|sig_out[12]~42 ;
wire \SRRC_test|af2|sig_out[13]~43_combout ;
wire \SRRC_test|a2|delay_p2[0][13]~q ;
wire \SRRC_test|a2|delay_p2[1][13]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[1][13]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20 ;
wire \SRRC_test|af2|sig_out[13]~44 ;
wire \SRRC_test|af2|sig_out[14]~45_combout ;
wire \SRRC_test|a2|delay_p2[0][14]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[0][14]~q ;
wire \SRRC_test|a2|delay_p2[1][14]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[1][14]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a19 ;
wire \SRRC_test|af2|sig_out[14]~46 ;
wire \SRRC_test|af2|sig_out[15]~47_combout ;
wire \SRRC_test|a2|delay_p2[0][15]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[0][15]~q ;
wire \SRRC_test|a2|delay_p2[1][15]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[1][15]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18 ;
wire \SRRC_test|af2|sig_out[15]~48 ;
wire \SRRC_test|af2|sig_out[16]~49_combout ;
wire \SRRC_test|a2|delay_p2[0][16]~q ;
wire \SRRC_test|a2|delay_p2[1][16]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17 ;
wire \SRRC_test|af2|sig_out[16]~50 ;
wire \SRRC_test|af2|sig_out[17]~51_combout ;
wire \SRRC_test|a2|delay_p2[0][17]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[0][17]~q ;
wire \SRRC_test|a2|delay_p2[1][17]~feeder_combout ;
wire \SRRC_test|a2|delay_p2[1][17]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a12 ;
wire \SRRC_test|a2|delay_p4[0][0]~q ;
wire \SRRC_test|a2|adder_2[0]~0_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \SRRC_test|a2|delay_p3[0][0]~2 ;
wire \SRRC_test|a2|pipe_1[1]~18 ;
wire \SRRC_test|a2|pipe_1[2]~20 ;
wire \SRRC_test|a2|pipe_1[3]~22 ;
wire \SRRC_test|a2|pipe_1[4]~24 ;
wire \SRRC_test|a2|pipe_1[5]~26 ;
wire \SRRC_test|a2|pipe_1[6]~28 ;
wire \SRRC_test|a2|pipe_1[7]~30 ;
wire \SRRC_test|a2|pipe_1[8]~32 ;
wire \SRRC_test|a2|pipe_1[9]~34 ;
wire \SRRC_test|a2|pipe_1[10]~36 ;
wire \SRRC_test|a2|pipe_1[11]~38 ;
wire \SRRC_test|a2|pipe_1[12]~40 ;
wire \SRRC_test|a2|pipe_1[13]~42 ;
wire \SRRC_test|a2|pipe_1[14]~44 ;
wire \SRRC_test|a2|pipe_1[15]~46 ;
wire \SRRC_test|a2|pipe_1[16]~48 ;
wire \SRRC_test|a2|pipe_1[17]~49_combout ;
wire \SRRC_test|a2|delay_p3[1][17]~q ;
wire \SRRC_test|a2|adder_2[0]~1 ;
wire \SRRC_test|a2|adder_2[1]~3 ;
wire \SRRC_test|a2|adder_2[2]~5 ;
wire \SRRC_test|a2|adder_2[3]~7 ;
wire \SRRC_test|a2|adder_2[4]~9 ;
wire \SRRC_test|a2|adder_2[5]~11 ;
wire \SRRC_test|a2|adder_2[6]~13 ;
wire \SRRC_test|a2|adder_2[7]~15 ;
wire \SRRC_test|a2|adder_2[8]~17 ;
wire \SRRC_test|a2|adder_2[9]~19 ;
wire \SRRC_test|a2|adder_2[10]~21 ;
wire \SRRC_test|a2|adder_2[11]~23 ;
wire \SRRC_test|a2|adder_2[12]~25 ;
wire \SRRC_test|a2|adder_2[13]~27 ;
wire \SRRC_test|a2|adder_2[14]~29 ;
wire \SRRC_test|a2|adder_2[15]~31 ;
wire \SRRC_test|a2|adder_2[16]~33 ;
wire \SRRC_test|a2|adder_2[17]~34_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \SRRC_test|a2|pipe_1[16]~47_combout ;
wire \SRRC_test|a2|delay_p3[1][16]~q ;
wire \SRRC_test|a2|adder_2[16]~32_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \SRRC_test|a2|pipe_1[15]~45_combout ;
wire \SRRC_test|a2|delay_p3[1][15]~q ;
wire \SRRC_test|a2|adder_2[15]~30_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \SRRC_test|a2|pipe_1[14]~43_combout ;
wire \SRRC_test|a2|delay_p3[1][14]~q ;
wire \SRRC_test|a2|adder_2[14]~28_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \SRRC_test|a2|pipe_1[13]~41_combout ;
wire \SRRC_test|a2|delay_p3[1][13]~q ;
wire \SRRC_test|a2|adder_2[13]~26_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \SRRC_test|a2|pipe_1[12]~39_combout ;
wire \SRRC_test|a2|delay_p3[1][12]~q ;
wire \SRRC_test|a2|adder_2[12]~24_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \SRRC_test|a2|pipe_1[11]~37_combout ;
wire \SRRC_test|a2|delay_p3[1][11]~q ;
wire \SRRC_test|a2|adder_2[11]~22_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \SRRC_test|a2|pipe_1[10]~35_combout ;
wire \SRRC_test|a2|delay_p3[1][10]~q ;
wire \SRRC_test|a2|adder_2[10]~20_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \SRRC_test|a2|pipe_1[9]~33_combout ;
wire \SRRC_test|a2|delay_p3[1][9]~q ;
wire \SRRC_test|a2|adder_2[9]~18_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \SRRC_test|a2|pipe_1[8]~31_combout ;
wire \SRRC_test|a2|delay_p3[1][8]~q ;
wire \SRRC_test|a2|adder_2[8]~16_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \SRRC_test|a2|pipe_1[7]~29_combout ;
wire \SRRC_test|a2|delay_p3[1][7]~q ;
wire \SRRC_test|a2|adder_2[7]~14_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \SRRC_test|a2|pipe_1[6]~27_combout ;
wire \SRRC_test|a2|delay_p3[1][6]~q ;
wire \SRRC_test|a2|adder_2[6]~12_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \SRRC_test|a2|pipe_1[5]~25_combout ;
wire \SRRC_test|a2|delay_p3[1][5]~q ;
wire \SRRC_test|a2|adder_2[5]~10_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \SRRC_test|a2|pipe_1[4]~23_combout ;
wire \SRRC_test|a2|delay_p3[1][4]~feeder_combout ;
wire \SRRC_test|a2|delay_p3[1][4]~q ;
wire \SRRC_test|a2|adder_2[4]~8_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \SRRC_test|a2|pipe_1[3]~21_combout ;
wire \SRRC_test|a2|delay_p3[1][3]~q ;
wire \SRRC_test|a2|adder_2[3]~6_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \SRRC_test|a2|pipe_1[2]~19_combout ;
wire \SRRC_test|a2|delay_p3[1][2]~feeder_combout ;
wire \SRRC_test|a2|delay_p3[1][2]~q ;
wire \SRRC_test|a2|adder_2[2]~4_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \SRRC_test|a2|pipe_1[1]~17_combout ;
wire \SRRC_test|a2|delay_p3[1][1]~q ;
wire \SRRC_test|a2|adder_2[1]~2_combout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_mult1~dataout ;
wire \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \SRRC_test|a2|delay_p3[0][0]~1_combout ;
wire \SRRC_test|a2|delay_p3[0][0]~q ;
wire \SRRC_test|a2|delay_p4[1][1]~q ;
wire \SRRC_test|a2|delay_p5[1][4]~q ;
wire \SRRC_test|a2|adder_4[0]~1 ;
wire \SRRC_test|a2|adder_4[1]~3 ;
wire \SRRC_test|a2|adder_4[2]~5 ;
wire \SRRC_test|a2|adder_4[3]~7 ;
wire \SRRC_test|a2|adder_4[4]~8_combout ;
wire \SRRC_test|a2|delay_p4[1][6]~q ;
wire \SRRC_test|a2|delay_p4[1][9]~q ;
wire \SRRC_test|a2|delay_p4[1][10]~feeder_combout ;
wire \SRRC_test|a2|delay_p4[1][10]~q ;
wire \SRRC_test|a2|delay_p4[1][11]~q ;
wire \SRRC_test|a2|delay_p4[1][14]~q ;
wire \SRRC_test|a2|delay_p4[1][16]~feeder_combout ;
wire \SRRC_test|a2|delay_p4[1][16]~q ;
wire \SRRC_test|a2|delay_p4[1][15]~feeder_combout ;
wire \SRRC_test|a2|delay_p4[1][15]~q ;
wire \SRRC_test|a2|delay_p4[1][13]~q ;
wire \SRRC_test|a2|delay_p4[1][12]~q ;
wire \SRRC_test|a2|delay_p4[1][8]~q ;
wire \SRRC_test|a2|delay_p4[1][7]~feeder_combout ;
wire \SRRC_test|a2|delay_p4[1][7]~q ;
wire \SRRC_test|a2|delay_p4[1][5]~feeder_combout ;
wire \SRRC_test|a2|delay_p4[1][5]~q ;
wire \SRRC_test|a2|delay_p4[1][4]~feeder_combout ;
wire \SRRC_test|a2|delay_p4[1][4]~q ;
wire \SRRC_test|a2|delay_p4[1][3]~feeder_combout ;
wire \SRRC_test|a2|delay_p4[1][3]~q ;
wire \SRRC_test|a2|delay_p4[1][2]~feeder_combout ;
wire \SRRC_test|a2|delay_p4[1][2]~q ;
wire \SRRC_test|a2|delay_p4[1][0]~q ;
wire \SRRC_test|a2|pipe_2[0]~2 ;
wire \SRRC_test|a2|delay_p5[0][1]~18 ;
wire \SRRC_test|a2|delay_p5[0][2]~20 ;
wire \SRRC_test|a2|delay_p5[0][3]~22 ;
wire \SRRC_test|a2|delay_p5[0][4]~24 ;
wire \SRRC_test|a2|delay_p5[0][5]~26 ;
wire \SRRC_test|a2|delay_p5[0][6]~28 ;
wire \SRRC_test|a2|delay_p5[0][7]~30 ;
wire \SRRC_test|a2|delay_p5[0][8]~32 ;
wire \SRRC_test|a2|delay_p5[0][9]~34 ;
wire \SRRC_test|a2|delay_p5[0][10]~36 ;
wire \SRRC_test|a2|delay_p5[0][11]~38 ;
wire \SRRC_test|a2|delay_p5[0][12]~40 ;
wire \SRRC_test|a2|delay_p5[0][13]~42 ;
wire \SRRC_test|a2|delay_p5[0][14]~44 ;
wire \SRRC_test|a2|delay_p5[0][15]~46 ;
wire \SRRC_test|a2|delay_p5[0][16]~47_combout ;
wire \SRRC_test|a2|delay_p5[0][16]~q ;
wire \SRRC_test|a2|delay_p5[1][16]~q ;
wire \SRRC_test|a2|adder_4[4]~9 ;
wire \SRRC_test|a2|adder_4[5]~11 ;
wire \SRRC_test|a2|adder_4[6]~13 ;
wire \SRRC_test|a2|adder_4[7]~15 ;
wire \SRRC_test|a2|adder_4[8]~17 ;
wire \SRRC_test|a2|adder_4[9]~19 ;
wire \SRRC_test|a2|adder_4[10]~21 ;
wire \SRRC_test|a2|adder_4[11]~23 ;
wire \SRRC_test|a2|adder_4[12]~25 ;
wire \SRRC_test|a2|adder_4[13]~27 ;
wire \SRRC_test|a2|adder_4[14]~29 ;
wire \SRRC_test|a2|adder_4[15]~31 ;
wire \SRRC_test|a2|adder_4[16]~32_combout ;
wire \SRRC_test|a2|delay_p4[1][17]~feeder_combout ;
wire \SRRC_test|a2|delay_p4[1][17]~q ;
wire \SRRC_test|a2|delay_p5[0][16]~48 ;
wire \SRRC_test|a2|delay_p5[0][17]~49_combout ;
wire \SRRC_test|a2|delay_p5[0][17]~q ;
wire \SRRC_test|a2|delay_p5[1][17]~q ;
wire \SRRC_test|a2|adder_4[16]~33 ;
wire \SRRC_test|a2|adder_4[17]~34_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT31 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT32 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT33 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~0 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~1 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT33 ;
wire \SRRC_test|a2|delay_p5[0][15]~45_combout ;
wire \SRRC_test|a2|delay_p5[0][15]~q ;
wire \SRRC_test|a2|delay_p5[1][15]~q ;
wire \SRRC_test|a2|adder_4[15]~30_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT32 ;
wire \SRRC_test|a2|delay_p5[0][14]~43_combout ;
wire \SRRC_test|a2|delay_p5[0][14]~q ;
wire \SRRC_test|a2|delay_p5[1][14]~q ;
wire \SRRC_test|a2|adder_4[14]~28_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT31 ;
wire \SRRC_test|a2|delay_p5[0][13]~41_combout ;
wire \SRRC_test|a2|delay_p5[0][13]~q ;
wire \SRRC_test|a2|delay_p5[1][13]~q ;
wire \SRRC_test|a2|adder_4[13]~26_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \SRRC_test|a2|delay_p5[0][12]~39_combout ;
wire \SRRC_test|a2|delay_p5[0][12]~q ;
wire \SRRC_test|a2|delay_p5[1][12]~q ;
wire \SRRC_test|a2|adder_4[12]~24_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \SRRC_test|a2|delay_p5[0][11]~37_combout ;
wire \SRRC_test|a2|delay_p5[0][11]~q ;
wire \SRRC_test|a2|delay_p5[1][11]~q ;
wire \SRRC_test|a2|adder_4[11]~22_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \SRRC_test|a2|delay_p5[0][10]~35_combout ;
wire \SRRC_test|a2|delay_p5[0][10]~q ;
wire \SRRC_test|a2|delay_p5[1][10]~q ;
wire \SRRC_test|a2|adder_4[10]~20_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \SRRC_test|a2|delay_p5[0][9]~33_combout ;
wire \SRRC_test|a2|delay_p5[0][9]~q ;
wire \SRRC_test|a2|delay_p5[1][9]~q ;
wire \SRRC_test|a2|adder_4[9]~18_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \SRRC_test|a2|delay_p5[0][8]~31_combout ;
wire \SRRC_test|a2|delay_p5[0][8]~q ;
wire \SRRC_test|a2|delay_p5[1][8]~q ;
wire \SRRC_test|a2|adder_4[8]~16_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \SRRC_test|a2|delay_p5[0][7]~29_combout ;
wire \SRRC_test|a2|delay_p5[0][7]~q ;
wire \SRRC_test|a2|delay_p5[1][7]~q ;
wire \SRRC_test|a2|adder_4[7]~14_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \SRRC_test|a2|delay_p5[0][6]~27_combout ;
wire \SRRC_test|a2|delay_p5[0][6]~q ;
wire \SRRC_test|a2|delay_p5[1][6]~q ;
wire \SRRC_test|a2|adder_4[6]~12_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \SRRC_test|a2|delay_p5[0][5]~25_combout ;
wire \SRRC_test|a2|delay_p5[0][5]~q ;
wire \SRRC_test|a2|delay_p5[1][5]~q ;
wire \SRRC_test|a2|adder_4[5]~10_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \SRRC_test|a2|delay_p5[0][3]~21_combout ;
wire \SRRC_test|a2|delay_p5[0][3]~q ;
wire \SRRC_test|a2|delay_p5[1][3]~q ;
wire \SRRC_test|a2|adder_4[3]~6_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \SRRC_test|a2|delay_p5[0][2]~19_combout ;
wire \SRRC_test|a2|delay_p5[0][2]~q ;
wire \SRRC_test|a2|delay_p5[1][2]~q ;
wire \SRRC_test|a2|adder_4[2]~4_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \SRRC_test|a2|delay_p5[0][1]~17_combout ;
wire \SRRC_test|a2|delay_p5[0][1]~q ;
wire \SRRC_test|a2|delay_p5[1][1]~q ;
wire \SRRC_test|a2|adder_4[1]~2_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \SRRC_test|a2|pipe_2[0]~1_combout ;
wire \SRRC_test|a2|delay_p5[1][0]~q ;
wire \SRRC_test|a2|adder_4[0]~0_combout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_mult1~dataout ;
wire \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \SRRC_test|a2|delay_p5[0][4]~23_combout ;
wire \SRRC_test|a2|delay_p5[0][4]~q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a13 ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a14 ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a15 ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a16 ;
wire \SRRC_test|a2|sig_out[4]~15_cout ;
wire \SRRC_test|a2|sig_out[4]~17_cout ;
wire \SRRC_test|a2|sig_out[4]~19_cout ;
wire \SRRC_test|a2|sig_out[4]~21_cout ;
wire \SRRC_test|a2|sig_out[4]~22_combout ;
wire \DAC_DB[0]~reg0_q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11 ;
wire \SRRC_test|a2|sig_out[4]~23 ;
wire \SRRC_test|a2|sig_out[5]~24_combout ;
wire \DAC_DB[1]~reg0feeder_combout ;
wire \DAC_DB[1]~reg0_q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a10 ;
wire \SRRC_test|a2|sig_out[5]~25 ;
wire \SRRC_test|a2|sig_out[6]~26_combout ;
wire \DAC_DB[2]~reg0_q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9 ;
wire \SRRC_test|a2|sig_out[6]~27 ;
wire \SRRC_test|a2|sig_out[7]~28_combout ;
wire \DAC_DB[3]~reg0feeder_combout ;
wire \DAC_DB[3]~reg0_q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a8 ;
wire \SRRC_test|a2|sig_out[7]~29 ;
wire \SRRC_test|a2|sig_out[8]~30_combout ;
wire \DAC_DB[4]~reg0_q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7 ;
wire \SRRC_test|a2|sig_out[8]~31 ;
wire \SRRC_test|a2|sig_out[9]~32_combout ;
wire \DAC_DB[5]~reg0feeder_combout ;
wire \DAC_DB[5]~reg0_q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a6 ;
wire \SRRC_test|a2|sig_out[9]~33 ;
wire \SRRC_test|a2|sig_out[10]~34_combout ;
wire \DAC_DB[6]~reg0feeder_combout ;
wire \DAC_DB[6]~reg0_q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5 ;
wire \SRRC_test|a2|sig_out[10]~35 ;
wire \SRRC_test|a2|sig_out[11]~36_combout ;
wire \DAC_DB[7]~reg0_q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a4 ;
wire \SRRC_test|a2|sig_out[11]~37 ;
wire \SRRC_test|a2|sig_out[12]~38_combout ;
wire \DAC_DB[8]~reg0feeder_combout ;
wire \DAC_DB[8]~reg0_q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3 ;
wire \SRRC_test|a2|sig_out[12]~39 ;
wire \SRRC_test|a2|sig_out[13]~40_combout ;
wire \DAC_DB[9]~reg0_q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a2 ;
wire \SRRC_test|a2|sig_out[13]~41 ;
wire \SRRC_test|a2|sig_out[14]~42_combout ;
wire \DAC_DB[10]~reg0feeder_combout ;
wire \DAC_DB[10]~reg0_q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a1 ;
wire \SRRC_test|a2|sig_out[14]~43 ;
wire \SRRC_test|a2|sig_out[15]~44_combout ;
wire \DAC_DB[11]~reg0feeder_combout ;
wire \DAC_DB[11]~reg0_q ;
wire \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ;
wire \SRRC_test|a2|sig_out[15]~45 ;
wire \SRRC_test|a2|sig_out[16]~46_combout ;
wire \DAC_DB[12]~reg0_q ;
wire \SRRC_test|a2|sig_out[16]~47 ;
wire \SRRC_test|a2|sig_out[17]~48_combout ;
wire \SRRC_test|output_to_DAC[13]~outputINV_combout ;
wire \DAC_DB[13]~reg0_q ;
wire [13:0] registered_ADC_B;
wire [4:0] \SRRC_test|cb1|counter ;
wire [17:0] \SRRC_test|a2|pipe_1 ;
wire [17:0] \SRRC_test|af1|sig_out ;
wire [21:0] \SRRC_test|mlfsr|q ;
wire [17:0] \SRRC_test|a1|pipe_2 ;
wire [13:0] registered_ADC_A;
wire [17:0] \SRRC_test|a2|sig_out ;
wire [17:0] \SRRC_test|a2|pipe_2 ;
wire [17:0] \SRRC_test|af2|sig_out ;
wire [17:0] \SRRC_test|af2|pipe_2 ;
wire [17:0] \SRRC_test|a1|sig_out ;
wire [17:0] \SRRC_test|af2|pipe_1 ;
wire [1:0] \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [17:0] \SRRC_test|a1|pipe_1 ;
wire [17:0] \SRRC_test|af1|pipe_2 ;
wire [4:0] \SRRC_test|count ;
wire [17:0] \SRRC_test|mapped_lfsr ;
wire [1:0] \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a ;
wire [1:0] \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [1:0] \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a ;

wire [35:0] \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus ;
wire [35:0] \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus ;
wire [35:0] \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [0];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a1  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [1];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a2  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [2];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [3];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a4  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [4];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [5];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a6  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [6];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [7];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a8  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [8];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [9];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a10  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [10];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [11];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a12  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [12];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a13  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [13];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a14  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [14];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a15  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [15];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a16  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [16];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [17];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [18];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a19  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [19];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [20];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a21  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [21];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a22  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [22];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a23  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [23];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [24];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a25  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [25];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a26  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [26];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a27  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [27];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a28  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [28];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a29  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [29];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [30];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a31  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [31];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [32];
assign \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a33  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [33];

assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~0  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~1  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~dataout  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT1  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT2  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT3  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT4  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT5  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT6  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT7  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT8  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT9  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT10  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT11  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT12  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT13  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT14  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT15  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT16  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT17  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT18  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT19  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT20  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT21  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT22  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT23  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT24  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT25  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT26  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT27  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT28  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT29  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT30  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT31  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT32  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT33  = \SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~0  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~1  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~dataout  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT1  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT2  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT3  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT4  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT5  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT6  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT7  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT8  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT9  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT10  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT11  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT12  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT13  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT14  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT15  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT16  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT17  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT18  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT19  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT20  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT21  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT22  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT23  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT24  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT25  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT26  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT27  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT28  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT29  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT30  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT31  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT32  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT33  = \SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~dataout  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT1  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT2  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT3  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT4  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT5  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT6  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT7  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT8  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT9  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT10  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT11  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT12  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT13  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT14  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT15  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT16  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT17  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT18  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT19  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT20  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT21  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT22  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT23  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT24  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT25  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT26  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT27  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT28  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT29  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT30  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT31  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT32  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT33  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT34  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT35  = \SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~0  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~1  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~dataout  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT1  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT2  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT3  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT4  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT5  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT6  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT7  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT8  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT9  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT10  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT11  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT12  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT13  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT14  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT15  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT16  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT17  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT18  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT19  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT20  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT21  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT22  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT23  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT24  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT25  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT26  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT27  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT28  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT29  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT30  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT31  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT32  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT33  = \SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~dataout  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT1  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT2  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT3  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT4  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT5  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT6  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT7  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT8  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT9  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT10  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT11  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT12  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT13  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT14  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT15  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT16  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT17  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT18  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT19  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT20  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT21  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT22  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT23  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT24  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT25  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT26  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT27  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT28  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT29  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT30  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT31  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT32  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT33  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT34  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT35  = \SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~0  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~1  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~dataout  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT1  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT2  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT3  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT4  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT5  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT6  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT7  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT8  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT9  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT10  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT11  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT12  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT13  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT14  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT15  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT16  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT17  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT18  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT19  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT20  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT21  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT22  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT23  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT24  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT25  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT26  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT27  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT28  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT29  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT30  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT31  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT32  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT33  = \SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [0];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a1  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [1];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a2  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [2];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [3];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a4  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [4];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [5];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a6  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [6];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [7];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a8  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [8];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [9];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a10  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [10];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [11];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a12  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [12];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a13  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [13];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a14  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [14];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a15  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [15];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a16  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [16];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [17];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [18];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a19  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [19];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [20];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a21  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [21];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a22  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [22];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a23  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [23];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [24];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a25  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [25];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a26  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [26];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a27  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [27];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a28  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [28];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a29  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [29];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [30];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a31  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [31];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [32];
assign \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a33  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [33];

assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~dataout  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT1  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT2  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT3  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT4  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT5  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT6  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT7  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT8  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT9  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT10  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT11  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT12  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT13  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT14  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT15  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT16  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT17  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT18  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT19  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT20  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT21  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT22  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT23  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT24  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT25  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT26  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT27  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT28  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT29  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT30  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT31  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT32  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT33  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT34  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT35  = \SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~0  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~1  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~dataout  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT1  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT2  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT3  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT4  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT5  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT6  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT7  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT8  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT9  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT10  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT11  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT12  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT13  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT14  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT15  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT16  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT17  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT18  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT19  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT20  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT21  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT22  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT23  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT24  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT25  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT26  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT27  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT28  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT29  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT30  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT31  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT32  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT33  = \SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~dataout  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT1  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT2  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT3  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT4  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT5  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT6  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT7  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT8  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT9  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT10  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT11  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT12  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT13  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT14  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT15  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT16  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT17  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT18  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT19  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT20  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT21  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT22  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT23  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT24  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT25  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT26  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT27  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT28  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT29  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT30  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT31  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT32  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT33  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT34  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT35  = \SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~0  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~1  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~dataout  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT1  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT2  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT3  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT4  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT5  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT6  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT7  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT8  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT9  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT10  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT11  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT12  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT13  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT14  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT15  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT16  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT17  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT18  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT19  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT20  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT21  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT22  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT23  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT24  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT25  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT26  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT27  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT28  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT29  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT30  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT31  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT32  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT33  = \SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~dataout  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT1  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT2  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT3  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT4  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT5  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT6  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT7  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT8  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT9  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT10  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT11  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT12  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT13  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT14  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT15  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT16  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT17  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT18  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT19  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT20  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT21  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT22  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT23  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT24  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT25  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT26  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT27  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT28  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT29  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT30  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT31  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT32  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT33  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT34  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT35  = \SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~0  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~1  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~dataout  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT1  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT2  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT3  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT4  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT5  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT6  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT7  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT8  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT9  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT10  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT11  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT12  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT13  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT14  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT15  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT16  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT17  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT18  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT19  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT20  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT21  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT22  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT23  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT24  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT25  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT26  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT27  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT28  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT29  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT30  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT31  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT32  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT33  = \SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~dataout  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT1  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT2  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT3  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT4  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT5  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT6  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT7  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT8  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT9  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT10  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT11  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT12  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT13  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT14  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT15  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT16  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT17  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT18  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT19  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT20  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT21  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT22  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT23  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT24  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT25  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT26  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT27  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT28  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT29  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT30  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT31  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT32  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT33  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT34  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT35  = \SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~0  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~1  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~dataout  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT1  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT2  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT3  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT4  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT5  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT6  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT7  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT8  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT9  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT10  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT11  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT12  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT13  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT14  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT15  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT16  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT17  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT18  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT19  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT20  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT21  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT22  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT23  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT24  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT25  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT26  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT27  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT28  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT29  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT30  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT31  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT32  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT33  = \SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~dataout  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT1  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT2  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT3  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT4  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT5  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT6  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT7  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT8  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT9  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT10  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT11  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT12  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT13  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT14  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT15  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT16  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT17  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT18  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT19  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT20  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT21  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT22  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT23  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT24  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT25  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT26  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT27  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT28  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT29  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT30  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT31  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT32  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT33  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT34  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT35  = \SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~dataout  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT1  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT2  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT3  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT4  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT5  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT6  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT7  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT8  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT9  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT10  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT11  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT12  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT13  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT14  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT15  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT16  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT17  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT18  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT19  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT20  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT21  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT22  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT23  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT24  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT25  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT26  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT27  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT28  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT29  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT30  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT31  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT32  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT33  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT34  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT35  = \SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOIBUF_X115_Y26_N22
cycloneive_io_ibuf \ADC_DB[0]~input (
	.i(ADC_DB[0]),
	.ibar(gnd),
	.o(\ADC_DB[0]~input_o ));
// synopsys translate_off
defparam \ADC_DB[0]~input .bus_hold = "false";
defparam \ADC_DB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N15
cycloneive_io_ibuf \ADC_DB[1]~input (
	.i(ADC_DB[1]),
	.ibar(gnd),
	.o(\ADC_DB[1]~input_o ));
// synopsys translate_off
defparam \ADC_DB[1]~input .bus_hold = "false";
defparam \ADC_DB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N22
cycloneive_io_ibuf \ADC_DB[2]~input (
	.i(ADC_DB[2]),
	.ibar(gnd),
	.o(\ADC_DB[2]~input_o ));
// synopsys translate_off
defparam \ADC_DB[2]~input .bus_hold = "false";
defparam \ADC_DB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N15
cycloneive_io_ibuf \ADC_DB[3]~input (
	.i(ADC_DB[3]),
	.ibar(gnd),
	.o(\ADC_DB[3]~input_o ));
// synopsys translate_off
defparam \ADC_DB[3]~input .bus_hold = "false";
defparam \ADC_DB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y28_N1
cycloneive_io_ibuf \ADC_DB[4]~input (
	.i(ADC_DB[4]),
	.ibar(gnd),
	.o(\ADC_DB[4]~input_o ));
// synopsys translate_off
defparam \ADC_DB[4]~input .bus_hold = "false";
defparam \ADC_DB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y29_N8
cycloneive_io_ibuf \ADC_DB[5]~input (
	.i(ADC_DB[5]),
	.ibar(gnd),
	.o(\ADC_DB[5]~input_o ));
// synopsys translate_off
defparam \ADC_DB[5]~input .bus_hold = "false";
defparam \ADC_DB[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N22
cycloneive_io_ibuf \ADC_DB[6]~input (
	.i(ADC_DB[6]),
	.ibar(gnd),
	.o(\ADC_DB[6]~input_o ));
// synopsys translate_off
defparam \ADC_DB[6]~input .bus_hold = "false";
defparam \ADC_DB[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N15
cycloneive_io_ibuf \ADC_DB[7]~input (
	.i(ADC_DB[7]),
	.ibar(gnd),
	.o(\ADC_DB[7]~input_o ));
// synopsys translate_off
defparam \ADC_DB[7]~input .bus_hold = "false";
defparam \ADC_DB[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N8
cycloneive_io_ibuf \ADC_DB[8]~input (
	.i(ADC_DB[8]),
	.ibar(gnd),
	.o(\ADC_DB[8]~input_o ));
// synopsys translate_off
defparam \ADC_DB[8]~input .bus_hold = "false";
defparam \ADC_DB[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N1
cycloneive_io_ibuf \ADC_DB[9]~input (
	.i(ADC_DB[9]),
	.ibar(gnd),
	.o(\ADC_DB[9]~input_o ));
// synopsys translate_off
defparam \ADC_DB[9]~input .bus_hold = "false";
defparam \ADC_DB[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N15
cycloneive_io_ibuf \ADC_DB[10]~input (
	.i(ADC_DB[10]),
	.ibar(gnd),
	.o(\ADC_DB[10]~input_o ));
// synopsys translate_off
defparam \ADC_DB[10]~input .bus_hold = "false";
defparam \ADC_DB[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N8
cycloneive_io_ibuf \ADC_DB[11]~input (
	.i(ADC_DB[11]),
	.ibar(gnd),
	.o(\ADC_DB[11]~input_o ));
// synopsys translate_off
defparam \ADC_DB[11]~input .bus_hold = "false";
defparam \ADC_DB[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N8
cycloneive_io_ibuf \ADC_DB[12]~input (
	.i(ADC_DB[12]),
	.ibar(gnd),
	.o(\ADC_DB[12]~input_o ));
// synopsys translate_off
defparam \ADC_DB[12]~input .bus_hold = "false";
defparam \ADC_DB[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N1
cycloneive_io_ibuf \ADC_DB[13]~input (
	.i(ADC_DB[13]),
	.ibar(gnd),
	.o(\ADC_DB[13]~input_o ));
// synopsys translate_off
defparam \ADC_DB[13]~input .bus_hold = "false";
defparam \ADC_DB[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N0
cycloneive_lcell_comb \registered_ADC_B[0]~feeder (
// Equation(s):
// \registered_ADC_B[0]~feeder_combout  = \ADC_DB[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DB[0]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_B[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_B[0]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_B[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N0
cycloneive_lcell_comb \registered_ADC_B[2]~feeder (
// Equation(s):
// \registered_ADC_B[2]~feeder_combout  = \ADC_DB[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DB[2]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_B[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_B[2]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_B[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N2
cycloneive_lcell_comb \registered_ADC_B[3]~feeder (
// Equation(s):
// \registered_ADC_B[3]~feeder_combout  = \ADC_DB[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DB[3]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_B[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_B[3]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_B[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N0
cycloneive_lcell_comb \registered_ADC_B[4]~feeder (
// Equation(s):
// \registered_ADC_B[4]~feeder_combout  = \ADC_DB[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DB[4]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_B[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_B[4]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_B[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N0
cycloneive_lcell_comb \registered_ADC_B[5]~feeder (
// Equation(s):
// \registered_ADC_B[5]~feeder_combout  = \ADC_DB[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DB[5]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_B[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_B[5]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_B[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N0
cycloneive_lcell_comb \registered_ADC_B[6]~feeder (
// Equation(s):
// \registered_ADC_B[6]~feeder_combout  = \ADC_DB[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DB[6]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_B[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_B[6]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_B[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N2
cycloneive_lcell_comb \registered_ADC_B[7]~feeder (
// Equation(s):
// \registered_ADC_B[7]~feeder_combout  = \ADC_DB[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DB[7]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_B[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_B[7]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_B[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y23_N0
cycloneive_lcell_comb \registered_ADC_B[8]~feeder (
// Equation(s):
// \registered_ADC_B[8]~feeder_combout  = \ADC_DB[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DB[8]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_B[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_B[8]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_B[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y23_N2
cycloneive_lcell_comb \registered_ADC_B[9]~feeder (
// Equation(s):
// \registered_ADC_B[9]~feeder_combout  = \ADC_DB[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DB[9]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_B[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_B[9]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_B[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y47_N0
cycloneive_lcell_comb \registered_ADC_B[10]~feeder (
// Equation(s):
// \registered_ADC_B[10]~feeder_combout  = \ADC_DB[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DB[10]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_B[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_B[10]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_B[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N0
cycloneive_lcell_comb \registered_ADC_B[11]~feeder (
// Equation(s):
// \registered_ADC_B[11]~feeder_combout  = \ADC_DB[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DB[11]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_B[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_B[11]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_B[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N0
cycloneive_lcell_comb \registered_ADC_B[12]~feeder (
// Equation(s):
// \registered_ADC_B[12]~feeder_combout  = \ADC_DB[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DB[12]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_B[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_B[12]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_B[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N2
cycloneive_lcell_comb \registered_ADC_B[13]~feeder (
// Equation(s):
// \registered_ADC_B[13]~feeder_combout  = \ADC_DB[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DB[13]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_B[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_B[13]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_B[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[0]~output (
	.i(\SRRC_test|sig_in~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[0]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[1]~output (
	.i(\SRRC_test|sig_in~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[1]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[2]~output (
	.i(\SRRC_test|sig_in~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[2]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[3]~output (
	.i(\SRRC_test|sig_in~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[3]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[4]~output (
	.i(\SRRC_test|sig_in~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[4]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[5]~output (
	.i(\SRRC_test|sig_in~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[5]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[6]~output (
	.i(\SRRC_test|sig_in~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[6]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[7]~output (
	.i(\SRRC_test|sig_in~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[7]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[8]~output (
	.i(\SRRC_test|sig_in~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[8]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[9]~output (
	.i(\SRRC_test|sig_in~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[9]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[10]~output (
	.i(\SRRC_test|sig_in~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[10]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[11]~output (
	.i(\SRRC_test|sig_in~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[11]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[12]~output (
	.i(\SRRC_test|sig_in~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[12]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[13]~output (
	.i(\SRRC_test|sig_in~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[13]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[14]~output (
	.i(\SRRC_test|sig_in~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[14]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[15]~output (
	.i(\SRRC_test|sig_in~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[15]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[16]~output (
	.i(\SRRC_test|sig_in~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[16]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \SRRC_test|input_to_filter_1s17[17]~output (
	.i(\SRRC_test|sig_in~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|input_to_filter_1s17[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|input_to_filter_1s17[17]~output .bus_hold = "false";
defparam \SRRC_test|input_to_filter_1s17[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \SRRC_test|lfsr_value[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|lfsr_value[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|lfsr_value[0]~output .bus_hold = "false";
defparam \SRRC_test|lfsr_value[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \SRRC_test|lfsr_value[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|lfsr_value[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|lfsr_value[1]~output .bus_hold = "false";
defparam \SRRC_test|lfsr_value[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \SRRC_test|symbol_clk_ena~output (
	.i(\SRRC_test|cb1|Equal1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|symbol_clk_ena~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|symbol_clk_ena~output .bus_hold = "false";
defparam \SRRC_test|symbol_clk_ena~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \SRRC_test|sample_clk_ena~output (
	.i(\SRRC_test|cb1|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRRC_test|sample_clk_ena~output_o ),
	.obar());
// synopsys translate_off
defparam \SRRC_test|sample_clk_ena~output .bus_hold = "false";
defparam \SRRC_test|sample_clk_ena~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(\KEY[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(\KEY[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(\KEY[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(\KEY[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\SW[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\SW[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\SW[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\SW[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\SW[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\SW[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(\SW[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\SW[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\SW[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\SW[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(\SW[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(\SW[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \DAC_DA[0]~output (
	.i(\DAC_DA[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[0]~output .bus_hold = "false";
defparam \DAC_DA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \DAC_DA[1]~output (
	.i(\DAC_DA[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[1]~output .bus_hold = "false";
defparam \DAC_DA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \DAC_DA[2]~output (
	.i(\DAC_DA[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[2]~output .bus_hold = "false";
defparam \DAC_DA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \DAC_DA[3]~output (
	.i(\DAC_DA[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[3]~output .bus_hold = "false";
defparam \DAC_DA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \DAC_DA[4]~output (
	.i(\DAC_DA[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[4]~output .bus_hold = "false";
defparam \DAC_DA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \DAC_DA[5]~output (
	.i(\DAC_DA[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[5]~output .bus_hold = "false";
defparam \DAC_DA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \DAC_DA[6]~output (
	.i(\DAC_DA[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[6]~output .bus_hold = "false";
defparam \DAC_DA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \DAC_DA[7]~output (
	.i(\DAC_DA[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[7]~output .bus_hold = "false";
defparam \DAC_DA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \DAC_DA[8]~output (
	.i(\DAC_DA[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[8]~output .bus_hold = "false";
defparam \DAC_DA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \DAC_DA[9]~output (
	.i(\DAC_DA[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[9]~output .bus_hold = "false";
defparam \DAC_DA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \DAC_DA[10]~output (
	.i(\DAC_DA[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[10]~output .bus_hold = "false";
defparam \DAC_DA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \DAC_DA[11]~output (
	.i(\DAC_DA[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[11]~output .bus_hold = "false";
defparam \DAC_DA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \DAC_DA[12]~output (
	.i(\DAC_DA[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[12]~output .bus_hold = "false";
defparam \DAC_DA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \DAC_DA[13]~output (
	.i(\DAC_DA[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[13]~output .bus_hold = "false";
defparam \DAC_DA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \DAC_DB[0]~output (
	.i(\DAC_DB[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[0]~output .bus_hold = "false";
defparam \DAC_DB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \DAC_DB[1]~output (
	.i(\DAC_DB[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[1]~output .bus_hold = "false";
defparam \DAC_DB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \DAC_DB[2]~output (
	.i(\DAC_DB[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[2]~output .bus_hold = "false";
defparam \DAC_DB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \DAC_DB[3]~output (
	.i(\DAC_DB[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[3]~output .bus_hold = "false";
defparam \DAC_DB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \DAC_DB[4]~output (
	.i(\DAC_DB[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[4]~output .bus_hold = "false";
defparam \DAC_DB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \DAC_DB[5]~output (
	.i(\DAC_DB[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[5]~output .bus_hold = "false";
defparam \DAC_DB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \DAC_DB[6]~output (
	.i(\DAC_DB[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[6]~output .bus_hold = "false";
defparam \DAC_DB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \DAC_DB[7]~output (
	.i(\DAC_DB[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[7]~output .bus_hold = "false";
defparam \DAC_DB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \DAC_DB[8]~output (
	.i(\DAC_DB[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[8]~output .bus_hold = "false";
defparam \DAC_DB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \DAC_DB[9]~output (
	.i(\DAC_DB[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[9]~output .bus_hold = "false";
defparam \DAC_DB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \DAC_DB[10]~output (
	.i(\DAC_DB[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[10]~output .bus_hold = "false";
defparam \DAC_DB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \DAC_DB[11]~output (
	.i(\DAC_DB[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[11]~output .bus_hold = "false";
defparam \DAC_DB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \DAC_DB[12]~output (
	.i(\DAC_DB[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[12]~output .bus_hold = "false";
defparam \DAC_DB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \DAC_DB[13]~output (
	.i(\DAC_DB[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[13]~output .bus_hold = "false";
defparam \DAC_DB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \ADC_CLK_A~output (
	.i(\SRRC_test|cb1|counter [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_CLK_A~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_CLK_A~output .bus_hold = "false";
defparam \ADC_CLK_A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \ADC_CLK_B~output (
	.i(\SRRC_test|cb1|counter [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_CLK_B~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_CLK_B~output .bus_hold = "false";
defparam \ADC_CLK_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \ADC_OEB_A~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_OEB_A~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_OEB_A~output .bus_hold = "false";
defparam \ADC_OEB_A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \ADC_OEB_B~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_OEB_B~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_OEB_B~output .bus_hold = "false";
defparam \ADC_OEB_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \DAC_CLK_A~output (
	.i(\SRRC_test|cb1|counter [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_CLK_A~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_CLK_A~output .bus_hold = "false";
defparam \DAC_CLK_A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \DAC_CLK_B~output (
	.i(\SRRC_test|cb1|counter [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_CLK_B~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_CLK_B~output .bus_hold = "false";
defparam \DAC_CLK_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \DAC_MODE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_MODE~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_MODE~output .bus_hold = "false";
defparam \DAC_MODE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \DAC_WRT_A~output (
	.i(!\SRRC_test|cb1|counter [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_WRT_A~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_WRT_A~output .bus_hold = "false";
defparam \DAC_WRT_A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \DAC_WRT_B~output (
	.i(!\SRRC_test|cb1|counter [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_WRT_B~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_WRT_B~output .bus_hold = "false";
defparam \DAC_WRT_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \srrc_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[0]~output .bus_hold = "false";
defparam \srrc_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \srrc_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[1]~output .bus_hold = "false";
defparam \srrc_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \srrc_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[2]~output .bus_hold = "false";
defparam \srrc_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \srrc_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[3]~output .bus_hold = "false";
defparam \srrc_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \srrc_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[4]~output .bus_hold = "false";
defparam \srrc_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \srrc_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[5]~output .bus_hold = "false";
defparam \srrc_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \srrc_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[6]~output .bus_hold = "false";
defparam \srrc_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \srrc_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[7]~output .bus_hold = "false";
defparam \srrc_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \srrc_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[8]~output .bus_hold = "false";
defparam \srrc_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \srrc_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[9]~output .bus_hold = "false";
defparam \srrc_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \srrc_out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[10]~output .bus_hold = "false";
defparam \srrc_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \srrc_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[11]~output .bus_hold = "false";
defparam \srrc_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \srrc_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[12]~output .bus_hold = "false";
defparam \srrc_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \srrc_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[13]~output .bus_hold = "false";
defparam \srrc_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \srrc_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[14]~output .bus_hold = "false";
defparam \srrc_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \srrc_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[15]~output .bus_hold = "false";
defparam \srrc_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \srrc_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[16]~output .bus_hold = "false";
defparam \srrc_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \srrc_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\srrc_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \srrc_out[17]~output .bus_hold = "false";
defparam \srrc_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \sys_clk~output (
	.i(\SRRC_test|cb1|counter [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sys_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \sys_clk~output .bus_hold = "false";
defparam \sys_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N12
cycloneive_lcell_comb \SRRC_test|sig_in~1 (
// Equation(s):
// \SRRC_test|sig_in~1_combout  = (\SW[1]~input_o ) # (\SW[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[1]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~1 .lut_mask = 16'hFFF0;
defparam \SRRC_test|sig_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \SRRC_test|clock_50~input (
	.i(clock_50),
	.ibar(gnd),
	.o(\SRRC_test|clock_50~input_o ));
// synopsys translate_off
defparam \SRRC_test|clock_50~input .bus_hold = "false";
defparam \SRRC_test|clock_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \SRRC_test|clock_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SRRC_test|clock_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SRRC_test|clock_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \SRRC_test|clock_50~inputclkctrl .clock_type = "global clock";
defparam \SRRC_test|clock_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N0
cycloneive_lcell_comb \SRRC_test|cb1|counter[0]~14 (
// Equation(s):
// \SRRC_test|cb1|counter[0]~14_combout  = !\SRRC_test|cb1|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|cb1|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|cb1|counter[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|cb1|counter[0]~14 .lut_mask = 16'h0F0F;
defparam \SRRC_test|cb1|counter[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y72_N1
dffeas \SRRC_test|cb1|counter[0] (
	.clk(\SRRC_test|clock_50~inputclkctrl_outclk ),
	.d(\SRRC_test|cb1|counter[0]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|cb1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|cb1|counter[0] .is_wysiwyg = "true";
defparam \SRRC_test|cb1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \SRRC_test|cb1|counter[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SRRC_test|cb1|counter [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \SRRC_test|cb1|counter[0]~clkctrl .clock_type = "global clock";
defparam \SRRC_test|cb1|counter[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N10
cycloneive_lcell_comb \SRRC_test|mlfsr|q~12 (
// Equation(s):
// \SRRC_test|mlfsr|q~12_combout  = (\SRRC_test|mlfsr|q [1]) # (!\KEY[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|mlfsr|q [1]),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~12 .lut_mask = 16'hF0FF;
defparam \SRRC_test|mlfsr|q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N16
cycloneive_lcell_comb \SRRC_test|cb1|counter[1]~5 (
// Equation(s):
// \SRRC_test|cb1|counter[1]~5_cout  = CARRY(\SRRC_test|cb1|counter [0])

	.dataa(gnd),
	.datab(\SRRC_test|cb1|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\SRRC_test|cb1|counter[1]~5_cout ));
// synopsys translate_off
defparam \SRRC_test|cb1|counter[1]~5 .lut_mask = 16'h00CC;
defparam \SRRC_test|cb1|counter[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N18
cycloneive_lcell_comb \SRRC_test|cb1|counter[1]~6 (
// Equation(s):
// \SRRC_test|cb1|counter[1]~6_combout  = (\SRRC_test|cb1|counter [1] & (\SRRC_test|cb1|counter[1]~5_cout  & VCC)) # (!\SRRC_test|cb1|counter [1] & (!\SRRC_test|cb1|counter[1]~5_cout ))
// \SRRC_test|cb1|counter[1]~7  = CARRY((!\SRRC_test|cb1|counter [1] & !\SRRC_test|cb1|counter[1]~5_cout ))

	.dataa(gnd),
	.datab(\SRRC_test|cb1|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|cb1|counter[1]~5_cout ),
	.combout(\SRRC_test|cb1|counter[1]~6_combout ),
	.cout(\SRRC_test|cb1|counter[1]~7 ));
// synopsys translate_off
defparam \SRRC_test|cb1|counter[1]~6 .lut_mask = 16'hC303;
defparam \SRRC_test|cb1|counter[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y72_N19
dffeas \SRRC_test|cb1|counter[1] (
	.clk(\SRRC_test|clock_50~inputclkctrl_outclk ),
	.d(\SRRC_test|cb1|counter[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|cb1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|cb1|counter[1] .is_wysiwyg = "true";
defparam \SRRC_test|cb1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N20
cycloneive_lcell_comb \SRRC_test|cb1|counter[2]~8 (
// Equation(s):
// \SRRC_test|cb1|counter[2]~8_combout  = (\SRRC_test|cb1|counter [2] & ((GND) # (!\SRRC_test|cb1|counter[1]~7 ))) # (!\SRRC_test|cb1|counter [2] & (\SRRC_test|cb1|counter[1]~7  $ (GND)))
// \SRRC_test|cb1|counter[2]~9  = CARRY((\SRRC_test|cb1|counter [2]) # (!\SRRC_test|cb1|counter[1]~7 ))

	.dataa(gnd),
	.datab(\SRRC_test|cb1|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|cb1|counter[1]~7 ),
	.combout(\SRRC_test|cb1|counter[2]~8_combout ),
	.cout(\SRRC_test|cb1|counter[2]~9 ));
// synopsys translate_off
defparam \SRRC_test|cb1|counter[2]~8 .lut_mask = 16'h3CCF;
defparam \SRRC_test|cb1|counter[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y72_N21
dffeas \SRRC_test|cb1|counter[2] (
	.clk(\SRRC_test|clock_50~inputclkctrl_outclk ),
	.d(\SRRC_test|cb1|counter[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|cb1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|cb1|counter[2] .is_wysiwyg = "true";
defparam \SRRC_test|cb1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N4
cycloneive_lcell_comb \SRRC_test|cb1|Equal1~1 (
// Equation(s):
// \SRRC_test|cb1|Equal1~1_combout  = (!\SRRC_test|cb1|counter [1] & !\SRRC_test|cb1|counter [2])

	.dataa(gnd),
	.datab(\SRRC_test|cb1|counter [1]),
	.datac(gnd),
	.datad(\SRRC_test|cb1|counter [2]),
	.cin(gnd),
	.combout(\SRRC_test|cb1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|cb1|Equal1~1 .lut_mask = 16'h0033;
defparam \SRRC_test|cb1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N11
dffeas \SRRC_test|mlfsr|q[2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[2] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N24
cycloneive_lcell_comb \SRRC_test|mlfsr|q~10 (
// Equation(s):
// \SRRC_test|mlfsr|q~10_combout  = (\SRRC_test|mlfsr|q [2]) # (!\KEY[3]~input_o )

	.dataa(\SRRC_test|mlfsr|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~10 .lut_mask = 16'hAAFF;
defparam \SRRC_test|mlfsr|q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N25
dffeas \SRRC_test|mlfsr|q[3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[3] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N22
cycloneive_lcell_comb \SRRC_test|mlfsr|q~8 (
// Equation(s):
// \SRRC_test|mlfsr|q~8_combout  = (\SRRC_test|mlfsr|q [3]) # (!\KEY[3]~input_o )

	.dataa(gnd),
	.datab(\SRRC_test|mlfsr|q [3]),
	.datac(gnd),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~8 .lut_mask = 16'hCCFF;
defparam \SRRC_test|mlfsr|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N23
dffeas \SRRC_test|mlfsr|q[4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[4] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N12
cycloneive_lcell_comb \SRRC_test|mlfsr|q~6 (
// Equation(s):
// \SRRC_test|mlfsr|q~6_combout  = (\SRRC_test|mlfsr|q [4]) # (!\KEY[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|mlfsr|q [4]),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~6 .lut_mask = 16'hF0FF;
defparam \SRRC_test|mlfsr|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N13
dffeas \SRRC_test|mlfsr|q[5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[5] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N20
cycloneive_lcell_comb \SRRC_test|mlfsr|q~2 (
// Equation(s):
// \SRRC_test|mlfsr|q~2_combout  = (\SRRC_test|mlfsr|q [5]) # (!\KEY[3]~input_o )

	.dataa(\SRRC_test|mlfsr|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~2 .lut_mask = 16'hAAFF;
defparam \SRRC_test|mlfsr|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N21
dffeas \SRRC_test|mlfsr|q[6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[6] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N16
cycloneive_lcell_comb \SRRC_test|mlfsr|q~21 (
// Equation(s):
// \SRRC_test|mlfsr|q~21_combout  = (\SRRC_test|mlfsr|q [6]) # (!\KEY[3]~input_o )

	.dataa(\SRRC_test|mlfsr|q [6]),
	.datab(gnd),
	.datac(\KEY[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~21_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~21 .lut_mask = 16'hAFAF;
defparam \SRRC_test|mlfsr|q~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N17
dffeas \SRRC_test|mlfsr|q[7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[7] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N30
cycloneive_lcell_comb \SRRC_test|mlfsr|q~20 (
// Equation(s):
// \SRRC_test|mlfsr|q~20_combout  = (\SRRC_test|mlfsr|q [7]) # (!\KEY[3]~input_o )

	.dataa(gnd),
	.datab(\SRRC_test|mlfsr|q [7]),
	.datac(\KEY[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~20_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~20 .lut_mask = 16'hCFCF;
defparam \SRRC_test|mlfsr|q~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N31
dffeas \SRRC_test|mlfsr|q[8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[8] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N28
cycloneive_lcell_comb \SRRC_test|mlfsr|q~19 (
// Equation(s):
// \SRRC_test|mlfsr|q~19_combout  = (\SRRC_test|mlfsr|q [8]) # (!\KEY[3]~input_o )

	.dataa(\KEY[3]~input_o ),
	.datab(gnd),
	.datac(\SRRC_test|mlfsr|q [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~19 .lut_mask = 16'hF5F5;
defparam \SRRC_test|mlfsr|q~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N29
dffeas \SRRC_test|mlfsr|q[9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[9] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N18
cycloneive_lcell_comb \SRRC_test|mlfsr|q~18 (
// Equation(s):
// \SRRC_test|mlfsr|q~18_combout  = (\SRRC_test|mlfsr|q [9]) # (!\KEY[3]~input_o )

	.dataa(gnd),
	.datab(\SRRC_test|mlfsr|q [9]),
	.datac(\KEY[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~18 .lut_mask = 16'hCFCF;
defparam \SRRC_test|mlfsr|q~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N19
dffeas \SRRC_test|mlfsr|q[10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[10] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N8
cycloneive_lcell_comb \SRRC_test|mlfsr|q~17 (
// Equation(s):
// \SRRC_test|mlfsr|q~17_combout  = (\SRRC_test|mlfsr|q [10]) # (!\KEY[3]~input_o )

	.dataa(gnd),
	.datab(\SRRC_test|mlfsr|q [10]),
	.datac(\KEY[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~17 .lut_mask = 16'hCFCF;
defparam \SRRC_test|mlfsr|q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N9
dffeas \SRRC_test|mlfsr|q[11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[11] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N22
cycloneive_lcell_comb \SRRC_test|mlfsr|q~16 (
// Equation(s):
// \SRRC_test|mlfsr|q~16_combout  = (\SRRC_test|mlfsr|q [11]) # (!\KEY[3]~input_o )

	.dataa(gnd),
	.datab(\SRRC_test|mlfsr|q [11]),
	.datac(\KEY[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~16 .lut_mask = 16'hCFCF;
defparam \SRRC_test|mlfsr|q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N23
dffeas \SRRC_test|mlfsr|q[12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[12] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N20
cycloneive_lcell_comb \SRRC_test|mlfsr|q~15 (
// Equation(s):
// \SRRC_test|mlfsr|q~15_combout  = (\SRRC_test|mlfsr|q [12]) # (!\KEY[3]~input_o )

	.dataa(\KEY[3]~input_o ),
	.datab(gnd),
	.datac(\SRRC_test|mlfsr|q [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~15 .lut_mask = 16'hF5F5;
defparam \SRRC_test|mlfsr|q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N21
dffeas \SRRC_test|mlfsr|q[13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[13] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N26
cycloneive_lcell_comb \SRRC_test|mlfsr|q~14 (
// Equation(s):
// \SRRC_test|mlfsr|q~14_combout  = (\SRRC_test|mlfsr|q [13]) # (!\KEY[3]~input_o )

	.dataa(gnd),
	.datab(\SRRC_test|mlfsr|q [13]),
	.datac(\KEY[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~14 .lut_mask = 16'hCFCF;
defparam \SRRC_test|mlfsr|q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N27
dffeas \SRRC_test|mlfsr|q[14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[14] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N24
cycloneive_lcell_comb \SRRC_test|mlfsr|q~13 (
// Equation(s):
// \SRRC_test|mlfsr|q~13_combout  = (\SRRC_test|mlfsr|q [14]) # (!\KEY[3]~input_o )

	.dataa(\KEY[3]~input_o ),
	.datab(gnd),
	.datac(\SRRC_test|mlfsr|q [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~13 .lut_mask = 16'hF5F5;
defparam \SRRC_test|mlfsr|q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N25
dffeas \SRRC_test|mlfsr|q[15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[15] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N6
cycloneive_lcell_comb \SRRC_test|mlfsr|q~11 (
// Equation(s):
// \SRRC_test|mlfsr|q~11_combout  = (\SRRC_test|mlfsr|q [15]) # (!\KEY[3]~input_o )

	.dataa(gnd),
	.datab(\SRRC_test|mlfsr|q [15]),
	.datac(\KEY[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~11 .lut_mask = 16'hCFCF;
defparam \SRRC_test|mlfsr|q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N7
dffeas \SRRC_test|mlfsr|q[16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[16] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N12
cycloneive_lcell_comb \SRRC_test|mlfsr|q~9 (
// Equation(s):
// \SRRC_test|mlfsr|q~9_combout  = (\SRRC_test|mlfsr|q [16]) # (!\KEY[3]~input_o )

	.dataa(\SRRC_test|mlfsr|q [16]),
	.datab(gnd),
	.datac(\KEY[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~9 .lut_mask = 16'hAFAF;
defparam \SRRC_test|mlfsr|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N13
dffeas \SRRC_test|mlfsr|q[17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[17] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N10
cycloneive_lcell_comb \SRRC_test|mlfsr|q~7 (
// Equation(s):
// \SRRC_test|mlfsr|q~7_combout  = (\SRRC_test|mlfsr|q [17]) # (!\KEY[3]~input_o )

	.dataa(\SRRC_test|mlfsr|q [17]),
	.datab(gnd),
	.datac(\KEY[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~7 .lut_mask = 16'hAFAF;
defparam \SRRC_test|mlfsr|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N11
dffeas \SRRC_test|mlfsr|q[18] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[18] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N0
cycloneive_lcell_comb \SRRC_test|mlfsr|q~3 (
// Equation(s):
// \SRRC_test|mlfsr|q~3_combout  = (\SRRC_test|mlfsr|q [18]) # (!\KEY[3]~input_o )

	.dataa(\SRRC_test|mlfsr|q [18]),
	.datab(gnd),
	.datac(\KEY[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~3 .lut_mask = 16'hAFAF;
defparam \SRRC_test|mlfsr|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N1
dffeas \SRRC_test|mlfsr|q[19] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[19] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N6
cycloneive_lcell_comb \SRRC_test|mlfsr|q~4 (
// Equation(s):
// \SRRC_test|mlfsr|q~4_combout  = (\SRRC_test|mlfsr|q [19]) # (!\KEY[3]~input_o )

	.dataa(gnd),
	.datab(\SRRC_test|mlfsr|q [19]),
	.datac(gnd),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~4 .lut_mask = 16'hCCFF;
defparam \SRRC_test|mlfsr|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N7
dffeas \SRRC_test|mlfsr|q[20] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[20] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N8
cycloneive_lcell_comb \SRRC_test|mlfsr|q~5 (
// Equation(s):
// \SRRC_test|mlfsr|q~5_combout  = (\SRRC_test|mlfsr|q [20]) # (!\KEY[3]~input_o )

	.dataa(\SRRC_test|mlfsr|q [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~5 .lut_mask = 16'hAAFF;
defparam \SRRC_test|mlfsr|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N9
dffeas \SRRC_test|mlfsr|q[21] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[21] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N2
cycloneive_lcell_comb \SRRC_test|mlfsr|q~0 (
// Equation(s):
// \SRRC_test|mlfsr|q~0_combout  = \SRRC_test|mlfsr|q [20] $ (\SRRC_test|mlfsr|q [19] $ (\SRRC_test|mlfsr|q [21] $ (\SRRC_test|mlfsr|q [6])))

	.dataa(\SRRC_test|mlfsr|q [20]),
	.datab(\SRRC_test|mlfsr|q [19]),
	.datac(\SRRC_test|mlfsr|q [21]),
	.datad(\SRRC_test|mlfsr|q [6]),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~0 .lut_mask = 16'h6996;
defparam \SRRC_test|mlfsr|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N16
cycloneive_lcell_comb \SRRC_test|mlfsr|q[0]~feeder (
// Equation(s):
// \SRRC_test|mlfsr|q[0]~feeder_combout  = \SRRC_test|mlfsr|q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q~0_combout ),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[0]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|mlfsr|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N17
dffeas \SRRC_test|mlfsr|q[0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[0] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N26
cycloneive_lcell_comb \SRRC_test|mlfsr|q~1 (
// Equation(s):
// \SRRC_test|mlfsr|q~1_combout  = (\SRRC_test|mlfsr|q [0]) # (!\KEY[3]~input_o )

	.dataa(gnd),
	.datab(\SRRC_test|mlfsr|q [0]),
	.datac(gnd),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|mlfsr|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mlfsr|q~1 .lut_mask = 16'hCCFF;
defparam \SRRC_test|mlfsr|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N27
dffeas \SRRC_test|mlfsr|q[1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|mlfsr|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|mlfsr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|mlfsr|q[1] .is_wysiwyg = "true";
defparam \SRRC_test|mlfsr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N26
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[3] (
// Equation(s):
// \SRRC_test|mapped_lfsr [3] = LCELL(!\SRRC_test|mlfsr|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [1]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [3]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[3] .lut_mask = 16'h00FF;
defparam \SRRC_test|mapped_lfsr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N20
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[2] (
// Equation(s):
// \SRRC_test|mapped_lfsr [2] = LCELL(!\SRRC_test|mlfsr|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [1]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [2]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[2] .lut_mask = 16'h00FF;
defparam \SRRC_test|mapped_lfsr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N2
cycloneive_lcell_comb \SRRC_test|Mux15~0 (
// Equation(s):
// \SRRC_test|Mux15~0_combout  = (\SW[0]~input_o  & (\SRRC_test|mapped_lfsr [3])) # (!\SW[0]~input_o  & ((\SRRC_test|mapped_lfsr [2])))

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\SRRC_test|mapped_lfsr [3]),
	.datad(\SRRC_test|mapped_lfsr [2]),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~0 .lut_mask = 16'hF3C0;
defparam \SRRC_test|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N30
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[0] (
// Equation(s):
// \SRRC_test|mapped_lfsr [0] = LCELL(!\SRRC_test|mlfsr|q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|mlfsr|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [0]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[0] .lut_mask = 16'h0F0F;
defparam \SRRC_test|mapped_lfsr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N24
cycloneive_lcell_comb \SRRC_test|sig_in~0 (
// Equation(s):
// \SRRC_test|sig_in~0_combout  = (\SW[2]~input_o ) # ((\SW[0]~input_o  & !\SW[1]~input_o ))

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~0 .lut_mask = 16'hFF0C;
defparam \SRRC_test|sig_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N6
cycloneive_lcell_comb \SRRC_test|sig_in~2 (
// Equation(s):
// \SRRC_test|sig_in~2_combout  = (\SRRC_test|sig_in~1_combout  & ((\SRRC_test|Mux15~0_combout ) # ((\SRRC_test|sig_in~0_combout )))) # (!\SRRC_test|sig_in~1_combout  & (((\SRRC_test|mapped_lfsr [0] & !\SRRC_test|sig_in~0_combout ))))

	.dataa(\SRRC_test|sig_in~1_combout ),
	.datab(\SRRC_test|Mux15~0_combout ),
	.datac(\SRRC_test|mapped_lfsr [0]),
	.datad(\SRRC_test|sig_in~0_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~2 .lut_mask = 16'hAAD8;
defparam \SRRC_test|sig_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N18
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[7] (
// Equation(s):
// \SRRC_test|mapped_lfsr [7] = LCELL(!\SRRC_test|mlfsr|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [1]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [7]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[7] .lut_mask = 16'h00FF;
defparam \SRRC_test|mapped_lfsr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N20
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[5] (
// Equation(s):
// \SRRC_test|mapped_lfsr [5] = LCELL(!\SRRC_test|mlfsr|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [1]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [5]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[5] .lut_mask = 16'h00FF;
defparam \SRRC_test|mapped_lfsr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N10
cycloneive_lcell_comb \SRRC_test|Mux15~2 (
// Equation(s):
// \SRRC_test|Mux15~2_combout  = (\SW[1]~input_o  & (\SRRC_test|mapped_lfsr [7])) # (!\SW[1]~input_o  & ((\SRRC_test|mapped_lfsr [5])))

	.dataa(\SW[1]~input_o ),
	.datab(\SRRC_test|mapped_lfsr [7]),
	.datac(gnd),
	.datad(\SRRC_test|mapped_lfsr [5]),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~2 .lut_mask = 16'hDD88;
defparam \SRRC_test|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N12
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[6] (
// Equation(s):
// \SRRC_test|mapped_lfsr [6] = LCELL(!\SRRC_test|mlfsr|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [1]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [6]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[6] .lut_mask = 16'h00FF;
defparam \SRRC_test|mapped_lfsr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N8
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[4] (
// Equation(s):
// \SRRC_test|mapped_lfsr [4] = LCELL(!\SRRC_test|mlfsr|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [1]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [4]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[4] .lut_mask = 16'h00FF;
defparam \SRRC_test|mapped_lfsr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N24
cycloneive_lcell_comb \SRRC_test|Mux15~1 (
// Equation(s):
// \SRRC_test|Mux15~1_combout  = (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\SRRC_test|mapped_lfsr [6])) # (!\SW[1]~input_o  & ((\SRRC_test|mapped_lfsr [4])))))

	.dataa(\SW[0]~input_o ),
	.datab(\SRRC_test|mapped_lfsr [6]),
	.datac(\SRRC_test|mapped_lfsr [4]),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~1 .lut_mask = 16'h4450;
defparam \SRRC_test|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N4
cycloneive_lcell_comb \SRRC_test|Mux15~3 (
// Equation(s):
// \SRRC_test|Mux15~3_combout  = (\SRRC_test|Mux15~1_combout ) # ((\SRRC_test|Mux15~2_combout  & \SW[0]~input_o ))

	.dataa(\SRRC_test|Mux15~2_combout ),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\SRRC_test|Mux15~1_combout ),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~3 .lut_mask = 16'hFF88;
defparam \SRRC_test|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N16
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[1] (
// Equation(s):
// \SRRC_test|mapped_lfsr [1] = LCELL((\SRRC_test|mlfsr|q [0]) # (!\SRRC_test|mlfsr|q [1]))

	.dataa(gnd),
	.datab(\SRRC_test|mlfsr|q [1]),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [0]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [1]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[1] .lut_mask = 16'hFF33;
defparam \SRRC_test|mapped_lfsr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N8
cycloneive_lcell_comb \SRRC_test|sig_in~3 (
// Equation(s):
// \SRRC_test|sig_in~3_combout  = (\SRRC_test|sig_in~2_combout  & ((\SRRC_test|Mux15~3_combout ) # ((!\SRRC_test|sig_in~0_combout )))) # (!\SRRC_test|sig_in~2_combout  & (((\SRRC_test|mapped_lfsr [1] & \SRRC_test|sig_in~0_combout ))))

	.dataa(\SRRC_test|sig_in~2_combout ),
	.datab(\SRRC_test|Mux15~3_combout ),
	.datac(\SRRC_test|mapped_lfsr [1]),
	.datad(\SRRC_test|sig_in~0_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~3 .lut_mask = 16'hD8AA;
defparam \SRRC_test|sig_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N22
cycloneive_lcell_comb \SRRC_test|cb1|counter[3]~10 (
// Equation(s):
// \SRRC_test|cb1|counter[3]~10_combout  = (\SRRC_test|cb1|counter [3] & (\SRRC_test|cb1|counter[2]~9  & VCC)) # (!\SRRC_test|cb1|counter [3] & (!\SRRC_test|cb1|counter[2]~9 ))
// \SRRC_test|cb1|counter[3]~11  = CARRY((!\SRRC_test|cb1|counter [3] & !\SRRC_test|cb1|counter[2]~9 ))

	.dataa(\SRRC_test|cb1|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|cb1|counter[2]~9 ),
	.combout(\SRRC_test|cb1|counter[3]~10_combout ),
	.cout(\SRRC_test|cb1|counter[3]~11 ));
// synopsys translate_off
defparam \SRRC_test|cb1|counter[3]~10 .lut_mask = 16'hA505;
defparam \SRRC_test|cb1|counter[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y72_N23
dffeas \SRRC_test|cb1|counter[3] (
	.clk(\SRRC_test|clock_50~inputclkctrl_outclk ),
	.d(\SRRC_test|cb1|counter[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|cb1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|cb1|counter[3] .is_wysiwyg = "true";
defparam \SRRC_test|cb1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N24
cycloneive_lcell_comb \SRRC_test|cb1|counter[4]~12 (
// Equation(s):
// \SRRC_test|cb1|counter[4]~12_combout  = \SRRC_test|cb1|counter [4] $ (\SRRC_test|cb1|counter[3]~11 )

	.dataa(\SRRC_test|cb1|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRRC_test|cb1|counter[3]~11 ),
	.combout(\SRRC_test|cb1|counter[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|cb1|counter[4]~12 .lut_mask = 16'h5A5A;
defparam \SRRC_test|cb1|counter[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y72_N25
dffeas \SRRC_test|cb1|counter[4] (
	.clk(\SRRC_test|clock_50~inputclkctrl_outclk ),
	.d(\SRRC_test|cb1|counter[4]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|cb1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|cb1|counter[4] .is_wysiwyg = "true";
defparam \SRRC_test|cb1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N30
cycloneive_lcell_comb \SRRC_test|cb1|Equal1~0 (
// Equation(s):
// \SRRC_test|cb1|Equal1~0_combout  = (!\SRRC_test|cb1|counter [4] & (!\SRRC_test|cb1|counter [1] & (!\SRRC_test|cb1|counter [3] & !\SRRC_test|cb1|counter [2])))

	.dataa(\SRRC_test|cb1|counter [4]),
	.datab(\SRRC_test|cb1|counter [1]),
	.datac(\SRRC_test|cb1|counter [3]),
	.datad(\SRRC_test|cb1|counter [2]),
	.cin(gnd),
	.combout(\SRRC_test|cb1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|cb1|Equal1~0 .lut_mask = 16'h0001;
defparam \SRRC_test|cb1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N10
cycloneive_lcell_comb \SRRC_test|sig_in~4 (
// Equation(s):
// \SRRC_test|sig_in~4_combout  = (\SRRC_test|sig_in~3_combout  & \SRRC_test|cb1|Equal1~0_combout )

	.dataa(gnd),
	.datab(\SRRC_test|sig_in~3_combout ),
	.datac(\SRRC_test|cb1|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~4 .lut_mask = 16'hC0C0;
defparam \SRRC_test|sig_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N4
cycloneive_lcell_comb \SRRC_test|Mux15~4 (
// Equation(s):
// \SRRC_test|Mux15~4_combout  = (\SW[0]~input_o  & (\SRRC_test|mapped_lfsr [4])) # (!\SW[0]~input_o  & ((\SRRC_test|mapped_lfsr [3])))

	.dataa(\SRRC_test|mapped_lfsr [4]),
	.datab(\SW[0]~input_o ),
	.datac(\SRRC_test|mapped_lfsr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~4 .lut_mask = 16'hB8B8;
defparam \SRRC_test|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N6
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[8] (
// Equation(s):
// \SRRC_test|mapped_lfsr [8] = LCELL(!\SRRC_test|mlfsr|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [1]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [8]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[8] .lut_mask = 16'h00FF;
defparam \SRRC_test|mapped_lfsr[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N24
cycloneive_lcell_comb \SRRC_test|Mux15~5 (
// Equation(s):
// \SRRC_test|Mux15~5_combout  = (\SW[1]~input_o  & (\SRRC_test|mapped_lfsr [8])) # (!\SW[1]~input_o  & ((\SRRC_test|mapped_lfsr [6])))

	.dataa(\SRRC_test|mapped_lfsr [8]),
	.datab(\SW[1]~input_o ),
	.datac(\SRRC_test|mapped_lfsr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~5 .lut_mask = 16'hB8B8;
defparam \SRRC_test|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N0
cycloneive_lcell_comb \SRRC_test|Mux15~6 (
// Equation(s):
// \SRRC_test|Mux15~6_combout  = (\SW[0]~input_o  & (\SRRC_test|Mux15~5_combout )) # (!\SW[0]~input_o  & ((\SRRC_test|Mux15~2_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\SRRC_test|Mux15~5_combout ),
	.datac(gnd),
	.datad(\SRRC_test|Mux15~2_combout ),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~6 .lut_mask = 16'hDD88;
defparam \SRRC_test|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N14
cycloneive_lcell_comb \SRRC_test|sig_in~5 (
// Equation(s):
// \SRRC_test|sig_in~5_combout  = (\SRRC_test|sig_in~1_combout  & (((\SRRC_test|sig_in~0_combout )))) # (!\SRRC_test|sig_in~1_combout  & ((\SRRC_test|sig_in~0_combout  & (\SRRC_test|mapped_lfsr [2])) # (!\SRRC_test|sig_in~0_combout  & 
// ((\SRRC_test|mapped_lfsr [1])))))

	.dataa(\SRRC_test|sig_in~1_combout ),
	.datab(\SRRC_test|mapped_lfsr [2]),
	.datac(\SRRC_test|mapped_lfsr [1]),
	.datad(\SRRC_test|sig_in~0_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~5 .lut_mask = 16'hEE50;
defparam \SRRC_test|sig_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N16
cycloneive_lcell_comb \SRRC_test|sig_in~6 (
// Equation(s):
// \SRRC_test|sig_in~6_combout  = (\SRRC_test|sig_in~1_combout  & ((\SRRC_test|sig_in~5_combout  & ((\SRRC_test|Mux15~6_combout ))) # (!\SRRC_test|sig_in~5_combout  & (\SRRC_test|Mux15~4_combout )))) # (!\SRRC_test|sig_in~1_combout  & 
// (((\SRRC_test|sig_in~5_combout ))))

	.dataa(\SRRC_test|sig_in~1_combout ),
	.datab(\SRRC_test|Mux15~4_combout ),
	.datac(\SRRC_test|Mux15~6_combout ),
	.datad(\SRRC_test|sig_in~5_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~6 .lut_mask = 16'hF588;
defparam \SRRC_test|sig_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N18
cycloneive_lcell_comb \SRRC_test|sig_in~7 (
// Equation(s):
// \SRRC_test|sig_in~7_combout  = (\SRRC_test|cb1|Equal1~0_combout  & \SRRC_test|sig_in~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|cb1|Equal1~0_combout ),
	.datad(\SRRC_test|sig_in~6_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~7 .lut_mask = 16'hF000;
defparam \SRRC_test|sig_in~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N0
cycloneive_lcell_comb \SRRC_test|sig_in~8 (
// Equation(s):
// \SRRC_test|sig_in~8_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o  & ((\SRRC_test|mapped_lfsr [5]))) # (!\SW[0]~input_o  & (\SRRC_test|mapped_lfsr [4]))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SRRC_test|mapped_lfsr [4]),
	.datad(\SRRC_test|mapped_lfsr [5]),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~8 .lut_mask = 16'hA820;
defparam \SRRC_test|sig_in~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N28
cycloneive_lcell_comb \SRRC_test|sig_in~9 (
// Equation(s):
// \SRRC_test|sig_in~9_combout  = (\SRRC_test|sig_in~8_combout ) # ((!\SW[1]~input_o  & \SRRC_test|Mux15~0_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(\SRRC_test|Mux15~0_combout ),
	.datac(\SRRC_test|sig_in~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~9 .lut_mask = 16'hF4F4;
defparam \SRRC_test|sig_in~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N6
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[9] (
// Equation(s):
// \SRRC_test|mapped_lfsr [9] = LCELL(!\SRRC_test|mlfsr|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [1]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [9]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[9] .lut_mask = 16'h00FF;
defparam \SRRC_test|mapped_lfsr[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N14
cycloneive_lcell_comb \SRRC_test|Mux15~7 (
// Equation(s):
// \SRRC_test|Mux15~7_combout  = (\SW[1]~input_o  & (\SRRC_test|mapped_lfsr [9])) # (!\SW[1]~input_o  & ((\SRRC_test|mapped_lfsr [7])))

	.dataa(\SRRC_test|mapped_lfsr [9]),
	.datab(\SRRC_test|mapped_lfsr [7]),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~7 .lut_mask = 16'hAACC;
defparam \SRRC_test|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N18
cycloneive_lcell_comb \SRRC_test|Mux15~8 (
// Equation(s):
// \SRRC_test|Mux15~8_combout  = (\SW[0]~input_o  & ((\SRRC_test|Mux15~7_combout ))) # (!\SW[0]~input_o  & (\SRRC_test|Mux15~5_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\SRRC_test|Mux15~5_combout ),
	.datac(\SRRC_test|Mux15~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~8 .lut_mask = 16'hE4E4;
defparam \SRRC_test|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N22
cycloneive_lcell_comb \SRRC_test|sig_in~10 (
// Equation(s):
// \SRRC_test|sig_in~10_combout  = (\SRRC_test|cb1|Equal1~0_combout  & ((\SW[2]~input_o  & ((\SRRC_test|Mux15~8_combout ))) # (!\SW[2]~input_o  & (\SRRC_test|sig_in~9_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SRRC_test|sig_in~9_combout ),
	.datac(\SRRC_test|cb1|Equal1~0_combout ),
	.datad(\SRRC_test|Mux15~8_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~10 .lut_mask = 16'hE040;
defparam \SRRC_test|sig_in~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N2
cycloneive_lcell_comb \SRRC_test|sig_in~11 (
// Equation(s):
// \SRRC_test|sig_in~11_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o  & ((\SRRC_test|mapped_lfsr [6]))) # (!\SW[0]~input_o  & (\SRRC_test|mapped_lfsr [5]))))

	.dataa(\SW[0]~input_o ),
	.datab(\SRRC_test|mapped_lfsr [5]),
	.datac(\SRRC_test|mapped_lfsr [6]),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~11 .lut_mask = 16'hE400;
defparam \SRRC_test|sig_in~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N0
cycloneive_lcell_comb \SRRC_test|sig_in~12 (
// Equation(s):
// \SRRC_test|sig_in~12_combout  = (\SRRC_test|sig_in~11_combout ) # ((\SRRC_test|Mux15~4_combout  & !\SW[1]~input_o ))

	.dataa(\SRRC_test|sig_in~11_combout ),
	.datab(\SRRC_test|Mux15~4_combout ),
	.datac(\SW[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~12 .lut_mask = 16'hAEAE;
defparam \SRRC_test|sig_in~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N0
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[10] (
// Equation(s):
// \SRRC_test|mapped_lfsr [10] = LCELL(!\SRRC_test|mlfsr|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [1]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [10]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[10] .lut_mask = 16'h00FF;
defparam \SRRC_test|mapped_lfsr[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N2
cycloneive_lcell_comb \SRRC_test|Mux15~9 (
// Equation(s):
// \SRRC_test|Mux15~9_combout  = (\SW[1]~input_o  & ((\SRRC_test|mapped_lfsr [10]))) # (!\SW[1]~input_o  & (\SRRC_test|mapped_lfsr [8]))

	.dataa(\SRRC_test|mapped_lfsr [8]),
	.datab(\SRRC_test|mapped_lfsr [10]),
	.datac(\SW[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~9 .lut_mask = 16'hCACA;
defparam \SRRC_test|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N28
cycloneive_lcell_comb \SRRC_test|Mux15~10 (
// Equation(s):
// \SRRC_test|Mux15~10_combout  = (\SW[0]~input_o  & ((\SRRC_test|Mux15~9_combout ))) # (!\SW[0]~input_o  & (\SRRC_test|Mux15~7_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\SRRC_test|Mux15~7_combout ),
	.datac(gnd),
	.datad(\SRRC_test|Mux15~9_combout ),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~10 .lut_mask = 16'hEE44;
defparam \SRRC_test|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N6
cycloneive_lcell_comb \SRRC_test|sig_in~13 (
// Equation(s):
// \SRRC_test|sig_in~13_combout  = (\SRRC_test|cb1|Equal1~0_combout  & ((\SW[2]~input_o  & ((\SRRC_test|Mux15~10_combout ))) # (!\SW[2]~input_o  & (\SRRC_test|sig_in~12_combout ))))

	.dataa(\SRRC_test|cb1|Equal1~0_combout ),
	.datab(\SRRC_test|sig_in~12_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\SRRC_test|Mux15~10_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~13 .lut_mask = 16'hA808;
defparam \SRRC_test|sig_in~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N16
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[11] (
// Equation(s):
// \SRRC_test|mapped_lfsr [11] = LCELL(!\SRRC_test|mlfsr|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [1]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [11]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[11] .lut_mask = 16'h00FF;
defparam \SRRC_test|mapped_lfsr[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N28
cycloneive_lcell_comb \SRRC_test|Mux15~11 (
// Equation(s):
// \SRRC_test|Mux15~11_combout  = (\SW[1]~input_o  & ((\SRRC_test|mapped_lfsr [11]))) # (!\SW[1]~input_o  & (\SRRC_test|mapped_lfsr [9]))

	.dataa(\SRRC_test|mapped_lfsr [9]),
	.datab(\SRRC_test|mapped_lfsr [11]),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~11 .lut_mask = 16'hCCAA;
defparam \SRRC_test|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N8
cycloneive_lcell_comb \SRRC_test|Mux15~12 (
// Equation(s):
// \SRRC_test|Mux15~12_combout  = (\SW[0]~input_o  & (\SRRC_test|Mux15~11_combout )) # (!\SW[0]~input_o  & ((\SRRC_test|Mux15~9_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\SRRC_test|Mux15~11_combout ),
	.datad(\SRRC_test|Mux15~9_combout ),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~12 .lut_mask = 16'hF5A0;
defparam \SRRC_test|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N10
cycloneive_lcell_comb \SRRC_test|sig_in~14 (
// Equation(s):
// \SRRC_test|sig_in~14_combout  = (\SRRC_test|cb1|Equal1~0_combout  & ((\SW[2]~input_o  & (\SRRC_test|Mux15~12_combout )) # (!\SW[2]~input_o  & ((\SRRC_test|Mux15~3_combout )))))

	.dataa(\SRRC_test|cb1|Equal1~0_combout ),
	.datab(\SRRC_test|Mux15~12_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\SRRC_test|Mux15~3_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~14 .lut_mask = 16'h8A80;
defparam \SRRC_test|sig_in~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N10
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[12] (
// Equation(s):
// \SRRC_test|mapped_lfsr [12] = LCELL(!\SRRC_test|mlfsr|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [1]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [12]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[12] .lut_mask = 16'h00FF;
defparam \SRRC_test|mapped_lfsr[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N20
cycloneive_lcell_comb \SRRC_test|Mux15~13 (
// Equation(s):
// \SRRC_test|Mux15~13_combout  = (\SW[1]~input_o  & (\SRRC_test|mapped_lfsr [12])) # (!\SW[1]~input_o  & ((\SRRC_test|mapped_lfsr [10])))

	.dataa(\SRRC_test|mapped_lfsr [12]),
	.datab(\SRRC_test|mapped_lfsr [10]),
	.datac(\SW[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~13 .lut_mask = 16'hACAC;
defparam \SRRC_test|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N12
cycloneive_lcell_comb \SRRC_test|Mux15~14 (
// Equation(s):
// \SRRC_test|Mux15~14_combout  = (\SW[0]~input_o  & (\SRRC_test|Mux15~13_combout )) # (!\SW[0]~input_o  & ((\SRRC_test|Mux15~11_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\SRRC_test|Mux15~13_combout ),
	.datac(\SRRC_test|Mux15~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~14 .lut_mask = 16'hD8D8;
defparam \SRRC_test|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N22
cycloneive_lcell_comb \SRRC_test|sig_in~15 (
// Equation(s):
// \SRRC_test|sig_in~15_combout  = (\SRRC_test|cb1|Equal1~0_combout  & ((\SW[2]~input_o  & (\SRRC_test|Mux15~14_combout )) # (!\SW[2]~input_o  & ((\SRRC_test|Mux15~6_combout )))))

	.dataa(\SRRC_test|Mux15~14_combout ),
	.datab(\SRRC_test|Mux15~6_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\SRRC_test|cb1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~15 .lut_mask = 16'hAC00;
defparam \SRRC_test|sig_in~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N26
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[13] (
// Equation(s):
// \SRRC_test|mapped_lfsr [13] = LCELL(!\SRRC_test|mlfsr|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [1]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [13]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[13] .lut_mask = 16'h00FF;
defparam \SRRC_test|mapped_lfsr[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N22
cycloneive_lcell_comb \SRRC_test|Mux15~15 (
// Equation(s):
// \SRRC_test|Mux15~15_combout  = (\SW[1]~input_o  & ((\SRRC_test|mapped_lfsr [13]))) # (!\SW[1]~input_o  & (\SRRC_test|mapped_lfsr [11]))

	.dataa(gnd),
	.datab(\SRRC_test|mapped_lfsr [11]),
	.datac(\SRRC_test|mapped_lfsr [13]),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~15 .lut_mask = 16'hF0CC;
defparam \SRRC_test|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N24
cycloneive_lcell_comb \SRRC_test|Mux15~16 (
// Equation(s):
// \SRRC_test|Mux15~16_combout  = (\SW[0]~input_o  & ((\SRRC_test|Mux15~15_combout ))) # (!\SW[0]~input_o  & (\SRRC_test|Mux15~13_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\SRRC_test|Mux15~13_combout ),
	.datac(\SRRC_test|Mux15~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~16 .lut_mask = 16'hE4E4;
defparam \SRRC_test|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N2
cycloneive_lcell_comb \SRRC_test|sig_in~16 (
// Equation(s):
// \SRRC_test|sig_in~16_combout  = (\SRRC_test|cb1|Equal1~0_combout  & ((\SW[2]~input_o  & (\SRRC_test|Mux15~16_combout )) # (!\SW[2]~input_o  & ((\SRRC_test|Mux15~8_combout )))))

	.dataa(\SRRC_test|cb1|Equal1~0_combout ),
	.datab(\SRRC_test|Mux15~16_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\SRRC_test|Mux15~8_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~16 .lut_mask = 16'h8A80;
defparam \SRRC_test|sig_in~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N28
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[14] (
// Equation(s):
// \SRRC_test|mapped_lfsr [14] = LCELL(!\SRRC_test|mlfsr|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [1]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [14]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[14] .lut_mask = 16'h00FF;
defparam \SRRC_test|mapped_lfsr[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N14
cycloneive_lcell_comb \SRRC_test|Mux15~17 (
// Equation(s):
// \SRRC_test|Mux15~17_combout  = (\SW[1]~input_o  & ((\SRRC_test|mapped_lfsr [14]))) # (!\SW[1]~input_o  & (\SRRC_test|mapped_lfsr [12]))

	.dataa(\SRRC_test|mapped_lfsr [12]),
	.datab(\SRRC_test|mapped_lfsr [14]),
	.datac(\SW[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~17 .lut_mask = 16'hCACA;
defparam \SRRC_test|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N20
cycloneive_lcell_comb \SRRC_test|Mux15~18 (
// Equation(s):
// \SRRC_test|Mux15~18_combout  = (\SW[0]~input_o  & (\SRRC_test|Mux15~17_combout )) # (!\SW[0]~input_o  & ((\SRRC_test|Mux15~15_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\SRRC_test|Mux15~17_combout ),
	.datac(\SRRC_test|Mux15~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~18 .lut_mask = 16'hD8D8;
defparam \SRRC_test|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N30
cycloneive_lcell_comb \SRRC_test|sig_in~17 (
// Equation(s):
// \SRRC_test|sig_in~17_combout  = (\SRRC_test|cb1|Equal1~0_combout  & ((\SW[2]~input_o  & ((\SRRC_test|Mux15~18_combout ))) # (!\SW[2]~input_o  & (\SRRC_test|Mux15~10_combout ))))

	.dataa(\SRRC_test|cb1|Equal1~0_combout ),
	.datab(\SRRC_test|Mux15~10_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\SRRC_test|Mux15~18_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~17 .lut_mask = 16'hA808;
defparam \SRRC_test|sig_in~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N22
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[15] (
// Equation(s):
// \SRRC_test|mapped_lfsr [15] = LCELL(\SRRC_test|mlfsr|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [1]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [15]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[15] .lut_mask = 16'hFF00;
defparam \SRRC_test|mapped_lfsr[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N8
cycloneive_lcell_comb \SRRC_test|Mux15~19 (
// Equation(s):
// \SRRC_test|Mux15~19_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o  & ((\SRRC_test|mapped_lfsr [15]))) # (!\SW[1]~input_o  & (\SRRC_test|mapped_lfsr [13]))))

	.dataa(\SW[0]~input_o ),
	.datab(\SRRC_test|mapped_lfsr [13]),
	.datac(\SW[1]~input_o ),
	.datad(\SRRC_test|mapped_lfsr [15]),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~19 .lut_mask = 16'hA808;
defparam \SRRC_test|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N16
cycloneive_lcell_comb \SRRC_test|Mux15~20 (
// Equation(s):
// \SRRC_test|Mux15~20_combout  = (\SRRC_test|Mux15~19_combout ) # ((!\SW[0]~input_o  & \SRRC_test|Mux15~17_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\SRRC_test|Mux15~17_combout ),
	.datad(\SRRC_test|Mux15~19_combout ),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~20 .lut_mask = 16'hFF50;
defparam \SRRC_test|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N26
cycloneive_lcell_comb \SRRC_test|sig_in~18 (
// Equation(s):
// \SRRC_test|sig_in~18_combout  = (\SRRC_test|cb1|Equal1~0_combout  & ((\SW[2]~input_o  & ((\SRRC_test|Mux15~20_combout ))) # (!\SW[2]~input_o  & (\SRRC_test|Mux15~12_combout ))))

	.dataa(\SRRC_test|cb1|Equal1~0_combout ),
	.datab(\SRRC_test|Mux15~12_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\SRRC_test|Mux15~20_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~18 .lut_mask = 16'hA808;
defparam \SRRC_test|sig_in~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N10
cycloneive_lcell_comb \SRRC_test|Mux15~21 (
// Equation(s):
// \SRRC_test|Mux15~21_combout  = (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\SRRC_test|mapped_lfsr [14]))) # (!\SW[0]~input_o  & (\SRRC_test|mapped_lfsr [13]))))

	.dataa(\SW[0]~input_o ),
	.datab(\SRRC_test|mapped_lfsr [13]),
	.datac(\SRRC_test|mapped_lfsr [14]),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~21_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~21 .lut_mask = 16'h00E4;
defparam \SRRC_test|Mux15~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N26
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[16] (
// Equation(s):
// \SRRC_test|mapped_lfsr [16] = LCELL(\SRRC_test|mlfsr|q [1] $ (\SRRC_test|mlfsr|q [0]))

	.dataa(gnd),
	.datab(\SRRC_test|mlfsr|q [1]),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [0]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [16]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[16] .lut_mask = 16'h33CC;
defparam \SRRC_test|mapped_lfsr[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N28
cycloneive_lcell_comb \SRRC_test|Mux15~22 (
// Equation(s):
// \SRRC_test|Mux15~22_combout  = (\SW[0]~input_o  & ((\SRRC_test|mapped_lfsr [16]))) # (!\SW[0]~input_o  & (\SRRC_test|mapped_lfsr [15]))

	.dataa(\SW[0]~input_o ),
	.datab(\SRRC_test|mapped_lfsr [15]),
	.datac(\SRRC_test|mapped_lfsr [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~22_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~22 .lut_mask = 16'hE4E4;
defparam \SRRC_test|Mux15~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N6
cycloneive_lcell_comb \SRRC_test|Mux15~23 (
// Equation(s):
// \SRRC_test|Mux15~23_combout  = (\SRRC_test|Mux15~21_combout ) # ((\SRRC_test|Mux15~22_combout  & \SW[1]~input_o ))

	.dataa(\SRRC_test|Mux15~21_combout ),
	.datab(\SRRC_test|Mux15~22_combout ),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~23_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~23 .lut_mask = 16'hEEAA;
defparam \SRRC_test|Mux15~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N24
cycloneive_lcell_comb \SRRC_test|sig_in~19 (
// Equation(s):
// \SRRC_test|sig_in~19_combout  = (\SRRC_test|cb1|Equal1~0_combout  & ((\SW[2]~input_o  & (\SRRC_test|Mux15~23_combout )) # (!\SW[2]~input_o  & ((\SRRC_test|Mux15~14_combout )))))

	.dataa(\SRRC_test|Mux15~23_combout ),
	.datab(\SRRC_test|Mux15~14_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\SRRC_test|cb1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~19 .lut_mask = 16'hAC00;
defparam \SRRC_test|sig_in~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N8
cycloneive_lcell_comb \SRRC_test|mapped_lfsr[17] (
// Equation(s):
// \SRRC_test|mapped_lfsr [17] = LCELL(\SRRC_test|mlfsr|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|mlfsr|q [1]),
	.cin(gnd),
	.combout(\SRRC_test|mapped_lfsr [17]),
	.cout());
// synopsys translate_off
defparam \SRRC_test|mapped_lfsr[17] .lut_mask = 16'hFF00;
defparam \SRRC_test|mapped_lfsr[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N26
cycloneive_lcell_comb \SRRC_test|Mux15~24 (
// Equation(s):
// \SRRC_test|Mux15~24_combout  = (\SW[1]~input_o  & ((\SRRC_test|mapped_lfsr [16]) # ((\SW[0]~input_o )))) # (!\SW[1]~input_o  & (((\SRRC_test|mapped_lfsr [14] & !\SW[0]~input_o ))))

	.dataa(\SRRC_test|mapped_lfsr [16]),
	.datab(\SW[1]~input_o ),
	.datac(\SRRC_test|mapped_lfsr [14]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~24_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~24 .lut_mask = 16'hCCB8;
defparam \SRRC_test|Mux15~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N20
cycloneive_lcell_comb \SRRC_test|Mux15~25 (
// Equation(s):
// \SRRC_test|Mux15~25_combout  = (\SW[0]~input_o  & ((\SRRC_test|Mux15~24_combout  & (\SRRC_test|mapped_lfsr [17])) # (!\SRRC_test|Mux15~24_combout  & ((\SRRC_test|mapped_lfsr [15]))))) # (!\SW[0]~input_o  & (((\SRRC_test|Mux15~24_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SRRC_test|mapped_lfsr [17]),
	.datac(\SRRC_test|Mux15~24_combout ),
	.datad(\SRRC_test|mapped_lfsr [15]),
	.cin(gnd),
	.combout(\SRRC_test|Mux15~25_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|Mux15~25 .lut_mask = 16'hDAD0;
defparam \SRRC_test|Mux15~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N30
cycloneive_lcell_comb \SRRC_test|sig_in~20 (
// Equation(s):
// \SRRC_test|sig_in~20_combout  = (\SRRC_test|cb1|Equal1~0_combout  & ((\SW[2]~input_o  & (\SRRC_test|Mux15~25_combout )) # (!\SW[2]~input_o  & ((\SRRC_test|Mux15~16_combout )))))

	.dataa(\SRRC_test|cb1|Equal1~0_combout ),
	.datab(\SRRC_test|Mux15~25_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\SRRC_test|Mux15~16_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~20_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~20 .lut_mask = 16'h8A80;
defparam \SRRC_test|sig_in~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N0
cycloneive_lcell_comb \SRRC_test|sig_in~21 (
// Equation(s):
// \SRRC_test|sig_in~21_combout  = (\SW[1]~input_o  & ((\SRRC_test|mapped_lfsr [17]))) # (!\SW[1]~input_o  & (\SRRC_test|Mux15~22_combout ))

	.dataa(gnd),
	.datab(\SRRC_test|Mux15~22_combout ),
	.datac(\SRRC_test|mapped_lfsr [17]),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~21_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~21 .lut_mask = 16'hF0CC;
defparam \SRRC_test|sig_in~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N4
cycloneive_lcell_comb \SRRC_test|sig_in~22 (
// Equation(s):
// \SRRC_test|sig_in~22_combout  = (\SRRC_test|cb1|Equal1~0_combout  & ((\SW[2]~input_o  & ((\SRRC_test|sig_in~21_combout ))) # (!\SW[2]~input_o  & (\SRRC_test|Mux15~18_combout ))))

	.dataa(\SRRC_test|cb1|Equal1~0_combout ),
	.datab(\SRRC_test|Mux15~18_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\SRRC_test|sig_in~21_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~22_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~22 .lut_mask = 16'hA808;
defparam \SRRC_test|sig_in~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N2
cycloneive_lcell_comb \SRRC_test|sig_in~23 (
// Equation(s):
// \SRRC_test|sig_in~23_combout  = (\SW[0]~input_o  & (\SRRC_test|mapped_lfsr [17])) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\SRRC_test|mapped_lfsr [17])) # (!\SW[1]~input_o  & ((\SRRC_test|mapped_lfsr [16])))))

	.dataa(\SW[0]~input_o ),
	.datab(\SRRC_test|mapped_lfsr [17]),
	.datac(\SRRC_test|mapped_lfsr [16]),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~23_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~23 .lut_mask = 16'hCCD8;
defparam \SRRC_test|sig_in~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N14
cycloneive_lcell_comb \SRRC_test|sig_in~24 (
// Equation(s):
// \SRRC_test|sig_in~24_combout  = (\SRRC_test|cb1|Equal1~0_combout  & ((\SW[2]~input_o  & (\SRRC_test|sig_in~23_combout )) # (!\SW[2]~input_o  & ((\SRRC_test|Mux15~20_combout )))))

	.dataa(\SRRC_test|sig_in~23_combout ),
	.datab(\SRRC_test|Mux15~20_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\SRRC_test|cb1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~24_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~24 .lut_mask = 16'hAC00;
defparam \SRRC_test|sig_in~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N12
cycloneive_lcell_comb \SRRC_test|sig_in~25 (
// Equation(s):
// \SRRC_test|sig_in~25_combout  = (\SRRC_test|cb1|Equal1~0_combout  & ((\SW[2]~input_o  & ((\SRRC_test|mapped_lfsr [17]))) # (!\SW[2]~input_o  & (\SRRC_test|Mux15~23_combout ))))

	.dataa(\SRRC_test|Mux15~23_combout ),
	.datab(\SRRC_test|mapped_lfsr [17]),
	.datac(\SW[2]~input_o ),
	.datad(\SRRC_test|cb1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~25_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~25 .lut_mask = 16'hCA00;
defparam \SRRC_test|sig_in~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N22
cycloneive_lcell_comb \SRRC_test|sig_in~26 (
// Equation(s):
// \SRRC_test|sig_in~26_combout  = (\SRRC_test|cb1|Equal1~0_combout  & ((\SW[2]~input_o  & (\SRRC_test|mapped_lfsr [17])) # (!\SW[2]~input_o  & ((\SRRC_test|Mux15~25_combout )))))

	.dataa(\SRRC_test|cb1|Equal1~0_combout ),
	.datab(\SRRC_test|mapped_lfsr [17]),
	.datac(\SW[2]~input_o ),
	.datad(\SRRC_test|Mux15~25_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~26_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~26 .lut_mask = 16'h8A80;
defparam \SRRC_test|sig_in~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N16
cycloneive_lcell_comb \SRRC_test|sig_in~27 (
// Equation(s):
// \SRRC_test|sig_in~27_combout  = (\SRRC_test|cb1|Equal1~0_combout  & ((\SRRC_test|sig_in~1_combout  & (\SRRC_test|mapped_lfsr [17])) # (!\SRRC_test|sig_in~1_combout  & ((\SRRC_test|Mux15~22_combout )))))

	.dataa(\SRRC_test|sig_in~1_combout ),
	.datab(\SRRC_test|mapped_lfsr [17]),
	.datac(\SRRC_test|cb1|Equal1~0_combout ),
	.datad(\SRRC_test|Mux15~22_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~27_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~27 .lut_mask = 16'hD080;
defparam \SRRC_test|sig_in~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N18
cycloneive_lcell_comb \SRRC_test|sig_in~28 (
// Equation(s):
// \SRRC_test|sig_in~28_combout  = (!\SW[0]~input_o  & (!\SW[1]~input_o  & !\SW[2]~input_o ))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~28_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~28 .lut_mask = 16'h0101;
defparam \SRRC_test|sig_in~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N4
cycloneive_lcell_comb \SRRC_test|sig_in~29 (
// Equation(s):
// \SRRC_test|sig_in~29_combout  = (\SRRC_test|cb1|Equal1~0_combout  & ((\SRRC_test|sig_in~28_combout  & (\SRRC_test|mapped_lfsr [16])) # (!\SRRC_test|sig_in~28_combout  & ((\SRRC_test|mapped_lfsr [17])))))

	.dataa(\SRRC_test|mapped_lfsr [16]),
	.datab(\SRRC_test|mapped_lfsr [17]),
	.datac(\SRRC_test|cb1|Equal1~0_combout ),
	.datad(\SRRC_test|sig_in~28_combout ),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~29_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~29 .lut_mask = 16'hA0C0;
defparam \SRRC_test|sig_in~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N14
cycloneive_lcell_comb \SRRC_test|sig_in~30 (
// Equation(s):
// \SRRC_test|sig_in~30_combout  = (\SRRC_test|mapped_lfsr [17] & \SRRC_test|cb1|Equal1~0_combout )

	.dataa(gnd),
	.datab(\SRRC_test|mapped_lfsr [17]),
	.datac(\SRRC_test|cb1|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|sig_in~30_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|sig_in~30 .lut_mask = 16'hC0C0;
defparam \SRRC_test|sig_in~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N8
cycloneive_io_ibuf \ADC_DA[0]~input (
	.i(ADC_DA[0]),
	.ibar(gnd),
	.o(\ADC_DA[0]~input_o ));
// synopsys translate_off
defparam \ADC_DA[0]~input .bus_hold = "false";
defparam \ADC_DA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y50_N25
dffeas \registered_ADC_A[0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_DA[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_A[0] .is_wysiwyg = "true";
defparam \registered_ADC_A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y50_N2
cycloneive_lcell_comb \DAC_DA[0]~reg0feeder (
// Equation(s):
// \DAC_DA[0]~reg0feeder_combout  = registered_ADC_A[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(registered_ADC_A[0]),
	.cin(gnd),
	.combout(\DAC_DA[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DA[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DA[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y50_N3
dffeas \DAC_DA[0]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DA[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[0]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N1
cycloneive_io_ibuf \ADC_DA[1]~input (
	.i(ADC_DA[1]),
	.ibar(gnd),
	.o(\ADC_DA[1]~input_o ));
// synopsys translate_off
defparam \ADC_DA[1]~input .bus_hold = "false";
defparam \ADC_DA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y56_N25
dffeas \registered_ADC_A[1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_DA[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_A[1] .is_wysiwyg = "true";
defparam \registered_ADC_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y56_N24
cycloneive_lcell_comb \DAC_DA[1]~reg0feeder (
// Equation(s):
// \DAC_DA[1]~reg0feeder_combout  = registered_ADC_A[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(registered_ADC_A[1]),
	.cin(gnd),
	.combout(\DAC_DA[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DA[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DA[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y56_N25
dffeas \DAC_DA[1]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DA[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[1]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N15
cycloneive_io_ibuf \ADC_DA[2]~input (
	.i(ADC_DA[2]),
	.ibar(gnd),
	.o(\ADC_DA[2]~input_o ));
// synopsys translate_off
defparam \ADC_DA[2]~input .bus_hold = "false";
defparam \ADC_DA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N24
cycloneive_lcell_comb \registered_ADC_A[2]~feeder (
// Equation(s):
// \registered_ADC_A[2]~feeder_combout  = \ADC_DA[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DA[2]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_A[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_A[2]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_A[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y43_N25
dffeas \registered_ADC_A[2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_A[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_A[2] .is_wysiwyg = "true";
defparam \registered_ADC_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N10
cycloneive_lcell_comb \DAC_DA[2]~reg0feeder (
// Equation(s):
// \DAC_DA[2]~reg0feeder_combout  = registered_ADC_A[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(registered_ADC_A[2]),
	.cin(gnd),
	.combout(\DAC_DA[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DA[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DA[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y43_N11
dffeas \DAC_DA[2]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DA[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[2]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N15
cycloneive_io_ibuf \ADC_DA[3]~input (
	.i(ADC_DA[3]),
	.ibar(gnd),
	.o(\ADC_DA[3]~input_o ));
// synopsys translate_off
defparam \ADC_DA[3]~input .bus_hold = "false";
defparam \ADC_DA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N24
cycloneive_lcell_comb \registered_ADC_A[3]~feeder (
// Equation(s):
// \registered_ADC_A[3]~feeder_combout  = \ADC_DA[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DA[3]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_A[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_A[3]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_A[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N25
dffeas \registered_ADC_A[3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_A[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_A[3] .is_wysiwyg = "true";
defparam \registered_ADC_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N18
cycloneive_lcell_comb \DAC_DA[3]~reg0feeder (
// Equation(s):
// \DAC_DA[3]~reg0feeder_combout  = registered_ADC_A[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(registered_ADC_A[3]),
	.cin(gnd),
	.combout(\DAC_DA[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DA[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DA[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N19
dffeas \DAC_DA[3]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DA[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[3]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N8
cycloneive_io_ibuf \ADC_DA[4]~input (
	.i(ADC_DA[4]),
	.ibar(gnd),
	.o(\ADC_DA[4]~input_o ));
// synopsys translate_off
defparam \ADC_DA[4]~input .bus_hold = "false";
defparam \ADC_DA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y56_N11
dffeas \registered_ADC_A[4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_DA[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_A[4] .is_wysiwyg = "true";
defparam \registered_ADC_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y56_N4
cycloneive_lcell_comb \DAC_DA[4]~reg0feeder (
// Equation(s):
// \DAC_DA[4]~reg0feeder_combout  = registered_ADC_A[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(registered_ADC_A[4]),
	.cin(gnd),
	.combout(\DAC_DA[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DA[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DA[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y56_N5
dffeas \DAC_DA[4]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DA[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[4]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N1
cycloneive_io_ibuf \ADC_DA[5]~input (
	.i(ADC_DA[5]),
	.ibar(gnd),
	.o(\ADC_DA[5]~input_o ));
// synopsys translate_off
defparam \ADC_DA[5]~input .bus_hold = "false";
defparam \ADC_DA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y44_N25
dffeas \registered_ADC_A[5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_DA[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_A[5] .is_wysiwyg = "true";
defparam \registered_ADC_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y44_N18
cycloneive_lcell_comb \DAC_DA[5]~reg0feeder (
// Equation(s):
// \DAC_DA[5]~reg0feeder_combout  = registered_ADC_A[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(registered_ADC_A[5]),
	.cin(gnd),
	.combout(\DAC_DA[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DA[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DA[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y44_N19
dffeas \DAC_DA[5]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DA[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[5]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N1
cycloneive_io_ibuf \ADC_DA[6]~input (
	.i(ADC_DA[6]),
	.ibar(gnd),
	.o(\ADC_DA[6]~input_o ));
// synopsys translate_off
defparam \ADC_DA[6]~input .bus_hold = "false";
defparam \ADC_DA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y44_N25
dffeas \registered_ADC_A[6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_DA[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_A[6] .is_wysiwyg = "true";
defparam \registered_ADC_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N12
cycloneive_lcell_comb \DAC_DA[6]~reg0feeder (
// Equation(s):
// \DAC_DA[6]~reg0feeder_combout  = registered_ADC_A[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(registered_ADC_A[6]),
	.cin(gnd),
	.combout(\DAC_DA[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DA[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DA[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y44_N13
dffeas \DAC_DA[6]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DA[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[6]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N8
cycloneive_io_ibuf \ADC_DA[7]~input (
	.i(ADC_DA[7]),
	.ibar(gnd),
	.o(\ADC_DA[7]~input_o ));
// synopsys translate_off
defparam \ADC_DA[7]~input .bus_hold = "false";
defparam \ADC_DA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N24
cycloneive_lcell_comb \registered_ADC_A[7]~feeder (
// Equation(s):
// \registered_ADC_A[7]~feeder_combout  = \ADC_DA[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DA[7]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_A[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_A[7]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_A[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y45_N25
dffeas \registered_ADC_A[7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_A[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_A[7] .is_wysiwyg = "true";
defparam \registered_ADC_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N4
cycloneive_lcell_comb \DAC_DA[7]~reg0feeder (
// Equation(s):
// \DAC_DA[7]~reg0feeder_combout  = registered_ADC_A[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(registered_ADC_A[7]),
	.cin(gnd),
	.combout(\DAC_DA[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DA[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DA[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y45_N5
dffeas \DAC_DA[7]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DA[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[7]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \ADC_DA[8]~input (
	.i(ADC_DA[8]),
	.ibar(gnd),
	.o(\ADC_DA[8]~input_o ));
// synopsys translate_off
defparam \ADC_DA[8]~input .bus_hold = "false";
defparam \ADC_DA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N10
cycloneive_lcell_comb \registered_ADC_A[8]~feeder (
// Equation(s):
// \registered_ADC_A[8]~feeder_combout  = \ADC_DA[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DA[8]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_A[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_A[8]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_A[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y44_N11
dffeas \registered_ADC_A[8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_A[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_A[8] .is_wysiwyg = "true";
defparam \registered_ADC_A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N14
cycloneive_lcell_comb \DAC_DA[8]~reg0feeder (
// Equation(s):
// \DAC_DA[8]~reg0feeder_combout  = registered_ADC_A[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(registered_ADC_A[8]),
	.cin(gnd),
	.combout(\DAC_DA[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DA[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DA[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y44_N15
dffeas \DAC_DA[8]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DA[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[8]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N22
cycloneive_io_ibuf \ADC_DA[9]~input (
	.i(ADC_DA[9]),
	.ibar(gnd),
	.o(\ADC_DA[9]~input_o ));
// synopsys translate_off
defparam \ADC_DA[9]~input .bus_hold = "false";
defparam \ADC_DA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N2
cycloneive_lcell_comb \registered_ADC_A[9]~feeder (
// Equation(s):
// \registered_ADC_A[9]~feeder_combout  = \ADC_DA[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DA[9]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_A[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_A[9]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_A[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y45_N3
dffeas \registered_ADC_A[9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_A[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_A[9] .is_wysiwyg = "true";
defparam \registered_ADC_A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y47_N12
cycloneive_lcell_comb \DAC_DA[9]~reg0feeder (
// Equation(s):
// \DAC_DA[9]~reg0feeder_combout  = registered_ADC_A[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(registered_ADC_A[9]),
	.cin(gnd),
	.combout(\DAC_DA[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DA[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DA[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y47_N13
dffeas \DAC_DA[9]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DA[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[9]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N15
cycloneive_io_ibuf \ADC_DA[10]~input (
	.i(ADC_DA[10]),
	.ibar(gnd),
	.o(\ADC_DA[10]~input_o ));
// synopsys translate_off
defparam \ADC_DA[10]~input .bus_hold = "false";
defparam \ADC_DA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y58_N24
cycloneive_lcell_comb \registered_ADC_A[10]~feeder (
// Equation(s):
// \registered_ADC_A[10]~feeder_combout  = \ADC_DA[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DA[10]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_A[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_A[10]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_A[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y58_N25
dffeas \registered_ADC_A[10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_A[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_A[10] .is_wysiwyg = "true";
defparam \registered_ADC_A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y58_N18
cycloneive_lcell_comb \DAC_DA[10]~reg0feeder (
// Equation(s):
// \DAC_DA[10]~reg0feeder_combout  = registered_ADC_A[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(registered_ADC_A[10]),
	.cin(gnd),
	.combout(\DAC_DA[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DA[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DA[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y58_N19
dffeas \DAC_DA[10]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DA[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[10]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N8
cycloneive_io_ibuf \ADC_DA[11]~input (
	.i(ADC_DA[11]),
	.ibar(gnd),
	.o(\ADC_DA[11]~input_o ));
// synopsys translate_off
defparam \ADC_DA[11]~input .bus_hold = "false";
defparam \ADC_DA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y51_N29
dffeas \registered_ADC_A[11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_DA[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_A[11] .is_wysiwyg = "true";
defparam \registered_ADC_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N15
dffeas \DAC_DA[11]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(registered_ADC_A[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[11]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N8
cycloneive_io_ibuf \ADC_DA[12]~input (
	.i(ADC_DA[12]),
	.ibar(gnd),
	.o(\ADC_DA[12]~input_o ));
// synopsys translate_off
defparam \ADC_DA[12]~input .bus_hold = "false";
defparam \ADC_DA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N24
cycloneive_lcell_comb \registered_ADC_A[12]~feeder (
// Equation(s):
// \registered_ADC_A[12]~feeder_combout  = \ADC_DA[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_DA[12]~input_o ),
	.cin(gnd),
	.combout(\registered_ADC_A[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registered_ADC_A[12]~feeder .lut_mask = 16'hFF00;
defparam \registered_ADC_A[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y27_N25
dffeas \registered_ADC_A[12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_A[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_A[12] .is_wysiwyg = "true";
defparam \registered_ADC_A[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N10
cycloneive_lcell_comb \DAC_DA[12]~reg0feeder (
// Equation(s):
// \DAC_DA[12]~reg0feeder_combout  = registered_ADC_A[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(registered_ADC_A[12]),
	.cin(gnd),
	.combout(\DAC_DA[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DA[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DA[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y27_N11
dffeas \DAC_DA[12]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DA[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[12]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N1
cycloneive_io_ibuf \ADC_DA[13]~input (
	.i(ADC_DA[13]),
	.ibar(gnd),
	.o(\ADC_DA[13]~input_o ));
// synopsys translate_off
defparam \ADC_DA[13]~input .bus_hold = "false";
defparam \ADC_DA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y47_N11
dffeas \registered_ADC_A[13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_DA[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_A[13] .is_wysiwyg = "true";
defparam \registered_ADC_A[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y47_N14
cycloneive_lcell_comb \DAC_DA[13]~reg0feeder (
// Equation(s):
// \DAC_DA[13]~reg0feeder_combout  = registered_ADC_A[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(registered_ADC_A[13]),
	.cin(gnd),
	.combout(\DAC_DA[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DA[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DA[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y47_N15
dffeas \DAC_DA[13]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DA[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[13]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N26
cycloneive_lcell_comb \SRRC_test|count[0]~3 (
// Equation(s):
// \SRRC_test|count[0]~3_combout  = !\SRRC_test|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|count[0]~3 .lut_mask = 16'h0F0F;
defparam \SRRC_test|count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N27
dffeas \SRRC_test|count[0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|count[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|count[0] .is_wysiwyg = "true";
defparam \SRRC_test|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y46_N15
dffeas \SRRC_test|a1|delay_p4[0][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p3[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[0][0] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N8
cycloneive_lcell_comb \SRRC_test|count[1]~1 (
// Equation(s):
// \SRRC_test|count[1]~1_combout  = \SRRC_test|count [1] $ (\SRRC_test|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|count [1]),
	.datad(\SRRC_test|count [0]),
	.cin(gnd),
	.combout(\SRRC_test|count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|count[1]~1 .lut_mask = 16'h0FF0;
defparam \SRRC_test|count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N9
dffeas \SRRC_test|count[1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|count[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|count[1] .is_wysiwyg = "true";
defparam \SRRC_test|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N24
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N0
cycloneive_lcell_comb \SRRC_test|srrc_up_2[2]~5 (
// Equation(s):
// \SRRC_test|srrc_up_2[2]~5_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|count [1]),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[2]~5 .lut_mask = 16'h0F00;
defparam \SRRC_test|srrc_up_2[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N1
dffeas \SRRC_test|af1|delay_p1[0][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][2] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N7
dffeas \SRRC_test|af1|delay_p1[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p1[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N12
cycloneive_lcell_comb \SRRC_test|srrc_up_2[1]~6 (
// Equation(s):
// \SRRC_test|srrc_up_2[1]~6_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|count [1]),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[1]~6 .lut_mask = 16'h0F00;
defparam \SRRC_test|srrc_up_2[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N14
cycloneive_lcell_comb \SRRC_test|af1|adder_2[0]~0 (
// Equation(s):
// \SRRC_test|af1|adder_2[0]~0_combout  = (\SRRC_test|srrc_up_2[1]~6_combout  & ((GND) # (!\SRRC_test|af1|delay_p3[1][0]~q ))) # (!\SRRC_test|srrc_up_2[1]~6_combout  & (\SRRC_test|af1|delay_p3[1][0]~q  $ (GND)))
// \SRRC_test|af1|adder_2[0]~1  = CARRY((\SRRC_test|srrc_up_2[1]~6_combout ) # (!\SRRC_test|af1|delay_p3[1][0]~q ))

	.dataa(\SRRC_test|srrc_up_2[1]~6_combout ),
	.datab(\SRRC_test|af1|delay_p3[1][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|af1|adder_2[0]~0_combout ),
	.cout(\SRRC_test|af1|adder_2[0]~1 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[0]~0 .lut_mask = 16'h66BB;
defparam \SRRC_test|af1|adder_2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N16
cycloneive_lcell_comb \SRRC_test|af1|adder_2[1]~2 (
// Equation(s):
// \SRRC_test|af1|adder_2[1]~2_combout  = (\SRRC_test|af1|delay_p3[1][1]~q  & ((\SRRC_test|srrc_up_2[2]~5_combout  & (!\SRRC_test|af1|adder_2[0]~1 )) # (!\SRRC_test|srrc_up_2[2]~5_combout  & ((\SRRC_test|af1|adder_2[0]~1 ) # (GND))))) # 
// (!\SRRC_test|af1|delay_p3[1][1]~q  & ((\SRRC_test|srrc_up_2[2]~5_combout  & (\SRRC_test|af1|adder_2[0]~1  & VCC)) # (!\SRRC_test|srrc_up_2[2]~5_combout  & (!\SRRC_test|af1|adder_2[0]~1 ))))
// \SRRC_test|af1|adder_2[1]~3  = CARRY((\SRRC_test|af1|delay_p3[1][1]~q  & ((!\SRRC_test|af1|adder_2[0]~1 ) # (!\SRRC_test|srrc_up_2[2]~5_combout ))) # (!\SRRC_test|af1|delay_p3[1][1]~q  & (!\SRRC_test|srrc_up_2[2]~5_combout  & !\SRRC_test|af1|adder_2[0]~1 
// )))

	.dataa(\SRRC_test|af1|delay_p3[1][1]~q ),
	.datab(\SRRC_test|srrc_up_2[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[0]~1 ),
	.combout(\SRRC_test|af1|adder_2[1]~2_combout ),
	.cout(\SRRC_test|af1|adder_2[1]~3 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[1]~2 .lut_mask = 16'h692B;
defparam \SRRC_test|af1|adder_2[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N10
cycloneive_lcell_comb \SRRC_test|srrc_up_2[4]~3 (
// Equation(s):
// \SRRC_test|srrc_up_2[4]~3_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|count [1]),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[4]~3 .lut_mask = 16'h0F00;
defparam \SRRC_test|srrc_up_2[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N10
cycloneive_lcell_comb \SRRC_test|srrc_up_2[6]~1 (
// Equation(s):
// \SRRC_test|srrc_up_2[6]~1_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(\SRRC_test|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[6]~1 .lut_mask = 16'h5500;
defparam \SRRC_test|srrc_up_2[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N11
dffeas \SRRC_test|af1|delay_p1[0][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][6] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N2
cycloneive_lcell_comb \SRRC_test|af1|delay_p1[1][6]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p1[1][6]~feeder_combout  = \SRRC_test|af1|delay_p1[0][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p1[0][6]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p1[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][6]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p1[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N3
dffeas \SRRC_test|af1|delay_p1[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p1[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N26
cycloneive_lcell_comb \SRRC_test|srrc_up_2[10]~9 (
// Equation(s):
// \SRRC_test|srrc_up_2[10]~9_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(gnd),
	.datab(\SRRC_test|count [1]),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[10]~9 .lut_mask = 16'h3300;
defparam \SRRC_test|srrc_up_2[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N18
cycloneive_lcell_comb \SRRC_test|srrc_up_2[11]~10 (
// Equation(s):
// \SRRC_test|srrc_up_2[11]~10_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(gnd),
	.datab(\SRRC_test|count [1]),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[11]~10 .lut_mask = 16'h3300;
defparam \SRRC_test|srrc_up_2[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N22
cycloneive_lcell_comb \SRRC_test|srrc_up_2[12]~11 (
// Equation(s):
// \SRRC_test|srrc_up_2[12]~11_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(gnd),
	.datab(\SRRC_test|count [1]),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[12]~11 .lut_mask = 16'h3300;
defparam \SRRC_test|srrc_up_2[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N23
dffeas \SRRC_test|af1|delay_p1[0][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[12]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][12] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N30
cycloneive_lcell_comb \SRRC_test|af1|delay_p1[1][12]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p1[1][12]~feeder_combout  = \SRRC_test|af1|delay_p1[0][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p1[0][12]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p1[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][12]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p1[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N31
dffeas \SRRC_test|af1|delay_p1[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p1[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N24
cycloneive_lcell_comb \SRRC_test|srrc_up_2[14]~13 (
// Equation(s):
// \SRRC_test|srrc_up_2[14]~13_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(gnd),
	.datab(\SRRC_test|count [1]),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[14]~13 .lut_mask = 16'h3300;
defparam \SRRC_test|srrc_up_2[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N25
dffeas \SRRC_test|af1|delay_p1[0][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[14]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][14] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N26
cycloneive_lcell_comb \SRRC_test|af1|delay_p1[1][14]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p1[1][14]~feeder_combout  = \SRRC_test|af1|delay_p1[0][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p1[0][14]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p1[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][14]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p1[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N27
dffeas \SRRC_test|af1|delay_p1[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p1[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N28
cycloneive_lcell_comb \SRRC_test|srrc_up_2[15]~14 (
// Equation(s):
// \SRRC_test|srrc_up_2[15]~14_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(gnd),
	.datab(\SRRC_test|count [1]),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[15]~14 .lut_mask = 16'h3300;
defparam \SRRC_test|srrc_up_2[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N29
dffeas \SRRC_test|af1|delay_p1[0][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[15]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][15] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N21
dffeas \SRRC_test|af1|delay_p1[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p1[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N30
cycloneive_lcell_comb \SRRC_test|srrc_up_2[16]~15 (
// Equation(s):
// \SRRC_test|srrc_up_2[16]~15_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(\SRRC_test|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[16]~15 .lut_mask = 16'h5500;
defparam \SRRC_test|srrc_up_2[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N31
dffeas \SRRC_test|af1|delay_p1[0][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[16]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][16] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y46_N7
dffeas \SRRC_test|af1|delay_p1[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p1[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N30
cycloneive_lcell_comb \SRRC_test|srrc_up_2[17]~16 (
// Equation(s):
// \SRRC_test|srrc_up_2[17]~16_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(gnd),
	.datab(\SRRC_test|count [1]),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[17]~16 .lut_mask = 16'h3300;
defparam \SRRC_test|srrc_up_2[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N31
dffeas \SRRC_test|af1|delay_p1[0][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[17]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][17] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneive_lcell_comb \SRRC_test|af1|delay_p1[1][17]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p1[1][17]~feeder_combout  = \SRRC_test|af1|delay_p1[0][17]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p1[0][17]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p1[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][17]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p1[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N23
dffeas \SRRC_test|af1|delay_p1[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p1[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][17] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X44_Y42_N0
cycloneive_mac_mult \SRRC_test|af1|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|af1|adder_2[17]~34_combout ,\SRRC_test|af1|adder_2[16]~32_combout ,\SRRC_test|af1|adder_2[15]~30_combout ,\SRRC_test|af1|adder_2[14]~28_combout ,\SRRC_test|af1|adder_2[13]~26_combout ,\SRRC_test|af1|adder_2[12]~24_combout ,
\SRRC_test|af1|adder_2[11]~22_combout ,\SRRC_test|af1|adder_2[10]~20_combout ,\SRRC_test|af1|adder_2[9]~18_combout ,\SRRC_test|af1|adder_2[8]~16_combout ,\SRRC_test|af1|adder_2[7]~14_combout ,\SRRC_test|af1|adder_2[6]~12_combout ,
\SRRC_test|af1|adder_2[5]~10_combout ,\SRRC_test|af1|adder_2[4]~8_combout ,\SRRC_test|af1|adder_2[3]~6_combout ,\SRRC_test|af1|adder_2[2]~4_combout ,\SRRC_test|af1|adder_2[1]~2_combout ,\SRRC_test|af1|adder_2[0]~0_combout }),
	.datab({gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,vcc,vcc,gnd,vcc,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|af1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|af1|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \SRRC_test|af1|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \SRRC_test|af1|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \SRRC_test|af1|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \SRRC_test|af1|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \SRRC_test|af1|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y42_N2
cycloneive_mac_out \SRRC_test|af1|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\SRRC_test|af1|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|af1|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|af1|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \SRRC_test|af1|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N20
cycloneive_lcell_comb \SRRC_test|srrc_up_2[13]~12 (
// Equation(s):
// \SRRC_test|srrc_up_2[13]~12_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(gnd),
	.datab(\SRRC_test|count [1]),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[13]~12 .lut_mask = 16'h3300;
defparam \SRRC_test|srrc_up_2[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N21
dffeas \SRRC_test|af1|delay_p1[0][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][13] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneive_lcell_comb \SRRC_test|af1|delay_p1[1][13]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p1[1][13]~feeder_combout  = \SRRC_test|af1|delay_p1[0][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p1[0][13]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p1[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][13]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p1[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N25
dffeas \SRRC_test|af1|delay_p1[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p1[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N19
dffeas \SRRC_test|af1|delay_p1[0][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[11]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][11] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneive_lcell_comb \SRRC_test|af1|delay_p1[1][11]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p1[1][11]~feeder_combout  = \SRRC_test|af1|delay_p1[0][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p1[0][11]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p1[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][11]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p1[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N29
dffeas \SRRC_test|af1|delay_p1[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p1[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N27
dffeas \SRRC_test|af1|delay_p1[0][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[10]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][10] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N19
dffeas \SRRC_test|af1|delay_p1[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p1[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N12
cycloneive_lcell_comb \SRRC_test|srrc_up_2[9]~8 (
// Equation(s):
// \SRRC_test|srrc_up_2[9]~8_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(\SRRC_test|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[9]~8 .lut_mask = 16'h5500;
defparam \SRRC_test|srrc_up_2[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N13
dffeas \SRRC_test|af1|delay_p1[0][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[9]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][9] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N28
cycloneive_lcell_comb \SRRC_test|af1|delay_p1[1][9]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p1[1][9]~feeder_combout  = \SRRC_test|af1|delay_p1[0][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p1[0][9]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p1[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][9]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p1[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N29
dffeas \SRRC_test|af1|delay_p1[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p1[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N2
cycloneive_lcell_comb \SRRC_test|srrc_up_2[8]~7 (
// Equation(s):
// \SRRC_test|srrc_up_2[8]~7_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|count [1]),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[8]~7 .lut_mask = 16'h0F00;
defparam \SRRC_test|srrc_up_2[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N3
dffeas \SRRC_test|af1|delay_p1[0][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][8] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N10
cycloneive_lcell_comb \SRRC_test|af1|delay_p1[1][8]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p1[1][8]~feeder_combout  = \SRRC_test|af1|delay_p1[0][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p1[0][8]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p1[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][8]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p1[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N11
dffeas \SRRC_test|af1|delay_p1[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p1[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N8
cycloneive_lcell_comb \SRRC_test|srrc_up_2[7]~0 (
// Equation(s):
// \SRRC_test|srrc_up_2[7]~0_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(\SRRC_test|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[7]~0 .lut_mask = 16'h5500;
defparam \SRRC_test|srrc_up_2[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N9
dffeas \SRRC_test|af1|delay_p1[0][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][7] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N24
cycloneive_lcell_comb \SRRC_test|af1|delay_p1[1][7]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p1[1][7]~feeder_combout  = \SRRC_test|af1|delay_p1[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p1[0][7]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p1[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][7]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p1[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N25
dffeas \SRRC_test|af1|delay_p1[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p1[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N4
cycloneive_lcell_comb \SRRC_test|srrc_up_2[5]~2 (
// Equation(s):
// \SRRC_test|srrc_up_2[5]~2_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|count [1]),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[5]~2 .lut_mask = 16'h0F00;
defparam \SRRC_test|srrc_up_2[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N5
dffeas \SRRC_test|af1|delay_p1[0][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][5] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N9
dffeas \SRRC_test|af1|delay_p1[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p1[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N11
dffeas \SRRC_test|af1|delay_p1[0][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][4] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N2
cycloneive_lcell_comb \SRRC_test|af1|delay_p1[1][4]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p1[1][4]~feeder_combout  = \SRRC_test|af1|delay_p1[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p1[0][4]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p1[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][4]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p1[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N3
dffeas \SRRC_test|af1|delay_p1[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p1[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N6
cycloneive_lcell_comb \SRRC_test|srrc_up_2[3]~4 (
// Equation(s):
// \SRRC_test|srrc_up_2[3]~4_combout  = (!\SRRC_test|count [1] & \~GND~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|count [1]),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\SRRC_test|srrc_up_2[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|srrc_up_2[3]~4 .lut_mask = 16'h0F00;
defparam \SRRC_test|srrc_up_2[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N7
dffeas \SRRC_test|af1|delay_p1[0][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][3] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N5
dffeas \SRRC_test|af1|delay_p1[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p1[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N13
dffeas \SRRC_test|af1|delay_p1[0][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|srrc_up_2[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[0][1] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N0
cycloneive_lcell_comb \SRRC_test|af1|delay_p1[1][1]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p1[1][1]~feeder_combout  = \SRRC_test|af1|delay_p1[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p1[0][1]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p1[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][1]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p1[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N1
dffeas \SRRC_test|af1|delay_p1[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p1[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p1[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p1[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p1[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N14
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][0]~18 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][0]~18_combout  = (\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT17  & (\SRRC_test|af1|delay_p1[1][1]~q  $ (VCC))) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT17  & (\SRRC_test|af1|delay_p1[1][1]~q  & VCC))
// \SRRC_test|af1|delay_p3[0][0]~19  = CARRY((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT17  & \SRRC_test|af1|delay_p1[1][1]~q ))

	.dataa(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\SRRC_test|af1|delay_p1[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p3[0][0]~18_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][0]~19 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][0]~18 .lut_mask = 16'h6688;
defparam \SRRC_test|af1|delay_p3[0][0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N16
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][1]~20 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][1]~20_combout  = (\SRRC_test|af1|delay_p1[1][2]~q  & ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT18  & (\SRRC_test|af1|delay_p3[0][0]~19  & VCC)) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// (!\SRRC_test|af1|delay_p3[0][0]~19 )))) # (!\SRRC_test|af1|delay_p1[1][2]~q  & ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT18  & (!\SRRC_test|af1|delay_p3[0][0]~19 )) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// ((\SRRC_test|af1|delay_p3[0][0]~19 ) # (GND)))))
// \SRRC_test|af1|delay_p3[0][1]~21  = CARRY((\SRRC_test|af1|delay_p1[1][2]~q  & (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT18  & !\SRRC_test|af1|delay_p3[0][0]~19 )) # (!\SRRC_test|af1|delay_p1[1][2]~q  & ((!\SRRC_test|af1|delay_p3[0][0]~19 ) # 
// (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT18 ))))

	.dataa(\SRRC_test|af1|delay_p1[1][2]~q ),
	.datab(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][0]~19 ),
	.combout(\SRRC_test|af1|delay_p3[0][1]~20_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][1]~21 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][1]~20 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p3[0][1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N18
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][2]~22 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][2]~22_combout  = ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT19  $ (\SRRC_test|af1|delay_p1[1][3]~q  $ (!\SRRC_test|af1|delay_p3[0][1]~21 )))) # (GND)
// \SRRC_test|af1|delay_p3[0][2]~23  = CARRY((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\SRRC_test|af1|delay_p1[1][3]~q ) # (!\SRRC_test|af1|delay_p3[0][1]~21 ))) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// (\SRRC_test|af1|delay_p1[1][3]~q  & !\SRRC_test|af1|delay_p3[0][1]~21 )))

	.dataa(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\SRRC_test|af1|delay_p1[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][1]~21 ),
	.combout(\SRRC_test|af1|delay_p3[0][2]~22_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][2]~23 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][2]~22 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p3[0][2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N20
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][3]~24 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][3]~24_combout  = (\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\SRRC_test|af1|delay_p1[1][4]~q  & (\SRRC_test|af1|delay_p3[0][2]~23  & VCC)) # (!\SRRC_test|af1|delay_p1[1][4]~q  & 
// (!\SRRC_test|af1|delay_p3[0][2]~23 )))) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\SRRC_test|af1|delay_p1[1][4]~q  & (!\SRRC_test|af1|delay_p3[0][2]~23 )) # (!\SRRC_test|af1|delay_p1[1][4]~q  & ((\SRRC_test|af1|delay_p3[0][2]~23 ) # 
// (GND)))))
// \SRRC_test|af1|delay_p3[0][3]~25  = CARRY((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT20  & (!\SRRC_test|af1|delay_p1[1][4]~q  & !\SRRC_test|af1|delay_p3[0][2]~23 )) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT20  & 
// ((!\SRRC_test|af1|delay_p3[0][2]~23 ) # (!\SRRC_test|af1|delay_p1[1][4]~q ))))

	.dataa(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\SRRC_test|af1|delay_p1[1][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][2]~23 ),
	.combout(\SRRC_test|af1|delay_p3[0][3]~24_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][3]~25 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][3]~24 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p3[0][3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N22
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][4]~26 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][4]~26_combout  = ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT21  $ (\SRRC_test|af1|delay_p1[1][5]~q  $ (!\SRRC_test|af1|delay_p3[0][3]~25 )))) # (GND)
// \SRRC_test|af1|delay_p3[0][4]~27  = CARRY((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\SRRC_test|af1|delay_p1[1][5]~q ) # (!\SRRC_test|af1|delay_p3[0][3]~25 ))) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// (\SRRC_test|af1|delay_p1[1][5]~q  & !\SRRC_test|af1|delay_p3[0][3]~25 )))

	.dataa(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\SRRC_test|af1|delay_p1[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][3]~25 ),
	.combout(\SRRC_test|af1|delay_p3[0][4]~26_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][4]~27 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][4]~26 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p3[0][4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N24
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][5]~28 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][5]~28_combout  = (\SRRC_test|af1|delay_p1[1][6]~q  & ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT22  & (\SRRC_test|af1|delay_p3[0][4]~27  & VCC)) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT22  & 
// (!\SRRC_test|af1|delay_p3[0][4]~27 )))) # (!\SRRC_test|af1|delay_p1[1][6]~q  & ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT22  & (!\SRRC_test|af1|delay_p3[0][4]~27 )) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT22  & 
// ((\SRRC_test|af1|delay_p3[0][4]~27 ) # (GND)))))
// \SRRC_test|af1|delay_p3[0][5]~29  = CARRY((\SRRC_test|af1|delay_p1[1][6]~q  & (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT22  & !\SRRC_test|af1|delay_p3[0][4]~27 )) # (!\SRRC_test|af1|delay_p1[1][6]~q  & ((!\SRRC_test|af1|delay_p3[0][4]~27 ) # 
// (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT22 ))))

	.dataa(\SRRC_test|af1|delay_p1[1][6]~q ),
	.datab(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][4]~27 ),
	.combout(\SRRC_test|af1|delay_p3[0][5]~28_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][5]~29 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][5]~28 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p3[0][5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N26
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][6]~30 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][6]~30_combout  = ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT23  $ (\SRRC_test|af1|delay_p1[1][7]~q  $ (!\SRRC_test|af1|delay_p3[0][5]~29 )))) # (GND)
// \SRRC_test|af1|delay_p3[0][6]~31  = CARRY((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\SRRC_test|af1|delay_p1[1][7]~q ) # (!\SRRC_test|af1|delay_p3[0][5]~29 ))) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// (\SRRC_test|af1|delay_p1[1][7]~q  & !\SRRC_test|af1|delay_p3[0][5]~29 )))

	.dataa(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\SRRC_test|af1|delay_p1[1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][5]~29 ),
	.combout(\SRRC_test|af1|delay_p3[0][6]~30_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][6]~31 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][6]~30 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p3[0][6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N28
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][7]~32 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][7]~32_combout  = (\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\SRRC_test|af1|delay_p1[1][8]~q  & (\SRRC_test|af1|delay_p3[0][6]~31  & VCC)) # (!\SRRC_test|af1|delay_p1[1][8]~q  & 
// (!\SRRC_test|af1|delay_p3[0][6]~31 )))) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\SRRC_test|af1|delay_p1[1][8]~q  & (!\SRRC_test|af1|delay_p3[0][6]~31 )) # (!\SRRC_test|af1|delay_p1[1][8]~q  & ((\SRRC_test|af1|delay_p3[0][6]~31 ) # 
// (GND)))))
// \SRRC_test|af1|delay_p3[0][7]~33  = CARRY((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT24  & (!\SRRC_test|af1|delay_p1[1][8]~q  & !\SRRC_test|af1|delay_p3[0][6]~31 )) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT24  & 
// ((!\SRRC_test|af1|delay_p3[0][6]~31 ) # (!\SRRC_test|af1|delay_p1[1][8]~q ))))

	.dataa(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\SRRC_test|af1|delay_p1[1][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][6]~31 ),
	.combout(\SRRC_test|af1|delay_p3[0][7]~32_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][7]~33 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][7]~32 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p3[0][7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N30
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][8]~34 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][8]~34_combout  = ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT25  $ (\SRRC_test|af1|delay_p1[1][9]~q  $ (!\SRRC_test|af1|delay_p3[0][7]~33 )))) # (GND)
// \SRRC_test|af1|delay_p3[0][8]~35  = CARRY((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\SRRC_test|af1|delay_p1[1][9]~q ) # (!\SRRC_test|af1|delay_p3[0][7]~33 ))) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// (\SRRC_test|af1|delay_p1[1][9]~q  & !\SRRC_test|af1|delay_p3[0][7]~33 )))

	.dataa(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\SRRC_test|af1|delay_p1[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][7]~33 ),
	.combout(\SRRC_test|af1|delay_p3[0][8]~34_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][8]~35 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][8]~34 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p3[0][8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][9]~36 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][9]~36_combout  = (\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\SRRC_test|af1|delay_p1[1][10]~q  & (\SRRC_test|af1|delay_p3[0][8]~35  & VCC)) # (!\SRRC_test|af1|delay_p1[1][10]~q  & 
// (!\SRRC_test|af1|delay_p3[0][8]~35 )))) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\SRRC_test|af1|delay_p1[1][10]~q  & (!\SRRC_test|af1|delay_p3[0][8]~35 )) # (!\SRRC_test|af1|delay_p1[1][10]~q  & ((\SRRC_test|af1|delay_p3[0][8]~35 ) 
// # (GND)))))
// \SRRC_test|af1|delay_p3[0][9]~37  = CARRY((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT26  & (!\SRRC_test|af1|delay_p1[1][10]~q  & !\SRRC_test|af1|delay_p3[0][8]~35 )) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT26  & 
// ((!\SRRC_test|af1|delay_p3[0][8]~35 ) # (!\SRRC_test|af1|delay_p1[1][10]~q ))))

	.dataa(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\SRRC_test|af1|delay_p1[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][8]~35 ),
	.combout(\SRRC_test|af1|delay_p3[0][9]~36_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][9]~37 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][9]~36 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p3[0][9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][10]~38 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][10]~38_combout  = ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT27  $ (\SRRC_test|af1|delay_p1[1][11]~q  $ (!\SRRC_test|af1|delay_p3[0][9]~37 )))) # (GND)
// \SRRC_test|af1|delay_p3[0][10]~39  = CARRY((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\SRRC_test|af1|delay_p1[1][11]~q ) # (!\SRRC_test|af1|delay_p3[0][9]~37 ))) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// (\SRRC_test|af1|delay_p1[1][11]~q  & !\SRRC_test|af1|delay_p3[0][9]~37 )))

	.dataa(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\SRRC_test|af1|delay_p1[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][9]~37 ),
	.combout(\SRRC_test|af1|delay_p3[0][10]~38_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][10]~39 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][10]~38 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p3[0][10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N4
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][11]~40 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][11]~40_combout  = (\SRRC_test|af1|delay_p1[1][12]~q  & ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT28  & (\SRRC_test|af1|delay_p3[0][10]~39  & VCC)) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT28  & 
// (!\SRRC_test|af1|delay_p3[0][10]~39 )))) # (!\SRRC_test|af1|delay_p1[1][12]~q  & ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT28  & (!\SRRC_test|af1|delay_p3[0][10]~39 )) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT28  & 
// ((\SRRC_test|af1|delay_p3[0][10]~39 ) # (GND)))))
// \SRRC_test|af1|delay_p3[0][11]~41  = CARRY((\SRRC_test|af1|delay_p1[1][12]~q  & (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT28  & !\SRRC_test|af1|delay_p3[0][10]~39 )) # (!\SRRC_test|af1|delay_p1[1][12]~q  & ((!\SRRC_test|af1|delay_p3[0][10]~39 
// ) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT28 ))))

	.dataa(\SRRC_test|af1|delay_p1[1][12]~q ),
	.datab(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][10]~39 ),
	.combout(\SRRC_test|af1|delay_p3[0][11]~40_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][11]~41 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][11]~40 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p3[0][11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N6
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][12]~42 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][12]~42_combout  = ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT29  $ (\SRRC_test|af1|delay_p1[1][13]~q  $ (!\SRRC_test|af1|delay_p3[0][11]~41 )))) # (GND)
// \SRRC_test|af1|delay_p3[0][12]~43  = CARRY((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\SRRC_test|af1|delay_p1[1][13]~q ) # (!\SRRC_test|af1|delay_p3[0][11]~41 ))) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// (\SRRC_test|af1|delay_p1[1][13]~q  & !\SRRC_test|af1|delay_p3[0][11]~41 )))

	.dataa(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\SRRC_test|af1|delay_p1[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][11]~41 ),
	.combout(\SRRC_test|af1|delay_p3[0][12]~42_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][12]~43 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][12]~42 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p3[0][12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][13]~44 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][13]~44_combout  = (\SRRC_test|af1|delay_p1[1][14]~q  & ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT30  & (\SRRC_test|af1|delay_p3[0][12]~43  & VCC)) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT30  & 
// (!\SRRC_test|af1|delay_p3[0][12]~43 )))) # (!\SRRC_test|af1|delay_p1[1][14]~q  & ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT30  & (!\SRRC_test|af1|delay_p3[0][12]~43 )) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT30  & 
// ((\SRRC_test|af1|delay_p3[0][12]~43 ) # (GND)))))
// \SRRC_test|af1|delay_p3[0][13]~45  = CARRY((\SRRC_test|af1|delay_p1[1][14]~q  & (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT30  & !\SRRC_test|af1|delay_p3[0][12]~43 )) # (!\SRRC_test|af1|delay_p1[1][14]~q  & ((!\SRRC_test|af1|delay_p3[0][12]~43 
// ) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT30 ))))

	.dataa(\SRRC_test|af1|delay_p1[1][14]~q ),
	.datab(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][12]~43 ),
	.combout(\SRRC_test|af1|delay_p3[0][13]~44_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][13]~45 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][13]~44 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p3[0][13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N10
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][14]~46 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][14]~46_combout  = ((\SRRC_test|af1|delay_p1[1][15]~q  $ (\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT31  $ (!\SRRC_test|af1|delay_p3[0][13]~45 )))) # (GND)
// \SRRC_test|af1|delay_p3[0][14]~47  = CARRY((\SRRC_test|af1|delay_p1[1][15]~q  & ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT31 ) # (!\SRRC_test|af1|delay_p3[0][13]~45 ))) # (!\SRRC_test|af1|delay_p1[1][15]~q  & 
// (\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT31  & !\SRRC_test|af1|delay_p3[0][13]~45 )))

	.dataa(\SRRC_test|af1|delay_p1[1][15]~q ),
	.datab(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][13]~45 ),
	.combout(\SRRC_test|af1|delay_p3[0][14]~46_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][14]~47 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][14]~46 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p3[0][14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][15]~48 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][15]~48_combout  = (\SRRC_test|af1|delay_p1[1][16]~q  & ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT32  & (\SRRC_test|af1|delay_p3[0][14]~47  & VCC)) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT32  & 
// (!\SRRC_test|af1|delay_p3[0][14]~47 )))) # (!\SRRC_test|af1|delay_p1[1][16]~q  & ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT32  & (!\SRRC_test|af1|delay_p3[0][14]~47 )) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT32  & 
// ((\SRRC_test|af1|delay_p3[0][14]~47 ) # (GND)))))
// \SRRC_test|af1|delay_p3[0][15]~49  = CARRY((\SRRC_test|af1|delay_p1[1][16]~q  & (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT32  & !\SRRC_test|af1|delay_p3[0][14]~47 )) # (!\SRRC_test|af1|delay_p1[1][16]~q  & ((!\SRRC_test|af1|delay_p3[0][14]~47 
// ) # (!\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT32 ))))

	.dataa(\SRRC_test|af1|delay_p1[1][16]~q ),
	.datab(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][14]~47 ),
	.combout(\SRRC_test|af1|delay_p3[0][15]~48_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][15]~49 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][15]~48 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p3[0][15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N14
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][16]~50 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][16]~50_combout  = ((\SRRC_test|af1|delay_p1[1][17]~q  $ (\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT33  $ (!\SRRC_test|af1|delay_p3[0][15]~49 )))) # (GND)
// \SRRC_test|af1|delay_p3[0][16]~51  = CARRY((\SRRC_test|af1|delay_p1[1][17]~q  & ((\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT33 ) # (!\SRRC_test|af1|delay_p3[0][15]~49 ))) # (!\SRRC_test|af1|delay_p1[1][17]~q  & 
// (\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT33  & !\SRRC_test|af1|delay_p3[0][15]~49 )))

	.dataa(\SRRC_test|af1|delay_p1[1][17]~q ),
	.datab(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p3[0][15]~49 ),
	.combout(\SRRC_test|af1|delay_p3[0][16]~50_combout ),
	.cout(\SRRC_test|af1|delay_p3[0][16]~51 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][16]~50 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p3[0][16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N16
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[0][17]~52 (
// Equation(s):
// \SRRC_test|af1|delay_p3[0][17]~52_combout  = \SRRC_test|af1|delay_p1[1][17]~q  $ (\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT34  $ (\SRRC_test|af1|delay_p3[0][16]~51 ))

	.dataa(\SRRC_test|af1|delay_p1[1][17]~q ),
	.datab(\SRRC_test|af1|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRRC_test|af1|delay_p3[0][16]~51 ),
	.combout(\SRRC_test|af1|delay_p3[0][17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][17]~52 .lut_mask = 16'h9696;
defparam \SRRC_test|af1|delay_p3[0][17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y42_N17
dffeas \SRRC_test|af1|delay_p3[0][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][17]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][17] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N22
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[1][17]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p3[1][17]~feeder_combout  = \SRRC_test|af1|delay_p3[0][17]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p3[0][17]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p3[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][17]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p3[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N23
dffeas \SRRC_test|af1|delay_p3[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N18
cycloneive_lcell_comb \SRRC_test|af1|adder_2[2]~4 (
// Equation(s):
// \SRRC_test|af1|adder_2[2]~4_combout  = ((\SRRC_test|af1|delay_p3[1][2]~q  $ (\SRRC_test|srrc_up_2[3]~4_combout  $ (\SRRC_test|af1|adder_2[1]~3 )))) # (GND)
// \SRRC_test|af1|adder_2[2]~5  = CARRY((\SRRC_test|af1|delay_p3[1][2]~q  & (\SRRC_test|srrc_up_2[3]~4_combout  & !\SRRC_test|af1|adder_2[1]~3 )) # (!\SRRC_test|af1|delay_p3[1][2]~q  & ((\SRRC_test|srrc_up_2[3]~4_combout ) # (!\SRRC_test|af1|adder_2[1]~3 
// ))))

	.dataa(\SRRC_test|af1|delay_p3[1][2]~q ),
	.datab(\SRRC_test|srrc_up_2[3]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[1]~3 ),
	.combout(\SRRC_test|af1|adder_2[2]~4_combout ),
	.cout(\SRRC_test|af1|adder_2[2]~5 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[2]~4 .lut_mask = 16'h964D;
defparam \SRRC_test|af1|adder_2[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N20
cycloneive_lcell_comb \SRRC_test|af1|adder_2[3]~6 (
// Equation(s):
// \SRRC_test|af1|adder_2[3]~6_combout  = (\SRRC_test|srrc_up_2[4]~3_combout  & ((\SRRC_test|af1|delay_p3[1][3]~q  & (!\SRRC_test|af1|adder_2[2]~5 )) # (!\SRRC_test|af1|delay_p3[1][3]~q  & (\SRRC_test|af1|adder_2[2]~5  & VCC)))) # 
// (!\SRRC_test|srrc_up_2[4]~3_combout  & ((\SRRC_test|af1|delay_p3[1][3]~q  & ((\SRRC_test|af1|adder_2[2]~5 ) # (GND))) # (!\SRRC_test|af1|delay_p3[1][3]~q  & (!\SRRC_test|af1|adder_2[2]~5 ))))
// \SRRC_test|af1|adder_2[3]~7  = CARRY((\SRRC_test|srrc_up_2[4]~3_combout  & (\SRRC_test|af1|delay_p3[1][3]~q  & !\SRRC_test|af1|adder_2[2]~5 )) # (!\SRRC_test|srrc_up_2[4]~3_combout  & ((\SRRC_test|af1|delay_p3[1][3]~q ) # (!\SRRC_test|af1|adder_2[2]~5 
// ))))

	.dataa(\SRRC_test|srrc_up_2[4]~3_combout ),
	.datab(\SRRC_test|af1|delay_p3[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[2]~5 ),
	.combout(\SRRC_test|af1|adder_2[3]~6_combout ),
	.cout(\SRRC_test|af1|adder_2[3]~7 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[3]~6 .lut_mask = 16'h694D;
defparam \SRRC_test|af1|adder_2[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N22
cycloneive_lcell_comb \SRRC_test|af1|adder_2[4]~8 (
// Equation(s):
// \SRRC_test|af1|adder_2[4]~8_combout  = ((\SRRC_test|af1|delay_p3[1][4]~q  $ (\SRRC_test|srrc_up_2[5]~2_combout  $ (\SRRC_test|af1|adder_2[3]~7 )))) # (GND)
// \SRRC_test|af1|adder_2[4]~9  = CARRY((\SRRC_test|af1|delay_p3[1][4]~q  & (\SRRC_test|srrc_up_2[5]~2_combout  & !\SRRC_test|af1|adder_2[3]~7 )) # (!\SRRC_test|af1|delay_p3[1][4]~q  & ((\SRRC_test|srrc_up_2[5]~2_combout ) # (!\SRRC_test|af1|adder_2[3]~7 
// ))))

	.dataa(\SRRC_test|af1|delay_p3[1][4]~q ),
	.datab(\SRRC_test|srrc_up_2[5]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[3]~7 ),
	.combout(\SRRC_test|af1|adder_2[4]~8_combout ),
	.cout(\SRRC_test|af1|adder_2[4]~9 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[4]~8 .lut_mask = 16'h964D;
defparam \SRRC_test|af1|adder_2[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N24
cycloneive_lcell_comb \SRRC_test|af1|adder_2[5]~10 (
// Equation(s):
// \SRRC_test|af1|adder_2[5]~10_combout  = (\SRRC_test|af1|delay_p3[1][5]~q  & ((\SRRC_test|srrc_up_2[6]~1_combout  & (!\SRRC_test|af1|adder_2[4]~9 )) # (!\SRRC_test|srrc_up_2[6]~1_combout  & ((\SRRC_test|af1|adder_2[4]~9 ) # (GND))))) # 
// (!\SRRC_test|af1|delay_p3[1][5]~q  & ((\SRRC_test|srrc_up_2[6]~1_combout  & (\SRRC_test|af1|adder_2[4]~9  & VCC)) # (!\SRRC_test|srrc_up_2[6]~1_combout  & (!\SRRC_test|af1|adder_2[4]~9 ))))
// \SRRC_test|af1|adder_2[5]~11  = CARRY((\SRRC_test|af1|delay_p3[1][5]~q  & ((!\SRRC_test|af1|adder_2[4]~9 ) # (!\SRRC_test|srrc_up_2[6]~1_combout ))) # (!\SRRC_test|af1|delay_p3[1][5]~q  & (!\SRRC_test|srrc_up_2[6]~1_combout  & !\SRRC_test|af1|adder_2[4]~9 
// )))

	.dataa(\SRRC_test|af1|delay_p3[1][5]~q ),
	.datab(\SRRC_test|srrc_up_2[6]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[4]~9 ),
	.combout(\SRRC_test|af1|adder_2[5]~10_combout ),
	.cout(\SRRC_test|af1|adder_2[5]~11 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[5]~10 .lut_mask = 16'h692B;
defparam \SRRC_test|af1|adder_2[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N26
cycloneive_lcell_comb \SRRC_test|af1|adder_2[6]~12 (
// Equation(s):
// \SRRC_test|af1|adder_2[6]~12_combout  = ((\SRRC_test|af1|delay_p3[1][6]~q  $ (\SRRC_test|srrc_up_2[7]~0_combout  $ (\SRRC_test|af1|adder_2[5]~11 )))) # (GND)
// \SRRC_test|af1|adder_2[6]~13  = CARRY((\SRRC_test|af1|delay_p3[1][6]~q  & (\SRRC_test|srrc_up_2[7]~0_combout  & !\SRRC_test|af1|adder_2[5]~11 )) # (!\SRRC_test|af1|delay_p3[1][6]~q  & ((\SRRC_test|srrc_up_2[7]~0_combout ) # (!\SRRC_test|af1|adder_2[5]~11 
// ))))

	.dataa(\SRRC_test|af1|delay_p3[1][6]~q ),
	.datab(\SRRC_test|srrc_up_2[7]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[5]~11 ),
	.combout(\SRRC_test|af1|adder_2[6]~12_combout ),
	.cout(\SRRC_test|af1|adder_2[6]~13 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[6]~12 .lut_mask = 16'h964D;
defparam \SRRC_test|af1|adder_2[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N28
cycloneive_lcell_comb \SRRC_test|af1|adder_2[7]~14 (
// Equation(s):
// \SRRC_test|af1|adder_2[7]~14_combout  = (\SRRC_test|af1|delay_p3[1][7]~q  & ((\SRRC_test|srrc_up_2[8]~7_combout  & (!\SRRC_test|af1|adder_2[6]~13 )) # (!\SRRC_test|srrc_up_2[8]~7_combout  & ((\SRRC_test|af1|adder_2[6]~13 ) # (GND))))) # 
// (!\SRRC_test|af1|delay_p3[1][7]~q  & ((\SRRC_test|srrc_up_2[8]~7_combout  & (\SRRC_test|af1|adder_2[6]~13  & VCC)) # (!\SRRC_test|srrc_up_2[8]~7_combout  & (!\SRRC_test|af1|adder_2[6]~13 ))))
// \SRRC_test|af1|adder_2[7]~15  = CARRY((\SRRC_test|af1|delay_p3[1][7]~q  & ((!\SRRC_test|af1|adder_2[6]~13 ) # (!\SRRC_test|srrc_up_2[8]~7_combout ))) # (!\SRRC_test|af1|delay_p3[1][7]~q  & (!\SRRC_test|srrc_up_2[8]~7_combout  & 
// !\SRRC_test|af1|adder_2[6]~13 )))

	.dataa(\SRRC_test|af1|delay_p3[1][7]~q ),
	.datab(\SRRC_test|srrc_up_2[8]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[6]~13 ),
	.combout(\SRRC_test|af1|adder_2[7]~14_combout ),
	.cout(\SRRC_test|af1|adder_2[7]~15 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[7]~14 .lut_mask = 16'h692B;
defparam \SRRC_test|af1|adder_2[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N30
cycloneive_lcell_comb \SRRC_test|af1|adder_2[8]~16 (
// Equation(s):
// \SRRC_test|af1|adder_2[8]~16_combout  = ((\SRRC_test|af1|delay_p3[1][8]~q  $ (\SRRC_test|srrc_up_2[9]~8_combout  $ (\SRRC_test|af1|adder_2[7]~15 )))) # (GND)
// \SRRC_test|af1|adder_2[8]~17  = CARRY((\SRRC_test|af1|delay_p3[1][8]~q  & (\SRRC_test|srrc_up_2[9]~8_combout  & !\SRRC_test|af1|adder_2[7]~15 )) # (!\SRRC_test|af1|delay_p3[1][8]~q  & ((\SRRC_test|srrc_up_2[9]~8_combout ) # (!\SRRC_test|af1|adder_2[7]~15 
// ))))

	.dataa(\SRRC_test|af1|delay_p3[1][8]~q ),
	.datab(\SRRC_test|srrc_up_2[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[7]~15 ),
	.combout(\SRRC_test|af1|adder_2[8]~16_combout ),
	.cout(\SRRC_test|af1|adder_2[8]~17 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[8]~16 .lut_mask = 16'h964D;
defparam \SRRC_test|af1|adder_2[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N0
cycloneive_lcell_comb \SRRC_test|af1|adder_2[9]~18 (
// Equation(s):
// \SRRC_test|af1|adder_2[9]~18_combout  = (\SRRC_test|srrc_up_2[10]~9_combout  & ((\SRRC_test|af1|delay_p3[1][9]~q  & (!\SRRC_test|af1|adder_2[8]~17 )) # (!\SRRC_test|af1|delay_p3[1][9]~q  & (\SRRC_test|af1|adder_2[8]~17  & VCC)))) # 
// (!\SRRC_test|srrc_up_2[10]~9_combout  & ((\SRRC_test|af1|delay_p3[1][9]~q  & ((\SRRC_test|af1|adder_2[8]~17 ) # (GND))) # (!\SRRC_test|af1|delay_p3[1][9]~q  & (!\SRRC_test|af1|adder_2[8]~17 ))))
// \SRRC_test|af1|adder_2[9]~19  = CARRY((\SRRC_test|srrc_up_2[10]~9_combout  & (\SRRC_test|af1|delay_p3[1][9]~q  & !\SRRC_test|af1|adder_2[8]~17 )) # (!\SRRC_test|srrc_up_2[10]~9_combout  & ((\SRRC_test|af1|delay_p3[1][9]~q ) # 
// (!\SRRC_test|af1|adder_2[8]~17 ))))

	.dataa(\SRRC_test|srrc_up_2[10]~9_combout ),
	.datab(\SRRC_test|af1|delay_p3[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[8]~17 ),
	.combout(\SRRC_test|af1|adder_2[9]~18_combout ),
	.cout(\SRRC_test|af1|adder_2[9]~19 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[9]~18 .lut_mask = 16'h694D;
defparam \SRRC_test|af1|adder_2[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N2
cycloneive_lcell_comb \SRRC_test|af1|adder_2[10]~20 (
// Equation(s):
// \SRRC_test|af1|adder_2[10]~20_combout  = ((\SRRC_test|srrc_up_2[11]~10_combout  $ (\SRRC_test|af1|delay_p3[1][10]~q  $ (\SRRC_test|af1|adder_2[9]~19 )))) # (GND)
// \SRRC_test|af1|adder_2[10]~21  = CARRY((\SRRC_test|srrc_up_2[11]~10_combout  & ((!\SRRC_test|af1|adder_2[9]~19 ) # (!\SRRC_test|af1|delay_p3[1][10]~q ))) # (!\SRRC_test|srrc_up_2[11]~10_combout  & (!\SRRC_test|af1|delay_p3[1][10]~q  & 
// !\SRRC_test|af1|adder_2[9]~19 )))

	.dataa(\SRRC_test|srrc_up_2[11]~10_combout ),
	.datab(\SRRC_test|af1|delay_p3[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[9]~19 ),
	.combout(\SRRC_test|af1|adder_2[10]~20_combout ),
	.cout(\SRRC_test|af1|adder_2[10]~21 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[10]~20 .lut_mask = 16'h962B;
defparam \SRRC_test|af1|adder_2[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N4
cycloneive_lcell_comb \SRRC_test|af1|adder_2[11]~22 (
// Equation(s):
// \SRRC_test|af1|adder_2[11]~22_combout  = (\SRRC_test|srrc_up_2[12]~11_combout  & ((\SRRC_test|af1|delay_p3[1][11]~q  & (!\SRRC_test|af1|adder_2[10]~21 )) # (!\SRRC_test|af1|delay_p3[1][11]~q  & (\SRRC_test|af1|adder_2[10]~21  & VCC)))) # 
// (!\SRRC_test|srrc_up_2[12]~11_combout  & ((\SRRC_test|af1|delay_p3[1][11]~q  & ((\SRRC_test|af1|adder_2[10]~21 ) # (GND))) # (!\SRRC_test|af1|delay_p3[1][11]~q  & (!\SRRC_test|af1|adder_2[10]~21 ))))
// \SRRC_test|af1|adder_2[11]~23  = CARRY((\SRRC_test|srrc_up_2[12]~11_combout  & (\SRRC_test|af1|delay_p3[1][11]~q  & !\SRRC_test|af1|adder_2[10]~21 )) # (!\SRRC_test|srrc_up_2[12]~11_combout  & ((\SRRC_test|af1|delay_p3[1][11]~q ) # 
// (!\SRRC_test|af1|adder_2[10]~21 ))))

	.dataa(\SRRC_test|srrc_up_2[12]~11_combout ),
	.datab(\SRRC_test|af1|delay_p3[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[10]~21 ),
	.combout(\SRRC_test|af1|adder_2[11]~22_combout ),
	.cout(\SRRC_test|af1|adder_2[11]~23 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[11]~22 .lut_mask = 16'h694D;
defparam \SRRC_test|af1|adder_2[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N6
cycloneive_lcell_comb \SRRC_test|af1|adder_2[12]~24 (
// Equation(s):
// \SRRC_test|af1|adder_2[12]~24_combout  = ((\SRRC_test|af1|delay_p3[1][12]~q  $ (\SRRC_test|srrc_up_2[13]~12_combout  $ (\SRRC_test|af1|adder_2[11]~23 )))) # (GND)
// \SRRC_test|af1|adder_2[12]~25  = CARRY((\SRRC_test|af1|delay_p3[1][12]~q  & (\SRRC_test|srrc_up_2[13]~12_combout  & !\SRRC_test|af1|adder_2[11]~23 )) # (!\SRRC_test|af1|delay_p3[1][12]~q  & ((\SRRC_test|srrc_up_2[13]~12_combout ) # 
// (!\SRRC_test|af1|adder_2[11]~23 ))))

	.dataa(\SRRC_test|af1|delay_p3[1][12]~q ),
	.datab(\SRRC_test|srrc_up_2[13]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[11]~23 ),
	.combout(\SRRC_test|af1|adder_2[12]~24_combout ),
	.cout(\SRRC_test|af1|adder_2[12]~25 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[12]~24 .lut_mask = 16'h964D;
defparam \SRRC_test|af1|adder_2[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N8
cycloneive_lcell_comb \SRRC_test|af1|adder_2[13]~26 (
// Equation(s):
// \SRRC_test|af1|adder_2[13]~26_combout  = (\SRRC_test|srrc_up_2[14]~13_combout  & ((\SRRC_test|af1|delay_p3[1][13]~q  & (!\SRRC_test|af1|adder_2[12]~25 )) # (!\SRRC_test|af1|delay_p3[1][13]~q  & (\SRRC_test|af1|adder_2[12]~25  & VCC)))) # 
// (!\SRRC_test|srrc_up_2[14]~13_combout  & ((\SRRC_test|af1|delay_p3[1][13]~q  & ((\SRRC_test|af1|adder_2[12]~25 ) # (GND))) # (!\SRRC_test|af1|delay_p3[1][13]~q  & (!\SRRC_test|af1|adder_2[12]~25 ))))
// \SRRC_test|af1|adder_2[13]~27  = CARRY((\SRRC_test|srrc_up_2[14]~13_combout  & (\SRRC_test|af1|delay_p3[1][13]~q  & !\SRRC_test|af1|adder_2[12]~25 )) # (!\SRRC_test|srrc_up_2[14]~13_combout  & ((\SRRC_test|af1|delay_p3[1][13]~q ) # 
// (!\SRRC_test|af1|adder_2[12]~25 ))))

	.dataa(\SRRC_test|srrc_up_2[14]~13_combout ),
	.datab(\SRRC_test|af1|delay_p3[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[12]~25 ),
	.combout(\SRRC_test|af1|adder_2[13]~26_combout ),
	.cout(\SRRC_test|af1|adder_2[13]~27 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[13]~26 .lut_mask = 16'h694D;
defparam \SRRC_test|af1|adder_2[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N10
cycloneive_lcell_comb \SRRC_test|af1|adder_2[14]~28 (
// Equation(s):
// \SRRC_test|af1|adder_2[14]~28_combout  = ((\SRRC_test|af1|delay_p3[1][14]~q  $ (\SRRC_test|srrc_up_2[15]~14_combout  $ (\SRRC_test|af1|adder_2[13]~27 )))) # (GND)
// \SRRC_test|af1|adder_2[14]~29  = CARRY((\SRRC_test|af1|delay_p3[1][14]~q  & (\SRRC_test|srrc_up_2[15]~14_combout  & !\SRRC_test|af1|adder_2[13]~27 )) # (!\SRRC_test|af1|delay_p3[1][14]~q  & ((\SRRC_test|srrc_up_2[15]~14_combout ) # 
// (!\SRRC_test|af1|adder_2[13]~27 ))))

	.dataa(\SRRC_test|af1|delay_p3[1][14]~q ),
	.datab(\SRRC_test|srrc_up_2[15]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[13]~27 ),
	.combout(\SRRC_test|af1|adder_2[14]~28_combout ),
	.cout(\SRRC_test|af1|adder_2[14]~29 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[14]~28 .lut_mask = 16'h964D;
defparam \SRRC_test|af1|adder_2[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N12
cycloneive_lcell_comb \SRRC_test|af1|adder_2[15]~30 (
// Equation(s):
// \SRRC_test|af1|adder_2[15]~30_combout  = (\SRRC_test|af1|delay_p3[1][15]~q  & ((\SRRC_test|srrc_up_2[16]~15_combout  & (!\SRRC_test|af1|adder_2[14]~29 )) # (!\SRRC_test|srrc_up_2[16]~15_combout  & ((\SRRC_test|af1|adder_2[14]~29 ) # (GND))))) # 
// (!\SRRC_test|af1|delay_p3[1][15]~q  & ((\SRRC_test|srrc_up_2[16]~15_combout  & (\SRRC_test|af1|adder_2[14]~29  & VCC)) # (!\SRRC_test|srrc_up_2[16]~15_combout  & (!\SRRC_test|af1|adder_2[14]~29 ))))
// \SRRC_test|af1|adder_2[15]~31  = CARRY((\SRRC_test|af1|delay_p3[1][15]~q  & ((!\SRRC_test|af1|adder_2[14]~29 ) # (!\SRRC_test|srrc_up_2[16]~15_combout ))) # (!\SRRC_test|af1|delay_p3[1][15]~q  & (!\SRRC_test|srrc_up_2[16]~15_combout  & 
// !\SRRC_test|af1|adder_2[14]~29 )))

	.dataa(\SRRC_test|af1|delay_p3[1][15]~q ),
	.datab(\SRRC_test|srrc_up_2[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[14]~29 ),
	.combout(\SRRC_test|af1|adder_2[15]~30_combout ),
	.cout(\SRRC_test|af1|adder_2[15]~31 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[15]~30 .lut_mask = 16'h692B;
defparam \SRRC_test|af1|adder_2[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N14
cycloneive_lcell_comb \SRRC_test|af1|adder_2[16]~32 (
// Equation(s):
// \SRRC_test|af1|adder_2[16]~32_combout  = ((\SRRC_test|srrc_up_2[17]~16_combout  $ (\SRRC_test|af1|delay_p3[1][16]~q  $ (\SRRC_test|af1|adder_2[15]~31 )))) # (GND)
// \SRRC_test|af1|adder_2[16]~33  = CARRY((\SRRC_test|srrc_up_2[17]~16_combout  & ((!\SRRC_test|af1|adder_2[15]~31 ) # (!\SRRC_test|af1|delay_p3[1][16]~q ))) # (!\SRRC_test|srrc_up_2[17]~16_combout  & (!\SRRC_test|af1|delay_p3[1][16]~q  & 
// !\SRRC_test|af1|adder_2[15]~31 )))

	.dataa(\SRRC_test|srrc_up_2[17]~16_combout ),
	.datab(\SRRC_test|af1|delay_p3[1][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_2[15]~31 ),
	.combout(\SRRC_test|af1|adder_2[16]~32_combout ),
	.cout(\SRRC_test|af1|adder_2[16]~33 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[16]~32 .lut_mask = 16'h962B;
defparam \SRRC_test|af1|adder_2[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N16
cycloneive_lcell_comb \SRRC_test|af1|adder_2[17]~34 (
// Equation(s):
// \SRRC_test|af1|adder_2[17]~34_combout  = \SRRC_test|srrc_up_2[17]~16_combout  $ (\SRRC_test|af1|delay_p3[1][17]~q  $ (!\SRRC_test|af1|adder_2[16]~33 ))

	.dataa(\SRRC_test|srrc_up_2[17]~16_combout ),
	.datab(\SRRC_test|af1|delay_p3[1][17]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRRC_test|af1|adder_2[16]~33 ),
	.combout(\SRRC_test|af1|adder_2[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|adder_2[17]~34 .lut_mask = 16'h6969;
defparam \SRRC_test|af1|adder_2[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y42_N15
dffeas \SRRC_test|af1|delay_p3[0][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][16]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][16] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N15
dffeas \SRRC_test|af1|delay_p3[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N13
dffeas \SRRC_test|af1|delay_p3[0][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][15]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][15] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N13
dffeas \SRRC_test|af1|delay_p3[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N11
dffeas \SRRC_test|af1|delay_p3[0][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][14]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][14] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N11
dffeas \SRRC_test|af1|delay_p3[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N9
dffeas \SRRC_test|af1|delay_p3[0][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][13]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][13] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N9
dffeas \SRRC_test|af1|delay_p3[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N7
dffeas \SRRC_test|af1|delay_p3[0][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][12]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][12] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N7
dffeas \SRRC_test|af1|delay_p3[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N5
dffeas \SRRC_test|af1|delay_p3[0][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][11]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][11] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N5
dffeas \SRRC_test|af1|delay_p3[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N3
dffeas \SRRC_test|af1|delay_p3[0][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][10]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][10] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N3
dffeas \SRRC_test|af1|delay_p3[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N1
dffeas \SRRC_test|af1|delay_p3[0][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][9]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][9] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N1
dffeas \SRRC_test|af1|delay_p3[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N31
dffeas \SRRC_test|af1|delay_p3[0][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][8]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][8] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N31
dffeas \SRRC_test|af1|delay_p3[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N29
dffeas \SRRC_test|af1|delay_p3[0][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][7]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][7] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N12
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[1][7]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p3[1][7]~feeder_combout  = \SRRC_test|af1|delay_p3[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p3[0][7]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p3[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][7]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p3[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N13
dffeas \SRRC_test|af1|delay_p3[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N27
dffeas \SRRC_test|af1|delay_p3[0][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][6]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][6] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N27
dffeas \SRRC_test|af1|delay_p3[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N25
dffeas \SRRC_test|af1|delay_p3[0][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][5]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][5] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N26
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[1][5]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p3[1][5]~feeder_combout  = \SRRC_test|af1|delay_p3[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p3[0][5]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p3[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][5]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p3[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N27
dffeas \SRRC_test|af1|delay_p3[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N23
dffeas \SRRC_test|af1|delay_p3[0][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][4]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][4] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N23
dffeas \SRRC_test|af1|delay_p3[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N21
dffeas \SRRC_test|af1|delay_p3[0][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][3]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][3] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N21
dffeas \SRRC_test|af1|delay_p3[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N19
dffeas \SRRC_test|af1|delay_p3[0][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][2]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][2] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N2
cycloneive_lcell_comb \SRRC_test|af1|delay_p3[1][2]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p3[1][2]~feeder_combout  = \SRRC_test|af1|delay_p3[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p3[0][2]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p3[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][2]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p3[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N3
dffeas \SRRC_test|af1|delay_p3[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N15
dffeas \SRRC_test|af1|delay_p3[0][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][0]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][0] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N15
dffeas \SRRC_test|af1|delay_p3[1][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][0] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N17
dffeas \SRRC_test|af1|delay_p3[0][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p3[0][1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[0][1] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N17
dffeas \SRRC_test|af1|delay_p3[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p3[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p3[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p3[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N6
cycloneive_lcell_comb \SRRC_test|af1|delay_p4[1][1]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p4[1][1]~feeder_combout  = \SRRC_test|af1|delay_p3[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p3[1][1]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p4[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][1]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p4[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N7
dffeas \SRRC_test|af1|delay_p4[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p4[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N17
dffeas \SRRC_test|af1|delay_p5[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N14
cycloneive_lcell_comb \SRRC_test|af1|adder_4[0]~0 (
// Equation(s):
// \SRRC_test|af1|adder_4[0]~0_combout  = (\SRRC_test|af1|delay_p3[0][0]~q  & ((GND) # (!\SRRC_test|af1|delay_p5[1][0]~q ))) # (!\SRRC_test|af1|delay_p3[0][0]~q  & (\SRRC_test|af1|delay_p5[1][0]~q  $ (GND)))
// \SRRC_test|af1|adder_4[0]~1  = CARRY((\SRRC_test|af1|delay_p3[0][0]~q ) # (!\SRRC_test|af1|delay_p5[1][0]~q ))

	.dataa(\SRRC_test|af1|delay_p3[0][0]~q ),
	.datab(\SRRC_test|af1|delay_p5[1][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|af1|adder_4[0]~0_combout ),
	.cout(\SRRC_test|af1|adder_4[0]~1 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[0]~0 .lut_mask = 16'h66BB;
defparam \SRRC_test|af1|adder_4[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N16
cycloneive_lcell_comb \SRRC_test|af1|adder_4[1]~2 (
// Equation(s):
// \SRRC_test|af1|adder_4[1]~2_combout  = (\SRRC_test|af1|delay_p3[0][1]~q  & ((\SRRC_test|af1|delay_p5[1][1]~q  & (!\SRRC_test|af1|adder_4[0]~1 )) # (!\SRRC_test|af1|delay_p5[1][1]~q  & (\SRRC_test|af1|adder_4[0]~1  & VCC)))) # 
// (!\SRRC_test|af1|delay_p3[0][1]~q  & ((\SRRC_test|af1|delay_p5[1][1]~q  & ((\SRRC_test|af1|adder_4[0]~1 ) # (GND))) # (!\SRRC_test|af1|delay_p5[1][1]~q  & (!\SRRC_test|af1|adder_4[0]~1 ))))
// \SRRC_test|af1|adder_4[1]~3  = CARRY((\SRRC_test|af1|delay_p3[0][1]~q  & (\SRRC_test|af1|delay_p5[1][1]~q  & !\SRRC_test|af1|adder_4[0]~1 )) # (!\SRRC_test|af1|delay_p3[0][1]~q  & ((\SRRC_test|af1|delay_p5[1][1]~q ) # (!\SRRC_test|af1|adder_4[0]~1 ))))

	.dataa(\SRRC_test|af1|delay_p3[0][1]~q ),
	.datab(\SRRC_test|af1|delay_p5[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[0]~1 ),
	.combout(\SRRC_test|af1|adder_4[1]~2_combout ),
	.cout(\SRRC_test|af1|adder_4[1]~3 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[1]~2 .lut_mask = 16'h694D;
defparam \SRRC_test|af1|adder_4[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N11
dffeas \SRRC_test|af1|delay_p4[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N27
dffeas \SRRC_test|af1|delay_p4[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N30
cycloneive_lcell_comb \SRRC_test|af1|delay_p4[1][11]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p4[1][11]~feeder_combout  = \SRRC_test|af1|delay_p3[1][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p3[1][11]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p4[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][11]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p4[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N31
dffeas \SRRC_test|af1|delay_p4[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p4[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N29
dffeas \SRRC_test|af1|delay_p4[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[1][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N27
dffeas \SRRC_test|af1|delay_p4[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[1][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N17
dffeas \SRRC_test|af1|delay_p4[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[1][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N23
dffeas \SRRC_test|af1|delay_p4[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[1][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N24
cycloneive_lcell_comb \SRRC_test|af1|delay_p4[1][12]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p4[1][12]~feeder_combout  = \SRRC_test|af1|delay_p3[1][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p3[1][12]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p4[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][12]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p4[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N25
dffeas \SRRC_test|af1|delay_p4[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p4[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N20
cycloneive_lcell_comb \SRRC_test|af1|delay_p4[1][10]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p4[1][10]~feeder_combout  = \SRRC_test|af1|delay_p3[1][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p3[1][10]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p4[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][10]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p4[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N21
dffeas \SRRC_test|af1|delay_p4[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p4[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N19
dffeas \SRRC_test|af1|delay_p4[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[1][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N19
dffeas \SRRC_test|af1|delay_p4[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[1][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N8
cycloneive_lcell_comb \SRRC_test|af1|delay_p4[1][7]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p4[1][7]~feeder_combout  = \SRRC_test|af1|delay_p3[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p3[1][7]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p4[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][7]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p4[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N9
dffeas \SRRC_test|af1|delay_p4[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p4[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N29
dffeas \SRRC_test|af1|delay_p4[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N0
cycloneive_lcell_comb \SRRC_test|af1|delay_p4[1][4]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p4[1][4]~feeder_combout  = \SRRC_test|af1|delay_p3[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p3[1][4]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p4[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][4]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p4[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N1
dffeas \SRRC_test|af1|delay_p4[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p4[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N4
cycloneive_lcell_comb \SRRC_test|af1|delay_p4[1][2]~feeder (
// Equation(s):
// \SRRC_test|af1|delay_p4[1][2]~feeder_combout  = \SRRC_test|af1|delay_p3[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p3[1][2]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af1|delay_p4[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][2]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af1|delay_p4[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N5
dffeas \SRRC_test|af1|delay_p4[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p4[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N25
dffeas \SRRC_test|af1|delay_p4[1][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][0] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N14
cycloneive_lcell_comb \SRRC_test|af1|pipe_2[0]~1 (
// Equation(s):
// \SRRC_test|af1|pipe_2[0]~1_combout  = (\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT18  & (\SRRC_test|af1|delay_p4[1][0]~q  $ (VCC))) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT18  & (\SRRC_test|af1|delay_p4[1][0]~q  & VCC))
// \SRRC_test|af1|pipe_2[0]~2  = CARRY((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT18  & \SRRC_test|af1|delay_p4[1][0]~q ))

	.dataa(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\SRRC_test|af1|delay_p4[1][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|af1|pipe_2[0]~1_combout ),
	.cout(\SRRC_test|af1|pipe_2[0]~2 ));
// synopsys translate_off
defparam \SRRC_test|af1|pipe_2[0]~1 .lut_mask = 16'h6688;
defparam \SRRC_test|af1|pipe_2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N16
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][1]~17 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][1]~17_combout  = (\SRRC_test|af1|delay_p4[1][1]~q  & ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT19  & (\SRRC_test|af1|pipe_2[0]~2  & VCC)) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// (!\SRRC_test|af1|pipe_2[0]~2 )))) # (!\SRRC_test|af1|delay_p4[1][1]~q  & ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\SRRC_test|af1|pipe_2[0]~2 )) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\SRRC_test|af1|pipe_2[0]~2 
// ) # (GND)))))
// \SRRC_test|af1|delay_p5[0][1]~18  = CARRY((\SRRC_test|af1|delay_p4[1][1]~q  & (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT19  & !\SRRC_test|af1|pipe_2[0]~2 )) # (!\SRRC_test|af1|delay_p4[1][1]~q  & ((!\SRRC_test|af1|pipe_2[0]~2 ) # 
// (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\SRRC_test|af1|delay_p4[1][1]~q ),
	.datab(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|pipe_2[0]~2 ),
	.combout(\SRRC_test|af1|delay_p5[0][1]~17_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][1]~18 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][1]~17 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p5[0][1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N18
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][2]~19 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][2]~19_combout  = ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT20  $ (\SRRC_test|af1|delay_p4[1][2]~q  $ (!\SRRC_test|af1|delay_p5[0][1]~18 )))) # (GND)
// \SRRC_test|af1|delay_p5[0][2]~20  = CARRY((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT20  & ((\SRRC_test|af1|delay_p4[1][2]~q ) # (!\SRRC_test|af1|delay_p5[0][1]~18 ))) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT20  & 
// (\SRRC_test|af1|delay_p4[1][2]~q  & !\SRRC_test|af1|delay_p5[0][1]~18 )))

	.dataa(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\SRRC_test|af1|delay_p4[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p5[0][1]~18 ),
	.combout(\SRRC_test|af1|delay_p5[0][2]~19_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][2]~20 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][2]~19 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p5[0][2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N20
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][3]~21 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][3]~21_combout  = (\SRRC_test|af1|delay_p4[1][3]~q  & ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT21  & (\SRRC_test|af1|delay_p5[0][2]~20  & VCC)) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// (!\SRRC_test|af1|delay_p5[0][2]~20 )))) # (!\SRRC_test|af1|delay_p4[1][3]~q  & ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\SRRC_test|af1|delay_p5[0][2]~20 )) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((\SRRC_test|af1|delay_p5[0][2]~20 ) # (GND)))))
// \SRRC_test|af1|delay_p5[0][3]~22  = CARRY((\SRRC_test|af1|delay_p4[1][3]~q  & (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT21  & !\SRRC_test|af1|delay_p5[0][2]~20 )) # (!\SRRC_test|af1|delay_p4[1][3]~q  & ((!\SRRC_test|af1|delay_p5[0][2]~20 ) # 
// (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\SRRC_test|af1|delay_p4[1][3]~q ),
	.datab(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p5[0][2]~20 ),
	.combout(\SRRC_test|af1|delay_p5[0][3]~21_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][3]~22 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][3]~21 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p5[0][3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N22
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][4]~23 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][4]~23_combout  = ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT22  $ (\SRRC_test|af1|delay_p4[1][4]~q  $ (!\SRRC_test|af1|delay_p5[0][3]~22 )))) # (GND)
// \SRRC_test|af1|delay_p5[0][4]~24  = CARRY((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT22  & ((\SRRC_test|af1|delay_p4[1][4]~q ) # (!\SRRC_test|af1|delay_p5[0][3]~22 ))) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT22  & 
// (\SRRC_test|af1|delay_p4[1][4]~q  & !\SRRC_test|af1|delay_p5[0][3]~22 )))

	.dataa(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\SRRC_test|af1|delay_p4[1][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p5[0][3]~22 ),
	.combout(\SRRC_test|af1|delay_p5[0][4]~23_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][4]~24 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][4]~23 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p5[0][4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N24
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][5]~25 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][5]~25_combout  = (\SRRC_test|af1|delay_p4[1][5]~q  & ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT23  & (\SRRC_test|af1|delay_p5[0][4]~24  & VCC)) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// (!\SRRC_test|af1|delay_p5[0][4]~24 )))) # (!\SRRC_test|af1|delay_p4[1][5]~q  & ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\SRRC_test|af1|delay_p5[0][4]~24 )) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// ((\SRRC_test|af1|delay_p5[0][4]~24 ) # (GND)))))
// \SRRC_test|af1|delay_p5[0][5]~26  = CARRY((\SRRC_test|af1|delay_p4[1][5]~q  & (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT23  & !\SRRC_test|af1|delay_p5[0][4]~24 )) # (!\SRRC_test|af1|delay_p4[1][5]~q  & ((!\SRRC_test|af1|delay_p5[0][4]~24 ) # 
// (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\SRRC_test|af1|delay_p4[1][5]~q ),
	.datab(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p5[0][4]~24 ),
	.combout(\SRRC_test|af1|delay_p5[0][5]~25_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][5]~26 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][5]~25 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p5[0][5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N26
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][6]~27 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][6]~27_combout  = ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT24  $ (\SRRC_test|af1|delay_p4[1][6]~q  $ (!\SRRC_test|af1|delay_p5[0][5]~26 )))) # (GND)
// \SRRC_test|af1|delay_p5[0][6]~28  = CARRY((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT24  & ((\SRRC_test|af1|delay_p4[1][6]~q ) # (!\SRRC_test|af1|delay_p5[0][5]~26 ))) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT24  & 
// (\SRRC_test|af1|delay_p4[1][6]~q  & !\SRRC_test|af1|delay_p5[0][5]~26 )))

	.dataa(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\SRRC_test|af1|delay_p4[1][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p5[0][5]~26 ),
	.combout(\SRRC_test|af1|delay_p5[0][6]~27_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][6]~28 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][6]~27 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p5[0][6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N28
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][7]~29 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][7]~29_combout  = (\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\SRRC_test|af1|delay_p4[1][7]~q  & (\SRRC_test|af1|delay_p5[0][6]~28  & VCC)) # (!\SRRC_test|af1|delay_p4[1][7]~q  & 
// (!\SRRC_test|af1|delay_p5[0][6]~28 )))) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\SRRC_test|af1|delay_p4[1][7]~q  & (!\SRRC_test|af1|delay_p5[0][6]~28 )) # (!\SRRC_test|af1|delay_p4[1][7]~q  & ((\SRRC_test|af1|delay_p5[0][6]~28 ) # 
// (GND)))))
// \SRRC_test|af1|delay_p5[0][7]~30  = CARRY((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\SRRC_test|af1|delay_p4[1][7]~q  & !\SRRC_test|af1|delay_p5[0][6]~28 )) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// ((!\SRRC_test|af1|delay_p5[0][6]~28 ) # (!\SRRC_test|af1|delay_p4[1][7]~q ))))

	.dataa(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\SRRC_test|af1|delay_p4[1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p5[0][6]~28 ),
	.combout(\SRRC_test|af1|delay_p5[0][7]~29_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][7]~30 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][7]~29 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p5[0][7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N30
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][8]~31 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][8]~31_combout  = ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT26  $ (\SRRC_test|af1|delay_p4[1][8]~q  $ (!\SRRC_test|af1|delay_p5[0][7]~30 )))) # (GND)
// \SRRC_test|af1|delay_p5[0][8]~32  = CARRY((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT26  & ((\SRRC_test|af1|delay_p4[1][8]~q ) # (!\SRRC_test|af1|delay_p5[0][7]~30 ))) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT26  & 
// (\SRRC_test|af1|delay_p4[1][8]~q  & !\SRRC_test|af1|delay_p5[0][7]~30 )))

	.dataa(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\SRRC_test|af1|delay_p4[1][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p5[0][7]~30 ),
	.combout(\SRRC_test|af1|delay_p5[0][8]~31_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][8]~32 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][8]~31 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p5[0][8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N0
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][9]~33 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][9]~33_combout  = (\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\SRRC_test|af1|delay_p4[1][9]~q  & (\SRRC_test|af1|delay_p5[0][8]~32  & VCC)) # (!\SRRC_test|af1|delay_p4[1][9]~q  & 
// (!\SRRC_test|af1|delay_p5[0][8]~32 )))) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\SRRC_test|af1|delay_p4[1][9]~q  & (!\SRRC_test|af1|delay_p5[0][8]~32 )) # (!\SRRC_test|af1|delay_p4[1][9]~q  & ((\SRRC_test|af1|delay_p5[0][8]~32 ) # 
// (GND)))))
// \SRRC_test|af1|delay_p5[0][9]~34  = CARRY((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\SRRC_test|af1|delay_p4[1][9]~q  & !\SRRC_test|af1|delay_p5[0][8]~32 )) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// ((!\SRRC_test|af1|delay_p5[0][8]~32 ) # (!\SRRC_test|af1|delay_p4[1][9]~q ))))

	.dataa(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\SRRC_test|af1|delay_p4[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p5[0][8]~32 ),
	.combout(\SRRC_test|af1|delay_p5[0][9]~33_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][9]~34 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][9]~33 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p5[0][9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N2
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][10]~35 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][10]~35_combout  = ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT28  $ (\SRRC_test|af1|delay_p4[1][10]~q  $ (!\SRRC_test|af1|delay_p5[0][9]~34 )))) # (GND)
// \SRRC_test|af1|delay_p5[0][10]~36  = CARRY((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT28  & ((\SRRC_test|af1|delay_p4[1][10]~q ) # (!\SRRC_test|af1|delay_p5[0][9]~34 ))) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT28  & 
// (\SRRC_test|af1|delay_p4[1][10]~q  & !\SRRC_test|af1|delay_p5[0][9]~34 )))

	.dataa(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\SRRC_test|af1|delay_p4[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p5[0][9]~34 ),
	.combout(\SRRC_test|af1|delay_p5[0][10]~35_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][10]~36 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][10]~35 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p5[0][10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N4
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][11]~37 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][11]~37_combout  = (\SRRC_test|af1|delay_p4[1][11]~q  & ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT29  & (\SRRC_test|af1|delay_p5[0][10]~36  & VCC)) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// (!\SRRC_test|af1|delay_p5[0][10]~36 )))) # (!\SRRC_test|af1|delay_p4[1][11]~q  & ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\SRRC_test|af1|delay_p5[0][10]~36 )) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// ((\SRRC_test|af1|delay_p5[0][10]~36 ) # (GND)))))
// \SRRC_test|af1|delay_p5[0][11]~38  = CARRY((\SRRC_test|af1|delay_p4[1][11]~q  & (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT29  & !\SRRC_test|af1|delay_p5[0][10]~36 )) # (!\SRRC_test|af1|delay_p4[1][11]~q  & ((!\SRRC_test|af1|delay_p5[0][10]~36 
// ) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\SRRC_test|af1|delay_p4[1][11]~q ),
	.datab(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p5[0][10]~36 ),
	.combout(\SRRC_test|af1|delay_p5[0][11]~37_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][11]~38 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][11]~37 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p5[0][11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N6
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][12]~39 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][12]~39_combout  = ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT30  $ (\SRRC_test|af1|delay_p4[1][12]~q  $ (!\SRRC_test|af1|delay_p5[0][11]~38 )))) # (GND)
// \SRRC_test|af1|delay_p5[0][12]~40  = CARRY((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT30  & ((\SRRC_test|af1|delay_p4[1][12]~q ) # (!\SRRC_test|af1|delay_p5[0][11]~38 ))) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT30  & 
// (\SRRC_test|af1|delay_p4[1][12]~q  & !\SRRC_test|af1|delay_p5[0][11]~38 )))

	.dataa(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\SRRC_test|af1|delay_p4[1][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p5[0][11]~38 ),
	.combout(\SRRC_test|af1|delay_p5[0][12]~39_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][12]~40 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][12]~39 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p5[0][12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N8
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][13]~41 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][13]~41_combout  = (\SRRC_test|af1|delay_p4[1][13]~q  & ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT31  & (\SRRC_test|af1|delay_p5[0][12]~40  & VCC)) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT31  & 
// (!\SRRC_test|af1|delay_p5[0][12]~40 )))) # (!\SRRC_test|af1|delay_p4[1][13]~q  & ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT31  & (!\SRRC_test|af1|delay_p5[0][12]~40 )) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT31  & 
// ((\SRRC_test|af1|delay_p5[0][12]~40 ) # (GND)))))
// \SRRC_test|af1|delay_p5[0][13]~42  = CARRY((\SRRC_test|af1|delay_p4[1][13]~q  & (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT31  & !\SRRC_test|af1|delay_p5[0][12]~40 )) # (!\SRRC_test|af1|delay_p4[1][13]~q  & ((!\SRRC_test|af1|delay_p5[0][12]~40 
// ) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT31 ))))

	.dataa(\SRRC_test|af1|delay_p4[1][13]~q ),
	.datab(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p5[0][12]~40 ),
	.combout(\SRRC_test|af1|delay_p5[0][13]~41_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][13]~42 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][13]~41 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p5[0][13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N10
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][14]~43 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][14]~43_combout  = ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT32  $ (\SRRC_test|af1|delay_p4[1][14]~q  $ (!\SRRC_test|af1|delay_p5[0][13]~42 )))) # (GND)
// \SRRC_test|af1|delay_p5[0][14]~44  = CARRY((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT32  & ((\SRRC_test|af1|delay_p4[1][14]~q ) # (!\SRRC_test|af1|delay_p5[0][13]~42 ))) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT32  & 
// (\SRRC_test|af1|delay_p4[1][14]~q  & !\SRRC_test|af1|delay_p5[0][13]~42 )))

	.dataa(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT32 ),
	.datab(\SRRC_test|af1|delay_p4[1][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p5[0][13]~42 ),
	.combout(\SRRC_test|af1|delay_p5[0][14]~43_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][14]~44 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][14]~43 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p5[0][14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N12
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][15]~45 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][15]~45_combout  = (\SRRC_test|af1|delay_p4[1][15]~q  & ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT33  & (\SRRC_test|af1|delay_p5[0][14]~44  & VCC)) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT33  & 
// (!\SRRC_test|af1|delay_p5[0][14]~44 )))) # (!\SRRC_test|af1|delay_p4[1][15]~q  & ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT33  & (!\SRRC_test|af1|delay_p5[0][14]~44 )) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT33  & 
// ((\SRRC_test|af1|delay_p5[0][14]~44 ) # (GND)))))
// \SRRC_test|af1|delay_p5[0][15]~46  = CARRY((\SRRC_test|af1|delay_p4[1][15]~q  & (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT33  & !\SRRC_test|af1|delay_p5[0][14]~44 )) # (!\SRRC_test|af1|delay_p4[1][15]~q  & ((!\SRRC_test|af1|delay_p5[0][14]~44 
// ) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT33 ))))

	.dataa(\SRRC_test|af1|delay_p4[1][15]~q ),
	.datab(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p5[0][14]~44 ),
	.combout(\SRRC_test|af1|delay_p5[0][15]~45_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][15]~46 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][15]~45 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|delay_p5[0][15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N14
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][16]~47 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][16]~47_combout  = ((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT33  $ (\SRRC_test|af1|delay_p4[1][16]~q  $ (!\SRRC_test|af1|delay_p5[0][15]~46 )))) # (GND)
// \SRRC_test|af1|delay_p5[0][16]~48  = CARRY((\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT33  & ((\SRRC_test|af1|delay_p4[1][16]~q ) # (!\SRRC_test|af1|delay_p5[0][15]~46 ))) # (!\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT33  & 
// (\SRRC_test|af1|delay_p4[1][16]~q  & !\SRRC_test|af1|delay_p5[0][15]~46 )))

	.dataa(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT33 ),
	.datab(\SRRC_test|af1|delay_p4[1][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|delay_p5[0][15]~46 ),
	.combout(\SRRC_test|af1|delay_p5[0][16]~47_combout ),
	.cout(\SRRC_test|af1|delay_p5[0][16]~48 ));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][16]~47 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|delay_p5[0][16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y42_N15
dffeas \SRRC_test|af1|delay_p5[0][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][16] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N15
dffeas \SRRC_test|af1|delay_p5[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N18
cycloneive_lcell_comb \SRRC_test|af1|adder_4[2]~4 (
// Equation(s):
// \SRRC_test|af1|adder_4[2]~4_combout  = ((\SRRC_test|af1|delay_p3[0][2]~q  $ (\SRRC_test|af1|delay_p5[1][2]~q  $ (\SRRC_test|af1|adder_4[1]~3 )))) # (GND)
// \SRRC_test|af1|adder_4[2]~5  = CARRY((\SRRC_test|af1|delay_p3[0][2]~q  & ((!\SRRC_test|af1|adder_4[1]~3 ) # (!\SRRC_test|af1|delay_p5[1][2]~q ))) # (!\SRRC_test|af1|delay_p3[0][2]~q  & (!\SRRC_test|af1|delay_p5[1][2]~q  & !\SRRC_test|af1|adder_4[1]~3 )))

	.dataa(\SRRC_test|af1|delay_p3[0][2]~q ),
	.datab(\SRRC_test|af1|delay_p5[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[1]~3 ),
	.combout(\SRRC_test|af1|adder_4[2]~4_combout ),
	.cout(\SRRC_test|af1|adder_4[2]~5 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[2]~4 .lut_mask = 16'h962B;
defparam \SRRC_test|af1|adder_4[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N20
cycloneive_lcell_comb \SRRC_test|af1|adder_4[3]~6 (
// Equation(s):
// \SRRC_test|af1|adder_4[3]~6_combout  = (\SRRC_test|af1|delay_p5[1][3]~q  & ((\SRRC_test|af1|delay_p3[0][3]~q  & (!\SRRC_test|af1|adder_4[2]~5 )) # (!\SRRC_test|af1|delay_p3[0][3]~q  & ((\SRRC_test|af1|adder_4[2]~5 ) # (GND))))) # 
// (!\SRRC_test|af1|delay_p5[1][3]~q  & ((\SRRC_test|af1|delay_p3[0][3]~q  & (\SRRC_test|af1|adder_4[2]~5  & VCC)) # (!\SRRC_test|af1|delay_p3[0][3]~q  & (!\SRRC_test|af1|adder_4[2]~5 ))))
// \SRRC_test|af1|adder_4[3]~7  = CARRY((\SRRC_test|af1|delay_p5[1][3]~q  & ((!\SRRC_test|af1|adder_4[2]~5 ) # (!\SRRC_test|af1|delay_p3[0][3]~q ))) # (!\SRRC_test|af1|delay_p5[1][3]~q  & (!\SRRC_test|af1|delay_p3[0][3]~q  & !\SRRC_test|af1|adder_4[2]~5 )))

	.dataa(\SRRC_test|af1|delay_p5[1][3]~q ),
	.datab(\SRRC_test|af1|delay_p3[0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[2]~5 ),
	.combout(\SRRC_test|af1|adder_4[3]~6_combout ),
	.cout(\SRRC_test|af1|adder_4[3]~7 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[3]~6 .lut_mask = 16'h692B;
defparam \SRRC_test|af1|adder_4[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N22
cycloneive_lcell_comb \SRRC_test|af1|adder_4[4]~8 (
// Equation(s):
// \SRRC_test|af1|adder_4[4]~8_combout  = ((\SRRC_test|af1|delay_p5[1][4]~q  $ (\SRRC_test|af1|delay_p3[0][4]~q  $ (\SRRC_test|af1|adder_4[3]~7 )))) # (GND)
// \SRRC_test|af1|adder_4[4]~9  = CARRY((\SRRC_test|af1|delay_p5[1][4]~q  & (\SRRC_test|af1|delay_p3[0][4]~q  & !\SRRC_test|af1|adder_4[3]~7 )) # (!\SRRC_test|af1|delay_p5[1][4]~q  & ((\SRRC_test|af1|delay_p3[0][4]~q ) # (!\SRRC_test|af1|adder_4[3]~7 ))))

	.dataa(\SRRC_test|af1|delay_p5[1][4]~q ),
	.datab(\SRRC_test|af1|delay_p3[0][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[3]~7 ),
	.combout(\SRRC_test|af1|adder_4[4]~8_combout ),
	.cout(\SRRC_test|af1|adder_4[4]~9 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[4]~8 .lut_mask = 16'h964D;
defparam \SRRC_test|af1|adder_4[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N24
cycloneive_lcell_comb \SRRC_test|af1|adder_4[5]~10 (
// Equation(s):
// \SRRC_test|af1|adder_4[5]~10_combout  = (\SRRC_test|af1|delay_p5[1][5]~q  & ((\SRRC_test|af1|delay_p3[0][5]~q  & (!\SRRC_test|af1|adder_4[4]~9 )) # (!\SRRC_test|af1|delay_p3[0][5]~q  & ((\SRRC_test|af1|adder_4[4]~9 ) # (GND))))) # 
// (!\SRRC_test|af1|delay_p5[1][5]~q  & ((\SRRC_test|af1|delay_p3[0][5]~q  & (\SRRC_test|af1|adder_4[4]~9  & VCC)) # (!\SRRC_test|af1|delay_p3[0][5]~q  & (!\SRRC_test|af1|adder_4[4]~9 ))))
// \SRRC_test|af1|adder_4[5]~11  = CARRY((\SRRC_test|af1|delay_p5[1][5]~q  & ((!\SRRC_test|af1|adder_4[4]~9 ) # (!\SRRC_test|af1|delay_p3[0][5]~q ))) # (!\SRRC_test|af1|delay_p5[1][5]~q  & (!\SRRC_test|af1|delay_p3[0][5]~q  & !\SRRC_test|af1|adder_4[4]~9 )))

	.dataa(\SRRC_test|af1|delay_p5[1][5]~q ),
	.datab(\SRRC_test|af1|delay_p3[0][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[4]~9 ),
	.combout(\SRRC_test|af1|adder_4[5]~10_combout ),
	.cout(\SRRC_test|af1|adder_4[5]~11 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[5]~10 .lut_mask = 16'h692B;
defparam \SRRC_test|af1|adder_4[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N26
cycloneive_lcell_comb \SRRC_test|af1|adder_4[6]~12 (
// Equation(s):
// \SRRC_test|af1|adder_4[6]~12_combout  = ((\SRRC_test|af1|delay_p5[1][6]~q  $ (\SRRC_test|af1|delay_p3[0][6]~q  $ (\SRRC_test|af1|adder_4[5]~11 )))) # (GND)
// \SRRC_test|af1|adder_4[6]~13  = CARRY((\SRRC_test|af1|delay_p5[1][6]~q  & (\SRRC_test|af1|delay_p3[0][6]~q  & !\SRRC_test|af1|adder_4[5]~11 )) # (!\SRRC_test|af1|delay_p5[1][6]~q  & ((\SRRC_test|af1|delay_p3[0][6]~q ) # (!\SRRC_test|af1|adder_4[5]~11 ))))

	.dataa(\SRRC_test|af1|delay_p5[1][6]~q ),
	.datab(\SRRC_test|af1|delay_p3[0][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[5]~11 ),
	.combout(\SRRC_test|af1|adder_4[6]~12_combout ),
	.cout(\SRRC_test|af1|adder_4[6]~13 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[6]~12 .lut_mask = 16'h964D;
defparam \SRRC_test|af1|adder_4[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N28
cycloneive_lcell_comb \SRRC_test|af1|adder_4[7]~14 (
// Equation(s):
// \SRRC_test|af1|adder_4[7]~14_combout  = (\SRRC_test|af1|delay_p3[0][7]~q  & ((\SRRC_test|af1|delay_p5[1][7]~q  & (!\SRRC_test|af1|adder_4[6]~13 )) # (!\SRRC_test|af1|delay_p5[1][7]~q  & (\SRRC_test|af1|adder_4[6]~13  & VCC)))) # 
// (!\SRRC_test|af1|delay_p3[0][7]~q  & ((\SRRC_test|af1|delay_p5[1][7]~q  & ((\SRRC_test|af1|adder_4[6]~13 ) # (GND))) # (!\SRRC_test|af1|delay_p5[1][7]~q  & (!\SRRC_test|af1|adder_4[6]~13 ))))
// \SRRC_test|af1|adder_4[7]~15  = CARRY((\SRRC_test|af1|delay_p3[0][7]~q  & (\SRRC_test|af1|delay_p5[1][7]~q  & !\SRRC_test|af1|adder_4[6]~13 )) # (!\SRRC_test|af1|delay_p3[0][7]~q  & ((\SRRC_test|af1|delay_p5[1][7]~q ) # (!\SRRC_test|af1|adder_4[6]~13 ))))

	.dataa(\SRRC_test|af1|delay_p3[0][7]~q ),
	.datab(\SRRC_test|af1|delay_p5[1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[6]~13 ),
	.combout(\SRRC_test|af1|adder_4[7]~14_combout ),
	.cout(\SRRC_test|af1|adder_4[7]~15 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[7]~14 .lut_mask = 16'h694D;
defparam \SRRC_test|af1|adder_4[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N30
cycloneive_lcell_comb \SRRC_test|af1|adder_4[8]~16 (
// Equation(s):
// \SRRC_test|af1|adder_4[8]~16_combout  = ((\SRRC_test|af1|delay_p5[1][8]~q  $ (\SRRC_test|af1|delay_p3[0][8]~q  $ (\SRRC_test|af1|adder_4[7]~15 )))) # (GND)
// \SRRC_test|af1|adder_4[8]~17  = CARRY((\SRRC_test|af1|delay_p5[1][8]~q  & (\SRRC_test|af1|delay_p3[0][8]~q  & !\SRRC_test|af1|adder_4[7]~15 )) # (!\SRRC_test|af1|delay_p5[1][8]~q  & ((\SRRC_test|af1|delay_p3[0][8]~q ) # (!\SRRC_test|af1|adder_4[7]~15 ))))

	.dataa(\SRRC_test|af1|delay_p5[1][8]~q ),
	.datab(\SRRC_test|af1|delay_p3[0][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[7]~15 ),
	.combout(\SRRC_test|af1|adder_4[8]~16_combout ),
	.cout(\SRRC_test|af1|adder_4[8]~17 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[8]~16 .lut_mask = 16'h964D;
defparam \SRRC_test|af1|adder_4[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N0
cycloneive_lcell_comb \SRRC_test|af1|adder_4[9]~18 (
// Equation(s):
// \SRRC_test|af1|adder_4[9]~18_combout  = (\SRRC_test|af1|delay_p3[0][9]~q  & ((\SRRC_test|af1|delay_p5[1][9]~q  & (!\SRRC_test|af1|adder_4[8]~17 )) # (!\SRRC_test|af1|delay_p5[1][9]~q  & (\SRRC_test|af1|adder_4[8]~17  & VCC)))) # 
// (!\SRRC_test|af1|delay_p3[0][9]~q  & ((\SRRC_test|af1|delay_p5[1][9]~q  & ((\SRRC_test|af1|adder_4[8]~17 ) # (GND))) # (!\SRRC_test|af1|delay_p5[1][9]~q  & (!\SRRC_test|af1|adder_4[8]~17 ))))
// \SRRC_test|af1|adder_4[9]~19  = CARRY((\SRRC_test|af1|delay_p3[0][9]~q  & (\SRRC_test|af1|delay_p5[1][9]~q  & !\SRRC_test|af1|adder_4[8]~17 )) # (!\SRRC_test|af1|delay_p3[0][9]~q  & ((\SRRC_test|af1|delay_p5[1][9]~q ) # (!\SRRC_test|af1|adder_4[8]~17 ))))

	.dataa(\SRRC_test|af1|delay_p3[0][9]~q ),
	.datab(\SRRC_test|af1|delay_p5[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[8]~17 ),
	.combout(\SRRC_test|af1|adder_4[9]~18_combout ),
	.cout(\SRRC_test|af1|adder_4[9]~19 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[9]~18 .lut_mask = 16'h694D;
defparam \SRRC_test|af1|adder_4[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N2
cycloneive_lcell_comb \SRRC_test|af1|adder_4[10]~20 (
// Equation(s):
// \SRRC_test|af1|adder_4[10]~20_combout  = ((\SRRC_test|af1|delay_p3[0][10]~q  $ (\SRRC_test|af1|delay_p5[1][10]~q  $ (\SRRC_test|af1|adder_4[9]~19 )))) # (GND)
// \SRRC_test|af1|adder_4[10]~21  = CARRY((\SRRC_test|af1|delay_p3[0][10]~q  & ((!\SRRC_test|af1|adder_4[9]~19 ) # (!\SRRC_test|af1|delay_p5[1][10]~q ))) # (!\SRRC_test|af1|delay_p3[0][10]~q  & (!\SRRC_test|af1|delay_p5[1][10]~q  & 
// !\SRRC_test|af1|adder_4[9]~19 )))

	.dataa(\SRRC_test|af1|delay_p3[0][10]~q ),
	.datab(\SRRC_test|af1|delay_p5[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[9]~19 ),
	.combout(\SRRC_test|af1|adder_4[10]~20_combout ),
	.cout(\SRRC_test|af1|adder_4[10]~21 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[10]~20 .lut_mask = 16'h962B;
defparam \SRRC_test|af1|adder_4[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N4
cycloneive_lcell_comb \SRRC_test|af1|adder_4[11]~22 (
// Equation(s):
// \SRRC_test|af1|adder_4[11]~22_combout  = (\SRRC_test|af1|delay_p5[1][11]~q  & ((\SRRC_test|af1|delay_p3[0][11]~q  & (!\SRRC_test|af1|adder_4[10]~21 )) # (!\SRRC_test|af1|delay_p3[0][11]~q  & ((\SRRC_test|af1|adder_4[10]~21 ) # (GND))))) # 
// (!\SRRC_test|af1|delay_p5[1][11]~q  & ((\SRRC_test|af1|delay_p3[0][11]~q  & (\SRRC_test|af1|adder_4[10]~21  & VCC)) # (!\SRRC_test|af1|delay_p3[0][11]~q  & (!\SRRC_test|af1|adder_4[10]~21 ))))
// \SRRC_test|af1|adder_4[11]~23  = CARRY((\SRRC_test|af1|delay_p5[1][11]~q  & ((!\SRRC_test|af1|adder_4[10]~21 ) # (!\SRRC_test|af1|delay_p3[0][11]~q ))) # (!\SRRC_test|af1|delay_p5[1][11]~q  & (!\SRRC_test|af1|delay_p3[0][11]~q  & 
// !\SRRC_test|af1|adder_4[10]~21 )))

	.dataa(\SRRC_test|af1|delay_p5[1][11]~q ),
	.datab(\SRRC_test|af1|delay_p3[0][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[10]~21 ),
	.combout(\SRRC_test|af1|adder_4[11]~22_combout ),
	.cout(\SRRC_test|af1|adder_4[11]~23 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[11]~22 .lut_mask = 16'h692B;
defparam \SRRC_test|af1|adder_4[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N6
cycloneive_lcell_comb \SRRC_test|af1|adder_4[12]~24 (
// Equation(s):
// \SRRC_test|af1|adder_4[12]~24_combout  = ((\SRRC_test|af1|delay_p5[1][12]~q  $ (\SRRC_test|af1|delay_p3[0][12]~q  $ (\SRRC_test|af1|adder_4[11]~23 )))) # (GND)
// \SRRC_test|af1|adder_4[12]~25  = CARRY((\SRRC_test|af1|delay_p5[1][12]~q  & (\SRRC_test|af1|delay_p3[0][12]~q  & !\SRRC_test|af1|adder_4[11]~23 )) # (!\SRRC_test|af1|delay_p5[1][12]~q  & ((\SRRC_test|af1|delay_p3[0][12]~q ) # 
// (!\SRRC_test|af1|adder_4[11]~23 ))))

	.dataa(\SRRC_test|af1|delay_p5[1][12]~q ),
	.datab(\SRRC_test|af1|delay_p3[0][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[11]~23 ),
	.combout(\SRRC_test|af1|adder_4[12]~24_combout ),
	.cout(\SRRC_test|af1|adder_4[12]~25 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[12]~24 .lut_mask = 16'h964D;
defparam \SRRC_test|af1|adder_4[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N8
cycloneive_lcell_comb \SRRC_test|af1|adder_4[13]~26 (
// Equation(s):
// \SRRC_test|af1|adder_4[13]~26_combout  = (\SRRC_test|af1|delay_p5[1][13]~q  & ((\SRRC_test|af1|delay_p3[0][13]~q  & (!\SRRC_test|af1|adder_4[12]~25 )) # (!\SRRC_test|af1|delay_p3[0][13]~q  & ((\SRRC_test|af1|adder_4[12]~25 ) # (GND))))) # 
// (!\SRRC_test|af1|delay_p5[1][13]~q  & ((\SRRC_test|af1|delay_p3[0][13]~q  & (\SRRC_test|af1|adder_4[12]~25  & VCC)) # (!\SRRC_test|af1|delay_p3[0][13]~q  & (!\SRRC_test|af1|adder_4[12]~25 ))))
// \SRRC_test|af1|adder_4[13]~27  = CARRY((\SRRC_test|af1|delay_p5[1][13]~q  & ((!\SRRC_test|af1|adder_4[12]~25 ) # (!\SRRC_test|af1|delay_p3[0][13]~q ))) # (!\SRRC_test|af1|delay_p5[1][13]~q  & (!\SRRC_test|af1|delay_p3[0][13]~q  & 
// !\SRRC_test|af1|adder_4[12]~25 )))

	.dataa(\SRRC_test|af1|delay_p5[1][13]~q ),
	.datab(\SRRC_test|af1|delay_p3[0][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[12]~25 ),
	.combout(\SRRC_test|af1|adder_4[13]~26_combout ),
	.cout(\SRRC_test|af1|adder_4[13]~27 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[13]~26 .lut_mask = 16'h692B;
defparam \SRRC_test|af1|adder_4[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N10
cycloneive_lcell_comb \SRRC_test|af1|adder_4[14]~28 (
// Equation(s):
// \SRRC_test|af1|adder_4[14]~28_combout  = ((\SRRC_test|af1|delay_p5[1][14]~q  $ (\SRRC_test|af1|delay_p3[0][14]~q  $ (\SRRC_test|af1|adder_4[13]~27 )))) # (GND)
// \SRRC_test|af1|adder_4[14]~29  = CARRY((\SRRC_test|af1|delay_p5[1][14]~q  & (\SRRC_test|af1|delay_p3[0][14]~q  & !\SRRC_test|af1|adder_4[13]~27 )) # (!\SRRC_test|af1|delay_p5[1][14]~q  & ((\SRRC_test|af1|delay_p3[0][14]~q ) # 
// (!\SRRC_test|af1|adder_4[13]~27 ))))

	.dataa(\SRRC_test|af1|delay_p5[1][14]~q ),
	.datab(\SRRC_test|af1|delay_p3[0][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[13]~27 ),
	.combout(\SRRC_test|af1|adder_4[14]~28_combout ),
	.cout(\SRRC_test|af1|adder_4[14]~29 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[14]~28 .lut_mask = 16'h964D;
defparam \SRRC_test|af1|adder_4[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N12
cycloneive_lcell_comb \SRRC_test|af1|adder_4[15]~30 (
// Equation(s):
// \SRRC_test|af1|adder_4[15]~30_combout  = (\SRRC_test|af1|delay_p5[1][15]~q  & ((\SRRC_test|af1|delay_p3[0][15]~q  & (!\SRRC_test|af1|adder_4[14]~29 )) # (!\SRRC_test|af1|delay_p3[0][15]~q  & ((\SRRC_test|af1|adder_4[14]~29 ) # (GND))))) # 
// (!\SRRC_test|af1|delay_p5[1][15]~q  & ((\SRRC_test|af1|delay_p3[0][15]~q  & (\SRRC_test|af1|adder_4[14]~29  & VCC)) # (!\SRRC_test|af1|delay_p3[0][15]~q  & (!\SRRC_test|af1|adder_4[14]~29 ))))
// \SRRC_test|af1|adder_4[15]~31  = CARRY((\SRRC_test|af1|delay_p5[1][15]~q  & ((!\SRRC_test|af1|adder_4[14]~29 ) # (!\SRRC_test|af1|delay_p3[0][15]~q ))) # (!\SRRC_test|af1|delay_p5[1][15]~q  & (!\SRRC_test|af1|delay_p3[0][15]~q  & 
// !\SRRC_test|af1|adder_4[14]~29 )))

	.dataa(\SRRC_test|af1|delay_p5[1][15]~q ),
	.datab(\SRRC_test|af1|delay_p3[0][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[14]~29 ),
	.combout(\SRRC_test|af1|adder_4[15]~30_combout ),
	.cout(\SRRC_test|af1|adder_4[15]~31 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[15]~30 .lut_mask = 16'h692B;
defparam \SRRC_test|af1|adder_4[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N14
cycloneive_lcell_comb \SRRC_test|af1|adder_4[16]~32 (
// Equation(s):
// \SRRC_test|af1|adder_4[16]~32_combout  = ((\SRRC_test|af1|delay_p3[0][16]~q  $ (\SRRC_test|af1|delay_p5[1][16]~q  $ (\SRRC_test|af1|adder_4[15]~31 )))) # (GND)
// \SRRC_test|af1|adder_4[16]~33  = CARRY((\SRRC_test|af1|delay_p3[0][16]~q  & ((!\SRRC_test|af1|adder_4[15]~31 ) # (!\SRRC_test|af1|delay_p5[1][16]~q ))) # (!\SRRC_test|af1|delay_p3[0][16]~q  & (!\SRRC_test|af1|delay_p5[1][16]~q  & 
// !\SRRC_test|af1|adder_4[15]~31 )))

	.dataa(\SRRC_test|af1|delay_p3[0][16]~q ),
	.datab(\SRRC_test|af1|delay_p5[1][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|adder_4[15]~31 ),
	.combout(\SRRC_test|af1|adder_4[16]~32_combout ),
	.cout(\SRRC_test|af1|adder_4[16]~33 ));
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[16]~32 .lut_mask = 16'h962B;
defparam \SRRC_test|af1|adder_4[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y42_N29
dffeas \SRRC_test|af1|delay_p4[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p3[1][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p4[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p4[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p4[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N16
cycloneive_lcell_comb \SRRC_test|af1|delay_p5[0][17]~49 (
// Equation(s):
// \SRRC_test|af1|delay_p5[0][17]~49_combout  = \SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT33  $ (\SRRC_test|af1|delay_p5[0][16]~48  $ (\SRRC_test|af1|delay_p4[1][17]~q ))

	.dataa(gnd),
	.datab(\SRRC_test|af1|Mult1|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p4[1][17]~q ),
	.cin(\SRRC_test|af1|delay_p5[0][16]~48 ),
	.combout(\SRRC_test|af1|delay_p5[0][17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][17]~49 .lut_mask = 16'hC33C;
defparam \SRRC_test|af1|delay_p5[0][17]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y42_N17
dffeas \SRRC_test|af1|delay_p5[0][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][17]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][17] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N17
dffeas \SRRC_test|af1|delay_p5[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N16
cycloneive_lcell_comb \SRRC_test|af1|adder_4[17]~34 (
// Equation(s):
// \SRRC_test|af1|adder_4[17]~34_combout  = \SRRC_test|af1|delay_p5[1][17]~q  $ (\SRRC_test|af1|adder_4[16]~33  $ (!\SRRC_test|af1|delay_p3[0][17]~q ))

	.dataa(gnd),
	.datab(\SRRC_test|af1|delay_p5[1][17]~q ),
	.datac(gnd),
	.datad(\SRRC_test|af1|delay_p3[0][17]~q ),
	.cin(\SRRC_test|af1|adder_4[16]~33 ),
	.combout(\SRRC_test|af1|adder_4[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|adder_4[17]~34 .lut_mask = 16'h3CC3;
defparam \SRRC_test|af1|adder_4[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y43_N0
cycloneive_mac_mult \SRRC_test|af1|Mult1|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|af1|adder_4[17]~34_combout ,\SRRC_test|af1|adder_4[16]~32_combout ,\SRRC_test|af1|adder_4[15]~30_combout ,\SRRC_test|af1|adder_4[14]~28_combout ,\SRRC_test|af1|adder_4[13]~26_combout ,\SRRC_test|af1|adder_4[12]~24_combout ,
\SRRC_test|af1|adder_4[11]~22_combout ,\SRRC_test|af1|adder_4[10]~20_combout ,\SRRC_test|af1|adder_4[9]~18_combout ,\SRRC_test|af1|adder_4[8]~16_combout ,\SRRC_test|af1|adder_4[7]~14_combout ,\SRRC_test|af1|adder_4[6]~12_combout ,
\SRRC_test|af1|adder_4[5]~10_combout ,\SRRC_test|af1|adder_4[4]~8_combout ,\SRRC_test|af1|adder_4[3]~6_combout ,\SRRC_test|af1|adder_4[2]~4_combout ,\SRRC_test|af1|adder_4[1]~2_combout ,\SRRC_test|af1|adder_4[0]~0_combout }),
	.datab({vcc,gnd,vcc,gnd,vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd,vcc,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|af1|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|af1|Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \SRRC_test|af1|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \SRRC_test|af1|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \SRRC_test|af1|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \SRRC_test|af1|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \SRRC_test|af1|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y43_N2
cycloneive_mac_out \SRRC_test|af1|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT33 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT32 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT31 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT30 ,
\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT29 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT26 ,
\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT22 ,
\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT21 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT18 ,
\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT16 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT14 ,
\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT11 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT10 ,
\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT2 ,
\SRRC_test|af1|Mult1|auto_generated|mac_mult1~DATAOUT1 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~dataout ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~1 ,\SRRC_test|af1|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|af1|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|af1|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \SRRC_test|af1|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: FF_X46_Y42_N13
dffeas \SRRC_test|af1|delay_p5[0][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][15]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][15] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N13
dffeas \SRRC_test|af1|delay_p5[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N11
dffeas \SRRC_test|af1|delay_p5[0][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][14]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][14] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N11
dffeas \SRRC_test|af1|delay_p5[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N9
dffeas \SRRC_test|af1|delay_p5[0][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][13] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N9
dffeas \SRRC_test|af1|delay_p5[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N7
dffeas \SRRC_test|af1|delay_p5[0][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][12] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N7
dffeas \SRRC_test|af1|delay_p5[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N5
dffeas \SRRC_test|af1|delay_p5[0][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][11] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N5
dffeas \SRRC_test|af1|delay_p5[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N3
dffeas \SRRC_test|af1|delay_p5[0][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][10] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N3
dffeas \SRRC_test|af1|delay_p5[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N1
dffeas \SRRC_test|af1|delay_p5[0][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][9] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N1
dffeas \SRRC_test|af1|delay_p5[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y43_N31
dffeas \SRRC_test|af1|delay_p5[0][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][8] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N31
dffeas \SRRC_test|af1|delay_p5[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y43_N29
dffeas \SRRC_test|af1|delay_p5[0][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][7] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N29
dffeas \SRRC_test|af1|delay_p5[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y43_N27
dffeas \SRRC_test|af1|delay_p5[0][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][6] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N27
dffeas \SRRC_test|af1|delay_p5[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y43_N25
dffeas \SRRC_test|af1|delay_p5[0][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][5] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N25
dffeas \SRRC_test|af1|delay_p5[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y43_N23
dffeas \SRRC_test|af1|delay_p5[0][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][4] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N23
dffeas \SRRC_test|af1|delay_p5[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y43_N21
dffeas \SRRC_test|af1|delay_p5[0][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][3] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N21
dffeas \SRRC_test|af1|delay_p5[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y43_N19
dffeas \SRRC_test|af1|delay_p5[0][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][2] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N19
dffeas \SRRC_test|af1|delay_p5[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|delay_p5[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y43_N15
dffeas \SRRC_test|af1|pipe_2[0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|pipe_2[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|pipe_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|pipe_2[0] .is_wysiwyg = "true";
defparam \SRRC_test|af1|pipe_2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N15
dffeas \SRRC_test|af1|delay_p5[1][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|pipe_2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[1][0] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y43_N17
dffeas \SRRC_test|af1|delay_p5[0][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|delay_p5[0][1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|delay_p5[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|delay_p5[0][1] .is_wysiwyg = "true";
defparam \SRRC_test|af1|delay_p5[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N10
cycloneive_lcell_comb \SRRC_test|a1|delay_p1[0][1]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p1[0][1]~feeder_combout  = \SRRC_test|af1|sig_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|sig_out [1]),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p1[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p1[0][1]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p1[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N11
dffeas \SRRC_test|a1|delay_p1[0][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p1[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p1[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p1[0][1] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p1[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y46_N3
dffeas \SRRC_test|a1|delay_p2[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p1[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N18
cycloneive_lcell_comb \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 (
// Equation(s):
// \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1  = CARRY(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ),
	.cout(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 .lut_mask = 16'h33CC;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N20
cycloneive_lcell_comb \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 (
// Equation(s):
// \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout  = (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 )) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ) # (GND)))
// \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3  = CARRY((!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ),
	.combout(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ),
	.cout(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 .lut_mask = 16'h3C3F;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N2
cycloneive_lcell_comb \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  & (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout  & 
// ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h4500;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N3
dffeas \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N22
cycloneive_lcell_comb \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 (
// Equation(s):
// \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  = !\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ),
	.combout(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 .lut_mask = 16'h0F0F;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N8
cycloneive_lcell_comb \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  & (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout  & 
// ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ),
	.datac(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h4044;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N9
dffeas \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N5
dffeas \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N6
cycloneive_lcell_comb \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1]~0 (
// Equation(s):
// \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1]~0_combout  = !\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1]~0 .lut_mask = 16'h00FF;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N7
dffeas \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N26
cycloneive_lcell_comb \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1]~_wirecell (
// Equation(s):
// \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout  = !\SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a [1]

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1]~_wirecell .lut_mask = 16'h5555;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.clk1(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.ena0(\SRRC_test|cb1|counter [1]),
	.ena1(\SRRC_test|cb1|counter [1]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\SRRC_test|af1|delay_p1[1][1]~q ,\SRRC_test|af1|delay_p1[1][2]~q ,\SRRC_test|af1|delay_p1[1][3]~q ,\SRRC_test|af1|delay_p1[1][4]~q ,\SRRC_test|af1|delay_p1[1][5]~q ,\SRRC_test|af1|delay_p1[1][6]~q ,\SRRC_test|af1|delay_p1[1][7]~q ,
\SRRC_test|af1|delay_p1[1][8]~q ,\SRRC_test|af1|delay_p1[1][9]~q ,\SRRC_test|af1|delay_p1[1][10]~q ,\SRRC_test|af1|delay_p1[1][11]~q ,\SRRC_test|af1|delay_p1[1][12]~q ,\SRRC_test|af1|delay_p1[1][13]~q ,\SRRC_test|af1|delay_p1[1][14]~q ,
\SRRC_test|af1|delay_p1[1][15]~q ,\SRRC_test|af1|delay_p1[1][16]~q ,\SRRC_test|af1|delay_p1[1][17]~q ,\SRRC_test|a1|delay_p2[1][17]~q ,\SRRC_test|a1|delay_p2[1][16]~q ,\SRRC_test|a1|delay_p2[1][15]~q ,\SRRC_test|a1|delay_p2[1][14]~q ,
\SRRC_test|a1|delay_p2[1][13]~q ,\SRRC_test|a1|delay_p2[1][12]~q ,\SRRC_test|a1|delay_p2[1][11]~q ,\SRRC_test|a1|delay_p2[1][10]~q ,\SRRC_test|a1|delay_p2[1][9]~q ,\SRRC_test|a1|delay_p2[1][8]~q ,\SRRC_test|a1|delay_p2[1][7]~q ,\SRRC_test|a1|delay_p2[1][6]~q ,
\SRRC_test|a1|delay_p2[1][5]~q ,\SRRC_test|a1|delay_p2[1][4]~q ,\SRRC_test|a1|delay_p2[1][3]~q ,\SRRC_test|a1|delay_p2[1][2]~q ,\SRRC_test|a1|delay_p2[1][1]~q }),
	.portaaddr({\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\SRRC_test|a1|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\SRRC_test|a1|delay_p1_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .clk0_core_clock_enable = "ena0";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .clk0_input_clock_enable = "ena0";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .clk1_output_clock_enable = "ena1";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .logical_ram_name = "EE465_filter_test_baseband:SRRC_test|antialiasing_filter:a1|altshift_taps:delay_p1_rtl_0|shift_taps_pnm:auto_generated|altsyncram_3l31:altsyncram4|ALTSYNCRAM";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .operation_mode = "dual_port";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_address_clear = "none";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_address_width = 2;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_out_clear = "none";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_out_clock = "none";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_width = 36;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_first_address = 0;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_first_bit_number = 0;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_last_address = 3;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_logical_ram_depth = 3;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_logical_ram_width = 34;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_clear = "none";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_clock = "clock0";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_width = 2;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_out_clear = "none";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_out_clock = "clock1";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_width = 36;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_first_address = 0;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_first_bit_number = 0;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_last_address = 3;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_logical_ram_depth = 3;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_logical_ram_width = 34;
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_read_enable_clock = "clock0";
defparam \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N14
cycloneive_lcell_comb \SRRC_test|af1|sig_out[1]~18 (
// Equation(s):
// \SRRC_test|af1|sig_out[1]~18_cout  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a33  & \SRRC_test|af1|pipe_2 [0]))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a33 ),
	.datab(\SRRC_test|af1|pipe_2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\SRRC_test|af1|sig_out[1]~18_cout ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[1]~18 .lut_mask = 16'h0088;
defparam \SRRC_test|af1|sig_out[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N16
cycloneive_lcell_comb \SRRC_test|af1|sig_out[1]~19 (
// Equation(s):
// \SRRC_test|af1|sig_out[1]~19_combout  = (\SRRC_test|af1|delay_p5[0][1]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32  & (\SRRC_test|af1|sig_out[1]~18_cout  & VCC)) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32  & (!\SRRC_test|af1|sig_out[1]~18_cout )))) # (!\SRRC_test|af1|delay_p5[0][1]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32  & 
// (!\SRRC_test|af1|sig_out[1]~18_cout )) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32  & ((\SRRC_test|af1|sig_out[1]~18_cout ) # (GND)))))
// \SRRC_test|af1|sig_out[1]~20  = CARRY((\SRRC_test|af1|delay_p5[0][1]~q  & (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32  & !\SRRC_test|af1|sig_out[1]~18_cout )) # (!\SRRC_test|af1|delay_p5[0][1]~q  & 
// ((!\SRRC_test|af1|sig_out[1]~18_cout ) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32 ))))

	.dataa(\SRRC_test|af1|delay_p5[0][1]~q ),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[1]~18_cout ),
	.combout(\SRRC_test|af1|sig_out[1]~19_combout ),
	.cout(\SRRC_test|af1|sig_out[1]~20 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[1]~19 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|sig_out[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N18
cycloneive_lcell_comb \SRRC_test|af1|sig_out[2]~21 (
// Equation(s):
// \SRRC_test|af1|sig_out[2]~21_combout  = ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a31  $ (\SRRC_test|af1|delay_p5[0][2]~q  $ (!\SRRC_test|af1|sig_out[1]~20 )))) # (GND)
// \SRRC_test|af1|sig_out[2]~22  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a31  & ((\SRRC_test|af1|delay_p5[0][2]~q ) # (!\SRRC_test|af1|sig_out[1]~20 ))) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a31  & (\SRRC_test|af1|delay_p5[0][2]~q  & !\SRRC_test|af1|sig_out[1]~20 )))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a31 ),
	.datab(\SRRC_test|af1|delay_p5[0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[1]~20 ),
	.combout(\SRRC_test|af1|sig_out[2]~21_combout ),
	.cout(\SRRC_test|af1|sig_out[2]~22 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[2]~21 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|sig_out[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N20
cycloneive_lcell_comb \SRRC_test|af1|sig_out[3]~23 (
// Equation(s):
// \SRRC_test|af1|sig_out[3]~23_combout  = (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30  & ((\SRRC_test|af1|delay_p5[0][3]~q  & (\SRRC_test|af1|sig_out[2]~22  & VCC)) # (!\SRRC_test|af1|delay_p5[0][3]~q  & 
// (!\SRRC_test|af1|sig_out[2]~22 )))) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30  & ((\SRRC_test|af1|delay_p5[0][3]~q  & (!\SRRC_test|af1|sig_out[2]~22 )) # (!\SRRC_test|af1|delay_p5[0][3]~q  & ((\SRRC_test|af1|sig_out[2]~22 ) 
// # (GND)))))
// \SRRC_test|af1|sig_out[3]~24  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30  & (!\SRRC_test|af1|delay_p5[0][3]~q  & !\SRRC_test|af1|sig_out[2]~22 )) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30 
//  & ((!\SRRC_test|af1|sig_out[2]~22 ) # (!\SRRC_test|af1|delay_p5[0][3]~q ))))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30 ),
	.datab(\SRRC_test|af1|delay_p5[0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[2]~22 ),
	.combout(\SRRC_test|af1|sig_out[3]~23_combout ),
	.cout(\SRRC_test|af1|sig_out[3]~24 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[3]~23 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|sig_out[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N22
cycloneive_lcell_comb \SRRC_test|af1|sig_out[4]~25 (
// Equation(s):
// \SRRC_test|af1|sig_out[4]~25_combout  = ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a29  $ (\SRRC_test|af1|delay_p5[0][4]~q  $ (!\SRRC_test|af1|sig_out[3]~24 )))) # (GND)
// \SRRC_test|af1|sig_out[4]~26  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a29  & ((\SRRC_test|af1|delay_p5[0][4]~q ) # (!\SRRC_test|af1|sig_out[3]~24 ))) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a29  & (\SRRC_test|af1|delay_p5[0][4]~q  & !\SRRC_test|af1|sig_out[3]~24 )))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a29 ),
	.datab(\SRRC_test|af1|delay_p5[0][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[3]~24 ),
	.combout(\SRRC_test|af1|sig_out[4]~25_combout ),
	.cout(\SRRC_test|af1|sig_out[4]~26 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[4]~25 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|sig_out[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N24
cycloneive_lcell_comb \SRRC_test|af1|sig_out[5]~27 (
// Equation(s):
// \SRRC_test|af1|sig_out[5]~27_combout  = (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a28  & ((\SRRC_test|af1|delay_p5[0][5]~q  & (\SRRC_test|af1|sig_out[4]~26  & VCC)) # (!\SRRC_test|af1|delay_p5[0][5]~q  & 
// (!\SRRC_test|af1|sig_out[4]~26 )))) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a28  & ((\SRRC_test|af1|delay_p5[0][5]~q  & (!\SRRC_test|af1|sig_out[4]~26 )) # (!\SRRC_test|af1|delay_p5[0][5]~q  & ((\SRRC_test|af1|sig_out[4]~26 ) 
// # (GND)))))
// \SRRC_test|af1|sig_out[5]~28  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a28  & (!\SRRC_test|af1|delay_p5[0][5]~q  & !\SRRC_test|af1|sig_out[4]~26 )) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a28 
//  & ((!\SRRC_test|af1|sig_out[4]~26 ) # (!\SRRC_test|af1|delay_p5[0][5]~q ))))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a28 ),
	.datab(\SRRC_test|af1|delay_p5[0][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[4]~26 ),
	.combout(\SRRC_test|af1|sig_out[5]~27_combout ),
	.cout(\SRRC_test|af1|sig_out[5]~28 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[5]~27 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|sig_out[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N26
cycloneive_lcell_comb \SRRC_test|af1|sig_out[6]~29 (
// Equation(s):
// \SRRC_test|af1|sig_out[6]~29_combout  = ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a27  $ (\SRRC_test|af1|delay_p5[0][6]~q  $ (!\SRRC_test|af1|sig_out[5]~28 )))) # (GND)
// \SRRC_test|af1|sig_out[6]~30  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a27  & ((\SRRC_test|af1|delay_p5[0][6]~q ) # (!\SRRC_test|af1|sig_out[5]~28 ))) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a27  & (\SRRC_test|af1|delay_p5[0][6]~q  & !\SRRC_test|af1|sig_out[5]~28 )))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a27 ),
	.datab(\SRRC_test|af1|delay_p5[0][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[5]~28 ),
	.combout(\SRRC_test|af1|sig_out[6]~29_combout ),
	.cout(\SRRC_test|af1|sig_out[6]~30 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[6]~29 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|sig_out[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N28
cycloneive_lcell_comb \SRRC_test|af1|sig_out[7]~31 (
// Equation(s):
// \SRRC_test|af1|sig_out[7]~31_combout  = (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a26  & ((\SRRC_test|af1|delay_p5[0][7]~q  & (\SRRC_test|af1|sig_out[6]~30  & VCC)) # (!\SRRC_test|af1|delay_p5[0][7]~q  & 
// (!\SRRC_test|af1|sig_out[6]~30 )))) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a26  & ((\SRRC_test|af1|delay_p5[0][7]~q  & (!\SRRC_test|af1|sig_out[6]~30 )) # (!\SRRC_test|af1|delay_p5[0][7]~q  & ((\SRRC_test|af1|sig_out[6]~30 ) 
// # (GND)))))
// \SRRC_test|af1|sig_out[7]~32  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a26  & (!\SRRC_test|af1|delay_p5[0][7]~q  & !\SRRC_test|af1|sig_out[6]~30 )) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a26 
//  & ((!\SRRC_test|af1|sig_out[6]~30 ) # (!\SRRC_test|af1|delay_p5[0][7]~q ))))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a26 ),
	.datab(\SRRC_test|af1|delay_p5[0][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[6]~30 ),
	.combout(\SRRC_test|af1|sig_out[7]~31_combout ),
	.cout(\SRRC_test|af1|sig_out[7]~32 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[7]~31 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|sig_out[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N30
cycloneive_lcell_comb \SRRC_test|af1|sig_out[8]~33 (
// Equation(s):
// \SRRC_test|af1|sig_out[8]~33_combout  = ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a25  $ (\SRRC_test|af1|delay_p5[0][8]~q  $ (!\SRRC_test|af1|sig_out[7]~32 )))) # (GND)
// \SRRC_test|af1|sig_out[8]~34  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a25  & ((\SRRC_test|af1|delay_p5[0][8]~q ) # (!\SRRC_test|af1|sig_out[7]~32 ))) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a25  & (\SRRC_test|af1|delay_p5[0][8]~q  & !\SRRC_test|af1|sig_out[7]~32 )))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a25 ),
	.datab(\SRRC_test|af1|delay_p5[0][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[7]~32 ),
	.combout(\SRRC_test|af1|sig_out[8]~33_combout ),
	.cout(\SRRC_test|af1|sig_out[8]~34 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[8]~33 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|sig_out[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N0
cycloneive_lcell_comb \SRRC_test|af1|sig_out[9]~35 (
// Equation(s):
// \SRRC_test|af1|sig_out[9]~35_combout  = (\SRRC_test|af1|delay_p5[0][9]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24  & (\SRRC_test|af1|sig_out[8]~34  & VCC)) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24  & (!\SRRC_test|af1|sig_out[8]~34 )))) # (!\SRRC_test|af1|delay_p5[0][9]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24  & (!\SRRC_test|af1|sig_out[8]~34 
// )) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24  & ((\SRRC_test|af1|sig_out[8]~34 ) # (GND)))))
// \SRRC_test|af1|sig_out[9]~36  = CARRY((\SRRC_test|af1|delay_p5[0][9]~q  & (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24  & !\SRRC_test|af1|sig_out[8]~34 )) # (!\SRRC_test|af1|delay_p5[0][9]~q  & ((!\SRRC_test|af1|sig_out[8]~34 ) 
// # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24 ))))

	.dataa(\SRRC_test|af1|delay_p5[0][9]~q ),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[8]~34 ),
	.combout(\SRRC_test|af1|sig_out[9]~35_combout ),
	.cout(\SRRC_test|af1|sig_out[9]~36 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[9]~35 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|sig_out[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N2
cycloneive_lcell_comb \SRRC_test|af1|sig_out[10]~37 (
// Equation(s):
// \SRRC_test|af1|sig_out[10]~37_combout  = ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a23  $ (\SRRC_test|af1|delay_p5[0][10]~q  $ (!\SRRC_test|af1|sig_out[9]~36 )))) # (GND)
// \SRRC_test|af1|sig_out[10]~38  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a23  & ((\SRRC_test|af1|delay_p5[0][10]~q ) # (!\SRRC_test|af1|sig_out[9]~36 ))) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a23  & (\SRRC_test|af1|delay_p5[0][10]~q  & !\SRRC_test|af1|sig_out[9]~36 )))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a23 ),
	.datab(\SRRC_test|af1|delay_p5[0][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[9]~36 ),
	.combout(\SRRC_test|af1|sig_out[10]~37_combout ),
	.cout(\SRRC_test|af1|sig_out[10]~38 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[10]~37 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|sig_out[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N4
cycloneive_lcell_comb \SRRC_test|af1|sig_out[11]~39 (
// Equation(s):
// \SRRC_test|af1|sig_out[11]~39_combout  = (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a22  & ((\SRRC_test|af1|delay_p5[0][11]~q  & (\SRRC_test|af1|sig_out[10]~38  & VCC)) # (!\SRRC_test|af1|delay_p5[0][11]~q  & 
// (!\SRRC_test|af1|sig_out[10]~38 )))) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a22  & ((\SRRC_test|af1|delay_p5[0][11]~q  & (!\SRRC_test|af1|sig_out[10]~38 )) # (!\SRRC_test|af1|delay_p5[0][11]~q  & 
// ((\SRRC_test|af1|sig_out[10]~38 ) # (GND)))))
// \SRRC_test|af1|sig_out[11]~40  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a22  & (!\SRRC_test|af1|delay_p5[0][11]~q  & !\SRRC_test|af1|sig_out[10]~38 )) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a22  & ((!\SRRC_test|af1|sig_out[10]~38 ) # (!\SRRC_test|af1|delay_p5[0][11]~q ))))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a22 ),
	.datab(\SRRC_test|af1|delay_p5[0][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[10]~38 ),
	.combout(\SRRC_test|af1|sig_out[11]~39_combout ),
	.cout(\SRRC_test|af1|sig_out[11]~40 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[11]~39 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|sig_out[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N6
cycloneive_lcell_comb \SRRC_test|af1|sig_out[12]~41 (
// Equation(s):
// \SRRC_test|af1|sig_out[12]~41_combout  = ((\SRRC_test|af1|delay_p5[0][12]~q  $ (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a21  $ (!\SRRC_test|af1|sig_out[11]~40 )))) # (GND)
// \SRRC_test|af1|sig_out[12]~42  = CARRY((\SRRC_test|af1|delay_p5[0][12]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a21 ) # (!\SRRC_test|af1|sig_out[11]~40 ))) # (!\SRRC_test|af1|delay_p5[0][12]~q  & 
// (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a21  & !\SRRC_test|af1|sig_out[11]~40 )))

	.dataa(\SRRC_test|af1|delay_p5[0][12]~q ),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[11]~40 ),
	.combout(\SRRC_test|af1|sig_out[12]~41_combout ),
	.cout(\SRRC_test|af1|sig_out[12]~42 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[12]~41 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|sig_out[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N8
cycloneive_lcell_comb \SRRC_test|af1|sig_out[13]~43 (
// Equation(s):
// \SRRC_test|af1|sig_out[13]~43_combout  = (\SRRC_test|af1|delay_p5[0][13]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20  & (\SRRC_test|af1|sig_out[12]~42  & VCC)) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20  & (!\SRRC_test|af1|sig_out[12]~42 )))) # (!\SRRC_test|af1|delay_p5[0][13]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20  & 
// (!\SRRC_test|af1|sig_out[12]~42 )) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20  & ((\SRRC_test|af1|sig_out[12]~42 ) # (GND)))))
// \SRRC_test|af1|sig_out[13]~44  = CARRY((\SRRC_test|af1|delay_p5[0][13]~q  & (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20  & !\SRRC_test|af1|sig_out[12]~42 )) # (!\SRRC_test|af1|delay_p5[0][13]~q  & 
// ((!\SRRC_test|af1|sig_out[12]~42 ) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20 ))))

	.dataa(\SRRC_test|af1|delay_p5[0][13]~q ),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[12]~42 ),
	.combout(\SRRC_test|af1|sig_out[13]~43_combout ),
	.cout(\SRRC_test|af1|sig_out[13]~44 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[13]~43 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|sig_out[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
cycloneive_lcell_comb \SRRC_test|af1|sig_out[14]~45 (
// Equation(s):
// \SRRC_test|af1|sig_out[14]~45_combout  = ((\SRRC_test|af1|delay_p5[0][14]~q  $ (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a19  $ (!\SRRC_test|af1|sig_out[13]~44 )))) # (GND)
// \SRRC_test|af1|sig_out[14]~46  = CARRY((\SRRC_test|af1|delay_p5[0][14]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a19 ) # (!\SRRC_test|af1|sig_out[13]~44 ))) # (!\SRRC_test|af1|delay_p5[0][14]~q  & 
// (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a19  & !\SRRC_test|af1|sig_out[13]~44 )))

	.dataa(\SRRC_test|af1|delay_p5[0][14]~q ),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[13]~44 ),
	.combout(\SRRC_test|af1|sig_out[14]~45_combout ),
	.cout(\SRRC_test|af1|sig_out[14]~46 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[14]~45 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|sig_out[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneive_lcell_comb \SRRC_test|af1|sig_out[15]~47 (
// Equation(s):
// \SRRC_test|af1|sig_out[15]~47_combout  = (\SRRC_test|af1|delay_p5[0][15]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18  & (\SRRC_test|af1|sig_out[14]~46  & VCC)) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18  & (!\SRRC_test|af1|sig_out[14]~46 )))) # (!\SRRC_test|af1|delay_p5[0][15]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18  & 
// (!\SRRC_test|af1|sig_out[14]~46 )) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18  & ((\SRRC_test|af1|sig_out[14]~46 ) # (GND)))))
// \SRRC_test|af1|sig_out[15]~48  = CARRY((\SRRC_test|af1|delay_p5[0][15]~q  & (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18  & !\SRRC_test|af1|sig_out[14]~46 )) # (!\SRRC_test|af1|delay_p5[0][15]~q  & 
// ((!\SRRC_test|af1|sig_out[14]~46 ) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18 ))))

	.dataa(\SRRC_test|af1|delay_p5[0][15]~q ),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[14]~46 ),
	.combout(\SRRC_test|af1|sig_out[15]~47_combout ),
	.cout(\SRRC_test|af1|sig_out[15]~48 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[15]~47 .lut_mask = 16'h9617;
defparam \SRRC_test|af1|sig_out[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N14
cycloneive_lcell_comb \SRRC_test|af1|sig_out[16]~49 (
// Equation(s):
// \SRRC_test|af1|sig_out[16]~49_combout  = ((\SRRC_test|af1|delay_p5[0][16]~q  $ (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17  $ (!\SRRC_test|af1|sig_out[15]~48 )))) # (GND)
// \SRRC_test|af1|sig_out[16]~50  = CARRY((\SRRC_test|af1|delay_p5[0][16]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17 ) # (!\SRRC_test|af1|sig_out[15]~48 ))) # (!\SRRC_test|af1|delay_p5[0][16]~q  & 
// (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17  & !\SRRC_test|af1|sig_out[15]~48 )))

	.dataa(\SRRC_test|af1|delay_p5[0][16]~q ),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af1|sig_out[15]~48 ),
	.combout(\SRRC_test|af1|sig_out[16]~49_combout ),
	.cout(\SRRC_test|af1|sig_out[16]~50 ));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[16]~49 .lut_mask = 16'h698E;
defparam \SRRC_test|af1|sig_out[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneive_lcell_comb \SRRC_test|af1|sig_out[17]~51 (
// Equation(s):
// \SRRC_test|af1|sig_out[17]~51_combout  = \SRRC_test|af1|delay_p5[0][17]~q  $ (\SRRC_test|af1|sig_out[16]~50  $ (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17 ))

	.dataa(\SRRC_test|af1|delay_p5[0][17]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17 ),
	.cin(\SRRC_test|af1|sig_out[16]~50 ),
	.combout(\SRRC_test|af1|sig_out[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[17]~51 .lut_mask = 16'hA55A;
defparam \SRRC_test|af1|sig_out[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N17
dffeas \SRRC_test|af1|sig_out[17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[17] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N30
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[0][17]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[0][17]~feeder_combout  = \SRRC_test|af1|sig_out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|sig_out [17]),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][17]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N31
dffeas \SRRC_test|a1|delay_p2[0][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][17] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N25
dffeas \SRRC_test|a1|delay_p2[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p2[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N15
dffeas \SRRC_test|af1|sig_out[16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[16] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N31
dffeas \SRRC_test|a1|delay_p2[0][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|sig_out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][16] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N25
dffeas \SRRC_test|a1|delay_p2[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p2[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N13
dffeas \SRRC_test|af1|sig_out[15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[15] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N29
dffeas \SRRC_test|a1|delay_p2[0][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|sig_out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][15] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N22
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[1][15]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[1][15]~feeder_combout  = \SRRC_test|a1|delay_p2[0][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p2[0][15]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][15]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N23
dffeas \SRRC_test|a1|delay_p2[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N11
dffeas \SRRC_test|af1|sig_out[14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[14] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N19
dffeas \SRRC_test|a1|delay_p2[0][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|sig_out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][14] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N20
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[1][14]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[1][14]~feeder_combout  = \SRRC_test|a1|delay_p2[0][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p2[0][14]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][14]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N21
dffeas \SRRC_test|a1|delay_p2[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N9
dffeas \SRRC_test|af1|sig_out[13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[13] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N10
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[0][13]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[0][13]~feeder_combout  = \SRRC_test|af1|sig_out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|sig_out [13]),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][13]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N11
dffeas \SRRC_test|a1|delay_p2[0][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][13] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N12
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[1][13]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[1][13]~feeder_combout  = \SRRC_test|a1|delay_p2[0][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p2[0][13]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][13]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N13
dffeas \SRRC_test|a1|delay_p2[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N7
dffeas \SRRC_test|af1|sig_out[12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[12] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N28
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[0][12]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[0][12]~feeder_combout  = \SRRC_test|af1|sig_out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|sig_out [12]),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][12]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N29
dffeas \SRRC_test|a1|delay_p2[0][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][12] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N26
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[1][12]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[1][12]~feeder_combout  = \SRRC_test|a1|delay_p2[0][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p2[0][12]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][12]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N27
dffeas \SRRC_test|a1|delay_p2[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N5
dffeas \SRRC_test|af1|sig_out[11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[11] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N18
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[0][11]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[0][11]~feeder_combout  = \SRRC_test|af1|sig_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|sig_out [11]),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][11]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N19
dffeas \SRRC_test|a1|delay_p2[0][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][11] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N20
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[1][11]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[1][11]~feeder_combout  = \SRRC_test|a1|delay_p2[0][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p2[0][11]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][11]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N21
dffeas \SRRC_test|a1|delay_p2[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N3
dffeas \SRRC_test|af1|sig_out[10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[10] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N8
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[0][10]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[0][10]~feeder_combout  = \SRRC_test|af1|sig_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|sig_out [10]),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][10]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N9
dffeas \SRRC_test|a1|delay_p2[0][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][10] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N3
dffeas \SRRC_test|a1|delay_p2[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p2[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N1
dffeas \SRRC_test|af1|sig_out[9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[9] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y46_N13
dffeas \SRRC_test|a1|delay_p2[0][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|sig_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][9] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y46_N9
dffeas \SRRC_test|a1|delay_p2[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p2[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N31
dffeas \SRRC_test|af1|sig_out[8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[8] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y46_N21
dffeas \SRRC_test|a1|delay_p2[0][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af1|sig_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][8] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N6
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[1][8]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[1][8]~feeder_combout  = \SRRC_test|a1|delay_p2[0][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p2[0][8]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][8]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y46_N7
dffeas \SRRC_test|a1|delay_p2[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N29
dffeas \SRRC_test|af1|sig_out[7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[7] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N12
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[0][7]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[0][7]~feeder_combout  = \SRRC_test|af1|sig_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|sig_out [7]),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][7]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y46_N13
dffeas \SRRC_test|a1|delay_p2[0][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][7] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N4
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[1][7]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[1][7]~feeder_combout  = \SRRC_test|a1|delay_p2[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p2[0][7]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][7]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y46_N5
dffeas \SRRC_test|a1|delay_p2[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N27
dffeas \SRRC_test|af1|sig_out[6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[6] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N6
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[0][6]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[0][6]~feeder_combout  = \SRRC_test|af1|sig_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|sig_out [6]),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][6]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N7
dffeas \SRRC_test|a1|delay_p2[0][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][6] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N26
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[1][6]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[1][6]~feeder_combout  = \SRRC_test|a1|delay_p2[0][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p2[0][6]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][6]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N27
dffeas \SRRC_test|a1|delay_p2[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N25
dffeas \SRRC_test|af1|sig_out[5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[5] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N24
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[0][5]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[0][5]~feeder_combout  = \SRRC_test|af1|sig_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|sig_out [5]),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][5]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N25
dffeas \SRRC_test|a1|delay_p2[0][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][5] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N20
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[1][5]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[1][5]~feeder_combout  = \SRRC_test|a1|delay_p2[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p2[0][5]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][5]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N21
dffeas \SRRC_test|a1|delay_p2[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N23
dffeas \SRRC_test|af1|sig_out[4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[4] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N6
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[0][4]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[0][4]~feeder_combout  = \SRRC_test|af1|sig_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|sig_out [4]),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][4]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N7
dffeas \SRRC_test|a1|delay_p2[0][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][4] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N2
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[1][4]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[1][4]~feeder_combout  = \SRRC_test|a1|delay_p2[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p2[0][4]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][4]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N3
dffeas \SRRC_test|a1|delay_p2[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N21
dffeas \SRRC_test|af1|sig_out[3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[3] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N0
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[0][3]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[0][3]~feeder_combout  = \SRRC_test|af1|sig_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|sig_out [3]),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][3]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N1
dffeas \SRRC_test|a1|delay_p2[0][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][3] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y46_N1
dffeas \SRRC_test|a1|delay_p2[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p2[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N19
dffeas \SRRC_test|af1|sig_out[2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[2] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N6
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[0][2]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[0][2]~feeder_combout  = \SRRC_test|af1|sig_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af1|sig_out [2]),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][2]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N7
dffeas \SRRC_test|a1|delay_p2[0][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[0][2] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N0
cycloneive_lcell_comb \SRRC_test|a1|delay_p2[1][2]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p2[1][2]~feeder_combout  = \SRRC_test|a1|delay_p2[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p2[0][2]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p2[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][2]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p2[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N1
dffeas \SRRC_test|a1|delay_p2[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p2[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p2[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p2[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p2[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N17
dffeas \SRRC_test|af1|sig_out[1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af1|sig_out[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af1|sig_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af1|sig_out[1] .is_wysiwyg = "true";
defparam \SRRC_test|af1|sig_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N14
cycloneive_lcell_comb \SRRC_test|a1|adder_2[0]~0 (
// Equation(s):
// \SRRC_test|a1|adder_2[0]~0_combout  = (\SRRC_test|a1|delay_p4[0][0]~q  & (\SRRC_test|af1|sig_out [1] $ (VCC))) # (!\SRRC_test|a1|delay_p4[0][0]~q  & ((\SRRC_test|af1|sig_out [1]) # (GND)))
// \SRRC_test|a1|adder_2[0]~1  = CARRY((\SRRC_test|af1|sig_out [1]) # (!\SRRC_test|a1|delay_p4[0][0]~q ))

	.dataa(\SRRC_test|a1|delay_p4[0][0]~q ),
	.datab(\SRRC_test|af1|sig_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|a1|adder_2[0]~0_combout ),
	.cout(\SRRC_test|a1|adder_2[0]~1 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[0]~0 .lut_mask = 16'h66DD;
defparam \SRRC_test|a1|adder_2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y45_N0
cycloneive_mac_mult \SRRC_test|a1|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|a1|adder_2[17]~34_combout ,\SRRC_test|a1|adder_2[16]~32_combout ,\SRRC_test|a1|adder_2[15]~30_combout ,\SRRC_test|a1|adder_2[14]~28_combout ,\SRRC_test|a1|adder_2[13]~26_combout ,\SRRC_test|a1|adder_2[12]~24_combout ,
\SRRC_test|a1|adder_2[11]~22_combout ,\SRRC_test|a1|adder_2[10]~20_combout ,\SRRC_test|a1|adder_2[9]~18_combout ,\SRRC_test|a1|adder_2[8]~16_combout ,\SRRC_test|a1|adder_2[7]~14_combout ,\SRRC_test|a1|adder_2[6]~12_combout ,\SRRC_test|a1|adder_2[5]~10_combout ,
\SRRC_test|a1|adder_2[4]~8_combout ,\SRRC_test|a1|adder_2[3]~6_combout ,\SRRC_test|a1|adder_2[2]~4_combout ,\SRRC_test|a1|adder_2[1]~2_combout ,\SRRC_test|a1|adder_2[0]~0_combout }),
	.datab({gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,vcc,vcc,gnd,vcc,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|a1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|a1|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \SRRC_test|a1|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \SRRC_test|a1|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \SRRC_test|a1|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \SRRC_test|a1|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \SRRC_test|a1|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y45_N2
cycloneive_mac_out \SRRC_test|a1|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\SRRC_test|a1|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|a1|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|a1|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \SRRC_test|a1|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N14
cycloneive_lcell_comb \SRRC_test|a1|delay_p3[0][0]~1 (
// Equation(s):
// \SRRC_test|a1|delay_p3[0][0]~1_combout  = (\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT17  & (\SRRC_test|a1|delay_p2[1][1]~q  $ (VCC))) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT17  & (\SRRC_test|a1|delay_p2[1][1]~q  & VCC))
// \SRRC_test|a1|delay_p3[0][0]~2  = CARRY((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT17  & \SRRC_test|a1|delay_p2[1][1]~q ))

	.dataa(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\SRRC_test|a1|delay_p2[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p3[0][0]~1_combout ),
	.cout(\SRRC_test|a1|delay_p3[0][0]~2 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[0][0]~1 .lut_mask = 16'h6688;
defparam \SRRC_test|a1|delay_p3[0][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N16
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[1]~17 (
// Equation(s):
// \SRRC_test|a1|pipe_1[1]~17_combout  = (\SRRC_test|a1|delay_p2[1][2]~q  & ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT18  & (\SRRC_test|a1|delay_p3[0][0]~2  & VCC)) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// (!\SRRC_test|a1|delay_p3[0][0]~2 )))) # (!\SRRC_test|a1|delay_p2[1][2]~q  & ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT18  & (!\SRRC_test|a1|delay_p3[0][0]~2 )) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// ((\SRRC_test|a1|delay_p3[0][0]~2 ) # (GND)))))
// \SRRC_test|a1|pipe_1[1]~18  = CARRY((\SRRC_test|a1|delay_p2[1][2]~q  & (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT18  & !\SRRC_test|a1|delay_p3[0][0]~2 )) # (!\SRRC_test|a1|delay_p2[1][2]~q  & ((!\SRRC_test|a1|delay_p3[0][0]~2 ) # 
// (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT18 ))))

	.dataa(\SRRC_test|a1|delay_p2[1][2]~q ),
	.datab(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p3[0][0]~2 ),
	.combout(\SRRC_test|a1|pipe_1[1]~17_combout ),
	.cout(\SRRC_test|a1|pipe_1[1]~18 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[1]~17 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|pipe_1[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N18
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[2]~19 (
// Equation(s):
// \SRRC_test|a1|pipe_1[2]~19_combout  = ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT19  $ (\SRRC_test|a1|delay_p2[1][3]~q  $ (!\SRRC_test|a1|pipe_1[1]~18 )))) # (GND)
// \SRRC_test|a1|pipe_1[2]~20  = CARRY((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\SRRC_test|a1|delay_p2[1][3]~q ) # (!\SRRC_test|a1|pipe_1[1]~18 ))) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// (\SRRC_test|a1|delay_p2[1][3]~q  & !\SRRC_test|a1|pipe_1[1]~18 )))

	.dataa(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\SRRC_test|a1|delay_p2[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_1[1]~18 ),
	.combout(\SRRC_test|a1|pipe_1[2]~19_combout ),
	.cout(\SRRC_test|a1|pipe_1[2]~20 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[2]~19 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|pipe_1[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N20
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[3]~21 (
// Equation(s):
// \SRRC_test|a1|pipe_1[3]~21_combout  = (\SRRC_test|a1|delay_p2[1][4]~q  & ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT20  & (\SRRC_test|a1|pipe_1[2]~20  & VCC)) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT20  & 
// (!\SRRC_test|a1|pipe_1[2]~20 )))) # (!\SRRC_test|a1|delay_p2[1][4]~q  & ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT20  & (!\SRRC_test|a1|pipe_1[2]~20 )) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\SRRC_test|a1|pipe_1[2]~20 ) 
// # (GND)))))
// \SRRC_test|a1|pipe_1[3]~22  = CARRY((\SRRC_test|a1|delay_p2[1][4]~q  & (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT20  & !\SRRC_test|a1|pipe_1[2]~20 )) # (!\SRRC_test|a1|delay_p2[1][4]~q  & ((!\SRRC_test|a1|pipe_1[2]~20 ) # 
// (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT20 ))))

	.dataa(\SRRC_test|a1|delay_p2[1][4]~q ),
	.datab(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_1[2]~20 ),
	.combout(\SRRC_test|a1|pipe_1[3]~21_combout ),
	.cout(\SRRC_test|a1|pipe_1[3]~22 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[3]~21 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|pipe_1[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N22
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[4]~23 (
// Equation(s):
// \SRRC_test|a1|pipe_1[4]~23_combout  = ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT21  $ (\SRRC_test|a1|delay_p2[1][5]~q  $ (!\SRRC_test|a1|pipe_1[3]~22 )))) # (GND)
// \SRRC_test|a1|pipe_1[4]~24  = CARRY((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\SRRC_test|a1|delay_p2[1][5]~q ) # (!\SRRC_test|a1|pipe_1[3]~22 ))) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// (\SRRC_test|a1|delay_p2[1][5]~q  & !\SRRC_test|a1|pipe_1[3]~22 )))

	.dataa(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\SRRC_test|a1|delay_p2[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_1[3]~22 ),
	.combout(\SRRC_test|a1|pipe_1[4]~23_combout ),
	.cout(\SRRC_test|a1|pipe_1[4]~24 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[4]~23 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|pipe_1[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N24
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[5]~25 (
// Equation(s):
// \SRRC_test|a1|pipe_1[5]~25_combout  = (\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\SRRC_test|a1|delay_p2[1][6]~q  & (\SRRC_test|a1|pipe_1[4]~24  & VCC)) # (!\SRRC_test|a1|delay_p2[1][6]~q  & (!\SRRC_test|a1|pipe_1[4]~24 )))) # 
// (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\SRRC_test|a1|delay_p2[1][6]~q  & (!\SRRC_test|a1|pipe_1[4]~24 )) # (!\SRRC_test|a1|delay_p2[1][6]~q  & ((\SRRC_test|a1|pipe_1[4]~24 ) # (GND)))))
// \SRRC_test|a1|pipe_1[5]~26  = CARRY((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT22  & (!\SRRC_test|a1|delay_p2[1][6]~q  & !\SRRC_test|a1|pipe_1[4]~24 )) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT22  & ((!\SRRC_test|a1|pipe_1[4]~24 ) # 
// (!\SRRC_test|a1|delay_p2[1][6]~q ))))

	.dataa(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\SRRC_test|a1|delay_p2[1][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_1[4]~24 ),
	.combout(\SRRC_test|a1|pipe_1[5]~25_combout ),
	.cout(\SRRC_test|a1|pipe_1[5]~26 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[5]~25 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|pipe_1[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N26
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[6]~27 (
// Equation(s):
// \SRRC_test|a1|pipe_1[6]~27_combout  = ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT23  $ (\SRRC_test|a1|delay_p2[1][7]~q  $ (!\SRRC_test|a1|pipe_1[5]~26 )))) # (GND)
// \SRRC_test|a1|pipe_1[6]~28  = CARRY((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\SRRC_test|a1|delay_p2[1][7]~q ) # (!\SRRC_test|a1|pipe_1[5]~26 ))) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// (\SRRC_test|a1|delay_p2[1][7]~q  & !\SRRC_test|a1|pipe_1[5]~26 )))

	.dataa(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\SRRC_test|a1|delay_p2[1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_1[5]~26 ),
	.combout(\SRRC_test|a1|pipe_1[6]~27_combout ),
	.cout(\SRRC_test|a1|pipe_1[6]~28 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[6]~27 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|pipe_1[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N28
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[7]~29 (
// Equation(s):
// \SRRC_test|a1|pipe_1[7]~29_combout  = (\SRRC_test|a1|delay_p2[1][8]~q  & ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT24  & (\SRRC_test|a1|pipe_1[6]~28  & VCC)) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT24  & 
// (!\SRRC_test|a1|pipe_1[6]~28 )))) # (!\SRRC_test|a1|delay_p2[1][8]~q  & ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT24  & (!\SRRC_test|a1|pipe_1[6]~28 )) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\SRRC_test|a1|pipe_1[6]~28 ) 
// # (GND)))))
// \SRRC_test|a1|pipe_1[7]~30  = CARRY((\SRRC_test|a1|delay_p2[1][8]~q  & (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT24  & !\SRRC_test|a1|pipe_1[6]~28 )) # (!\SRRC_test|a1|delay_p2[1][8]~q  & ((!\SRRC_test|a1|pipe_1[6]~28 ) # 
// (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT24 ))))

	.dataa(\SRRC_test|a1|delay_p2[1][8]~q ),
	.datab(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_1[6]~28 ),
	.combout(\SRRC_test|a1|pipe_1[7]~29_combout ),
	.cout(\SRRC_test|a1|pipe_1[7]~30 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[7]~29 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|pipe_1[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N30
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[8]~31 (
// Equation(s):
// \SRRC_test|a1|pipe_1[8]~31_combout  = ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT25  $ (\SRRC_test|a1|delay_p2[1][9]~q  $ (!\SRRC_test|a1|pipe_1[7]~30 )))) # (GND)
// \SRRC_test|a1|pipe_1[8]~32  = CARRY((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\SRRC_test|a1|delay_p2[1][9]~q ) # (!\SRRC_test|a1|pipe_1[7]~30 ))) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// (\SRRC_test|a1|delay_p2[1][9]~q  & !\SRRC_test|a1|pipe_1[7]~30 )))

	.dataa(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\SRRC_test|a1|delay_p2[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_1[7]~30 ),
	.combout(\SRRC_test|a1|pipe_1[8]~31_combout ),
	.cout(\SRRC_test|a1|pipe_1[8]~32 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[8]~31 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|pipe_1[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N0
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[9]~33 (
// Equation(s):
// \SRRC_test|a1|pipe_1[9]~33_combout  = (\SRRC_test|a1|delay_p2[1][10]~q  & ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT26  & (\SRRC_test|a1|pipe_1[8]~32  & VCC)) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT26  & 
// (!\SRRC_test|a1|pipe_1[8]~32 )))) # (!\SRRC_test|a1|delay_p2[1][10]~q  & ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT26  & (!\SRRC_test|a1|pipe_1[8]~32 )) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\SRRC_test|a1|pipe_1[8]~32 ) 
// # (GND)))))
// \SRRC_test|a1|pipe_1[9]~34  = CARRY((\SRRC_test|a1|delay_p2[1][10]~q  & (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT26  & !\SRRC_test|a1|pipe_1[8]~32 )) # (!\SRRC_test|a1|delay_p2[1][10]~q  & ((!\SRRC_test|a1|pipe_1[8]~32 ) # 
// (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT26 ))))

	.dataa(\SRRC_test|a1|delay_p2[1][10]~q ),
	.datab(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_1[8]~32 ),
	.combout(\SRRC_test|a1|pipe_1[9]~33_combout ),
	.cout(\SRRC_test|a1|pipe_1[9]~34 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[9]~33 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|pipe_1[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N2
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[10]~35 (
// Equation(s):
// \SRRC_test|a1|pipe_1[10]~35_combout  = ((\SRRC_test|a1|delay_p2[1][11]~q  $ (\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT27  $ (!\SRRC_test|a1|pipe_1[9]~34 )))) # (GND)
// \SRRC_test|a1|pipe_1[10]~36  = CARRY((\SRRC_test|a1|delay_p2[1][11]~q  & ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT27 ) # (!\SRRC_test|a1|pipe_1[9]~34 ))) # (!\SRRC_test|a1|delay_p2[1][11]~q  & 
// (\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT27  & !\SRRC_test|a1|pipe_1[9]~34 )))

	.dataa(\SRRC_test|a1|delay_p2[1][11]~q ),
	.datab(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_1[9]~34 ),
	.combout(\SRRC_test|a1|pipe_1[10]~35_combout ),
	.cout(\SRRC_test|a1|pipe_1[10]~36 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[10]~35 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|pipe_1[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N4
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[11]~37 (
// Equation(s):
// \SRRC_test|a1|pipe_1[11]~37_combout  = (\SRRC_test|a1|delay_p2[1][12]~q  & ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT28  & (\SRRC_test|a1|pipe_1[10]~36  & VCC)) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT28  & 
// (!\SRRC_test|a1|pipe_1[10]~36 )))) # (!\SRRC_test|a1|delay_p2[1][12]~q  & ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT28  & (!\SRRC_test|a1|pipe_1[10]~36 )) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT28  & 
// ((\SRRC_test|a1|pipe_1[10]~36 ) # (GND)))))
// \SRRC_test|a1|pipe_1[11]~38  = CARRY((\SRRC_test|a1|delay_p2[1][12]~q  & (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT28  & !\SRRC_test|a1|pipe_1[10]~36 )) # (!\SRRC_test|a1|delay_p2[1][12]~q  & ((!\SRRC_test|a1|pipe_1[10]~36 ) # 
// (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT28 ))))

	.dataa(\SRRC_test|a1|delay_p2[1][12]~q ),
	.datab(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_1[10]~36 ),
	.combout(\SRRC_test|a1|pipe_1[11]~37_combout ),
	.cout(\SRRC_test|a1|pipe_1[11]~38 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[11]~37 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|pipe_1[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N6
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[12]~39 (
// Equation(s):
// \SRRC_test|a1|pipe_1[12]~39_combout  = ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT29  $ (\SRRC_test|a1|delay_p2[1][13]~q  $ (!\SRRC_test|a1|pipe_1[11]~38 )))) # (GND)
// \SRRC_test|a1|pipe_1[12]~40  = CARRY((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\SRRC_test|a1|delay_p2[1][13]~q ) # (!\SRRC_test|a1|pipe_1[11]~38 ))) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// (\SRRC_test|a1|delay_p2[1][13]~q  & !\SRRC_test|a1|pipe_1[11]~38 )))

	.dataa(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\SRRC_test|a1|delay_p2[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_1[11]~38 ),
	.combout(\SRRC_test|a1|pipe_1[12]~39_combout ),
	.cout(\SRRC_test|a1|pipe_1[12]~40 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[12]~39 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|pipe_1[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N8
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[13]~41 (
// Equation(s):
// \SRRC_test|a1|pipe_1[13]~41_combout  = (\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\SRRC_test|a1|delay_p2[1][14]~q  & (\SRRC_test|a1|pipe_1[12]~40  & VCC)) # (!\SRRC_test|a1|delay_p2[1][14]~q  & (!\SRRC_test|a1|pipe_1[12]~40 )))) # 
// (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\SRRC_test|a1|delay_p2[1][14]~q  & (!\SRRC_test|a1|pipe_1[12]~40 )) # (!\SRRC_test|a1|delay_p2[1][14]~q  & ((\SRRC_test|a1|pipe_1[12]~40 ) # (GND)))))
// \SRRC_test|a1|pipe_1[13]~42  = CARRY((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT30  & (!\SRRC_test|a1|delay_p2[1][14]~q  & !\SRRC_test|a1|pipe_1[12]~40 )) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT30  & ((!\SRRC_test|a1|pipe_1[12]~40 
// ) # (!\SRRC_test|a1|delay_p2[1][14]~q ))))

	.dataa(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\SRRC_test|a1|delay_p2[1][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_1[12]~40 ),
	.combout(\SRRC_test|a1|pipe_1[13]~41_combout ),
	.cout(\SRRC_test|a1|pipe_1[13]~42 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[13]~41 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|pipe_1[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N10
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[14]~43 (
// Equation(s):
// \SRRC_test|a1|pipe_1[14]~43_combout  = ((\SRRC_test|a1|delay_p2[1][15]~q  $ (\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT31  $ (!\SRRC_test|a1|pipe_1[13]~42 )))) # (GND)
// \SRRC_test|a1|pipe_1[14]~44  = CARRY((\SRRC_test|a1|delay_p2[1][15]~q  & ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT31 ) # (!\SRRC_test|a1|pipe_1[13]~42 ))) # (!\SRRC_test|a1|delay_p2[1][15]~q  & 
// (\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT31  & !\SRRC_test|a1|pipe_1[13]~42 )))

	.dataa(\SRRC_test|a1|delay_p2[1][15]~q ),
	.datab(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_1[13]~42 ),
	.combout(\SRRC_test|a1|pipe_1[14]~43_combout ),
	.cout(\SRRC_test|a1|pipe_1[14]~44 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[14]~43 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|pipe_1[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N12
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[15]~45 (
// Equation(s):
// \SRRC_test|a1|pipe_1[15]~45_combout  = (\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT32  & ((\SRRC_test|a1|delay_p2[1][16]~q  & (\SRRC_test|a1|pipe_1[14]~44  & VCC)) # (!\SRRC_test|a1|delay_p2[1][16]~q  & (!\SRRC_test|a1|pipe_1[14]~44 )))) # 
// (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT32  & ((\SRRC_test|a1|delay_p2[1][16]~q  & (!\SRRC_test|a1|pipe_1[14]~44 )) # (!\SRRC_test|a1|delay_p2[1][16]~q  & ((\SRRC_test|a1|pipe_1[14]~44 ) # (GND)))))
// \SRRC_test|a1|pipe_1[15]~46  = CARRY((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT32  & (!\SRRC_test|a1|delay_p2[1][16]~q  & !\SRRC_test|a1|pipe_1[14]~44 )) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT32  & ((!\SRRC_test|a1|pipe_1[14]~44 
// ) # (!\SRRC_test|a1|delay_p2[1][16]~q ))))

	.dataa(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datab(\SRRC_test|a1|delay_p2[1][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_1[14]~44 ),
	.combout(\SRRC_test|a1|pipe_1[15]~45_combout ),
	.cout(\SRRC_test|a1|pipe_1[15]~46 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[15]~45 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|pipe_1[15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N14
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[16]~47 (
// Equation(s):
// \SRRC_test|a1|pipe_1[16]~47_combout  = ((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT33  $ (\SRRC_test|a1|delay_p2[1][17]~q  $ (!\SRRC_test|a1|pipe_1[15]~46 )))) # (GND)
// \SRRC_test|a1|pipe_1[16]~48  = CARRY((\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\SRRC_test|a1|delay_p2[1][17]~q ) # (!\SRRC_test|a1|pipe_1[15]~46 ))) # (!\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT33  & 
// (\SRRC_test|a1|delay_p2[1][17]~q  & !\SRRC_test|a1|pipe_1[15]~46 )))

	.dataa(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datab(\SRRC_test|a1|delay_p2[1][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_1[15]~46 ),
	.combout(\SRRC_test|a1|pipe_1[16]~47_combout ),
	.cout(\SRRC_test|a1|pipe_1[16]~48 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[16]~47 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|pipe_1[16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N16
cycloneive_lcell_comb \SRRC_test|a1|pipe_1[17]~49 (
// Equation(s):
// \SRRC_test|a1|pipe_1[17]~49_combout  = \SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT34  $ (\SRRC_test|a1|pipe_1[16]~48  $ (\SRRC_test|a1|delay_p2[1][17]~q ))

	.dataa(gnd),
	.datab(\SRRC_test|a1|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p2[1][17]~q ),
	.cin(\SRRC_test|a1|pipe_1[16]~48 ),
	.combout(\SRRC_test|a1|pipe_1[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[17]~49 .lut_mask = 16'hC33C;
defparam \SRRC_test|a1|pipe_1[17]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y45_N17
dffeas \SRRC_test|a1|pipe_1[17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[17]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[17] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N17
dffeas \SRRC_test|a1|delay_p3[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N16
cycloneive_lcell_comb \SRRC_test|a1|adder_2[1]~2 (
// Equation(s):
// \SRRC_test|a1|adder_2[1]~2_combout  = (\SRRC_test|af1|sig_out [2] & ((\SRRC_test|a1|delay_p3[1][1]~q  & (!\SRRC_test|a1|adder_2[0]~1 )) # (!\SRRC_test|a1|delay_p3[1][1]~q  & (\SRRC_test|a1|adder_2[0]~1  & VCC)))) # (!\SRRC_test|af1|sig_out [2] & 
// ((\SRRC_test|a1|delay_p3[1][1]~q  & ((\SRRC_test|a1|adder_2[0]~1 ) # (GND))) # (!\SRRC_test|a1|delay_p3[1][1]~q  & (!\SRRC_test|a1|adder_2[0]~1 ))))
// \SRRC_test|a1|adder_2[1]~3  = CARRY((\SRRC_test|af1|sig_out [2] & (\SRRC_test|a1|delay_p3[1][1]~q  & !\SRRC_test|a1|adder_2[0]~1 )) # (!\SRRC_test|af1|sig_out [2] & ((\SRRC_test|a1|delay_p3[1][1]~q ) # (!\SRRC_test|a1|adder_2[0]~1 ))))

	.dataa(\SRRC_test|af1|sig_out [2]),
	.datab(\SRRC_test|a1|delay_p3[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[0]~1 ),
	.combout(\SRRC_test|a1|adder_2[1]~2_combout ),
	.cout(\SRRC_test|a1|adder_2[1]~3 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[1]~2 .lut_mask = 16'h694D;
defparam \SRRC_test|a1|adder_2[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N18
cycloneive_lcell_comb \SRRC_test|a1|adder_2[2]~4 (
// Equation(s):
// \SRRC_test|a1|adder_2[2]~4_combout  = ((\SRRC_test|af1|sig_out [3] $ (\SRRC_test|a1|delay_p3[1][2]~q  $ (\SRRC_test|a1|adder_2[1]~3 )))) # (GND)
// \SRRC_test|a1|adder_2[2]~5  = CARRY((\SRRC_test|af1|sig_out [3] & ((!\SRRC_test|a1|adder_2[1]~3 ) # (!\SRRC_test|a1|delay_p3[1][2]~q ))) # (!\SRRC_test|af1|sig_out [3] & (!\SRRC_test|a1|delay_p3[1][2]~q  & !\SRRC_test|a1|adder_2[1]~3 )))

	.dataa(\SRRC_test|af1|sig_out [3]),
	.datab(\SRRC_test|a1|delay_p3[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[1]~3 ),
	.combout(\SRRC_test|a1|adder_2[2]~4_combout ),
	.cout(\SRRC_test|a1|adder_2[2]~5 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[2]~4 .lut_mask = 16'h962B;
defparam \SRRC_test|a1|adder_2[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N20
cycloneive_lcell_comb \SRRC_test|a1|adder_2[3]~6 (
// Equation(s):
// \SRRC_test|a1|adder_2[3]~6_combout  = (\SRRC_test|a1|delay_p3[1][3]~q  & ((\SRRC_test|af1|sig_out [4] & (!\SRRC_test|a1|adder_2[2]~5 )) # (!\SRRC_test|af1|sig_out [4] & ((\SRRC_test|a1|adder_2[2]~5 ) # (GND))))) # (!\SRRC_test|a1|delay_p3[1][3]~q  & 
// ((\SRRC_test|af1|sig_out [4] & (\SRRC_test|a1|adder_2[2]~5  & VCC)) # (!\SRRC_test|af1|sig_out [4] & (!\SRRC_test|a1|adder_2[2]~5 ))))
// \SRRC_test|a1|adder_2[3]~7  = CARRY((\SRRC_test|a1|delay_p3[1][3]~q  & ((!\SRRC_test|a1|adder_2[2]~5 ) # (!\SRRC_test|af1|sig_out [4]))) # (!\SRRC_test|a1|delay_p3[1][3]~q  & (!\SRRC_test|af1|sig_out [4] & !\SRRC_test|a1|adder_2[2]~5 )))

	.dataa(\SRRC_test|a1|delay_p3[1][3]~q ),
	.datab(\SRRC_test|af1|sig_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[2]~5 ),
	.combout(\SRRC_test|a1|adder_2[3]~6_combout ),
	.cout(\SRRC_test|a1|adder_2[3]~7 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[3]~6 .lut_mask = 16'h692B;
defparam \SRRC_test|a1|adder_2[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N22
cycloneive_lcell_comb \SRRC_test|a1|adder_2[4]~8 (
// Equation(s):
// \SRRC_test|a1|adder_2[4]~8_combout  = ((\SRRC_test|a1|delay_p3[1][4]~q  $ (\SRRC_test|af1|sig_out [5] $ (\SRRC_test|a1|adder_2[3]~7 )))) # (GND)
// \SRRC_test|a1|adder_2[4]~9  = CARRY((\SRRC_test|a1|delay_p3[1][4]~q  & (\SRRC_test|af1|sig_out [5] & !\SRRC_test|a1|adder_2[3]~7 )) # (!\SRRC_test|a1|delay_p3[1][4]~q  & ((\SRRC_test|af1|sig_out [5]) # (!\SRRC_test|a1|adder_2[3]~7 ))))

	.dataa(\SRRC_test|a1|delay_p3[1][4]~q ),
	.datab(\SRRC_test|af1|sig_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[3]~7 ),
	.combout(\SRRC_test|a1|adder_2[4]~8_combout ),
	.cout(\SRRC_test|a1|adder_2[4]~9 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[4]~8 .lut_mask = 16'h964D;
defparam \SRRC_test|a1|adder_2[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N24
cycloneive_lcell_comb \SRRC_test|a1|adder_2[5]~10 (
// Equation(s):
// \SRRC_test|a1|adder_2[5]~10_combout  = (\SRRC_test|af1|sig_out [6] & ((\SRRC_test|a1|delay_p3[1][5]~q  & (!\SRRC_test|a1|adder_2[4]~9 )) # (!\SRRC_test|a1|delay_p3[1][5]~q  & (\SRRC_test|a1|adder_2[4]~9  & VCC)))) # (!\SRRC_test|af1|sig_out [6] & 
// ((\SRRC_test|a1|delay_p3[1][5]~q  & ((\SRRC_test|a1|adder_2[4]~9 ) # (GND))) # (!\SRRC_test|a1|delay_p3[1][5]~q  & (!\SRRC_test|a1|adder_2[4]~9 ))))
// \SRRC_test|a1|adder_2[5]~11  = CARRY((\SRRC_test|af1|sig_out [6] & (\SRRC_test|a1|delay_p3[1][5]~q  & !\SRRC_test|a1|adder_2[4]~9 )) # (!\SRRC_test|af1|sig_out [6] & ((\SRRC_test|a1|delay_p3[1][5]~q ) # (!\SRRC_test|a1|adder_2[4]~9 ))))

	.dataa(\SRRC_test|af1|sig_out [6]),
	.datab(\SRRC_test|a1|delay_p3[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[4]~9 ),
	.combout(\SRRC_test|a1|adder_2[5]~10_combout ),
	.cout(\SRRC_test|a1|adder_2[5]~11 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[5]~10 .lut_mask = 16'h694D;
defparam \SRRC_test|a1|adder_2[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N26
cycloneive_lcell_comb \SRRC_test|a1|adder_2[6]~12 (
// Equation(s):
// \SRRC_test|a1|adder_2[6]~12_combout  = ((\SRRC_test|a1|delay_p3[1][6]~q  $ (\SRRC_test|af1|sig_out [7] $ (\SRRC_test|a1|adder_2[5]~11 )))) # (GND)
// \SRRC_test|a1|adder_2[6]~13  = CARRY((\SRRC_test|a1|delay_p3[1][6]~q  & (\SRRC_test|af1|sig_out [7] & !\SRRC_test|a1|adder_2[5]~11 )) # (!\SRRC_test|a1|delay_p3[1][6]~q  & ((\SRRC_test|af1|sig_out [7]) # (!\SRRC_test|a1|adder_2[5]~11 ))))

	.dataa(\SRRC_test|a1|delay_p3[1][6]~q ),
	.datab(\SRRC_test|af1|sig_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[5]~11 ),
	.combout(\SRRC_test|a1|adder_2[6]~12_combout ),
	.cout(\SRRC_test|a1|adder_2[6]~13 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[6]~12 .lut_mask = 16'h964D;
defparam \SRRC_test|a1|adder_2[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N28
cycloneive_lcell_comb \SRRC_test|a1|adder_2[7]~14 (
// Equation(s):
// \SRRC_test|a1|adder_2[7]~14_combout  = (\SRRC_test|af1|sig_out [8] & ((\SRRC_test|a1|delay_p3[1][7]~q  & (!\SRRC_test|a1|adder_2[6]~13 )) # (!\SRRC_test|a1|delay_p3[1][7]~q  & (\SRRC_test|a1|adder_2[6]~13  & VCC)))) # (!\SRRC_test|af1|sig_out [8] & 
// ((\SRRC_test|a1|delay_p3[1][7]~q  & ((\SRRC_test|a1|adder_2[6]~13 ) # (GND))) # (!\SRRC_test|a1|delay_p3[1][7]~q  & (!\SRRC_test|a1|adder_2[6]~13 ))))
// \SRRC_test|a1|adder_2[7]~15  = CARRY((\SRRC_test|af1|sig_out [8] & (\SRRC_test|a1|delay_p3[1][7]~q  & !\SRRC_test|a1|adder_2[6]~13 )) # (!\SRRC_test|af1|sig_out [8] & ((\SRRC_test|a1|delay_p3[1][7]~q ) # (!\SRRC_test|a1|adder_2[6]~13 ))))

	.dataa(\SRRC_test|af1|sig_out [8]),
	.datab(\SRRC_test|a1|delay_p3[1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[6]~13 ),
	.combout(\SRRC_test|a1|adder_2[7]~14_combout ),
	.cout(\SRRC_test|a1|adder_2[7]~15 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[7]~14 .lut_mask = 16'h694D;
defparam \SRRC_test|a1|adder_2[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N30
cycloneive_lcell_comb \SRRC_test|a1|adder_2[8]~16 (
// Equation(s):
// \SRRC_test|a1|adder_2[8]~16_combout  = ((\SRRC_test|a1|delay_p3[1][8]~q  $ (\SRRC_test|af1|sig_out [9] $ (\SRRC_test|a1|adder_2[7]~15 )))) # (GND)
// \SRRC_test|a1|adder_2[8]~17  = CARRY((\SRRC_test|a1|delay_p3[1][8]~q  & (\SRRC_test|af1|sig_out [9] & !\SRRC_test|a1|adder_2[7]~15 )) # (!\SRRC_test|a1|delay_p3[1][8]~q  & ((\SRRC_test|af1|sig_out [9]) # (!\SRRC_test|a1|adder_2[7]~15 ))))

	.dataa(\SRRC_test|a1|delay_p3[1][8]~q ),
	.datab(\SRRC_test|af1|sig_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[7]~15 ),
	.combout(\SRRC_test|a1|adder_2[8]~16_combout ),
	.cout(\SRRC_test|a1|adder_2[8]~17 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[8]~16 .lut_mask = 16'h964D;
defparam \SRRC_test|a1|adder_2[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N0
cycloneive_lcell_comb \SRRC_test|a1|adder_2[9]~18 (
// Equation(s):
// \SRRC_test|a1|adder_2[9]~18_combout  = (\SRRC_test|af1|sig_out [10] & ((\SRRC_test|a1|delay_p3[1][9]~q  & (!\SRRC_test|a1|adder_2[8]~17 )) # (!\SRRC_test|a1|delay_p3[1][9]~q  & (\SRRC_test|a1|adder_2[8]~17  & VCC)))) # (!\SRRC_test|af1|sig_out [10] & 
// ((\SRRC_test|a1|delay_p3[1][9]~q  & ((\SRRC_test|a1|adder_2[8]~17 ) # (GND))) # (!\SRRC_test|a1|delay_p3[1][9]~q  & (!\SRRC_test|a1|adder_2[8]~17 ))))
// \SRRC_test|a1|adder_2[9]~19  = CARRY((\SRRC_test|af1|sig_out [10] & (\SRRC_test|a1|delay_p3[1][9]~q  & !\SRRC_test|a1|adder_2[8]~17 )) # (!\SRRC_test|af1|sig_out [10] & ((\SRRC_test|a1|delay_p3[1][9]~q ) # (!\SRRC_test|a1|adder_2[8]~17 ))))

	.dataa(\SRRC_test|af1|sig_out [10]),
	.datab(\SRRC_test|a1|delay_p3[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[8]~17 ),
	.combout(\SRRC_test|a1|adder_2[9]~18_combout ),
	.cout(\SRRC_test|a1|adder_2[9]~19 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[9]~18 .lut_mask = 16'h694D;
defparam \SRRC_test|a1|adder_2[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N2
cycloneive_lcell_comb \SRRC_test|a1|adder_2[10]~20 (
// Equation(s):
// \SRRC_test|a1|adder_2[10]~20_combout  = ((\SRRC_test|af1|sig_out [11] $ (\SRRC_test|a1|delay_p3[1][10]~q  $ (\SRRC_test|a1|adder_2[9]~19 )))) # (GND)
// \SRRC_test|a1|adder_2[10]~21  = CARRY((\SRRC_test|af1|sig_out [11] & ((!\SRRC_test|a1|adder_2[9]~19 ) # (!\SRRC_test|a1|delay_p3[1][10]~q ))) # (!\SRRC_test|af1|sig_out [11] & (!\SRRC_test|a1|delay_p3[1][10]~q  & !\SRRC_test|a1|adder_2[9]~19 )))

	.dataa(\SRRC_test|af1|sig_out [11]),
	.datab(\SRRC_test|a1|delay_p3[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[9]~19 ),
	.combout(\SRRC_test|a1|adder_2[10]~20_combout ),
	.cout(\SRRC_test|a1|adder_2[10]~21 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[10]~20 .lut_mask = 16'h962B;
defparam \SRRC_test|a1|adder_2[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N4
cycloneive_lcell_comb \SRRC_test|a1|adder_2[11]~22 (
// Equation(s):
// \SRRC_test|a1|adder_2[11]~22_combout  = (\SRRC_test|af1|sig_out [12] & ((\SRRC_test|a1|delay_p3[1][11]~q  & (!\SRRC_test|a1|adder_2[10]~21 )) # (!\SRRC_test|a1|delay_p3[1][11]~q  & (\SRRC_test|a1|adder_2[10]~21  & VCC)))) # (!\SRRC_test|af1|sig_out [12] & 
// ((\SRRC_test|a1|delay_p3[1][11]~q  & ((\SRRC_test|a1|adder_2[10]~21 ) # (GND))) # (!\SRRC_test|a1|delay_p3[1][11]~q  & (!\SRRC_test|a1|adder_2[10]~21 ))))
// \SRRC_test|a1|adder_2[11]~23  = CARRY((\SRRC_test|af1|sig_out [12] & (\SRRC_test|a1|delay_p3[1][11]~q  & !\SRRC_test|a1|adder_2[10]~21 )) # (!\SRRC_test|af1|sig_out [12] & ((\SRRC_test|a1|delay_p3[1][11]~q ) # (!\SRRC_test|a1|adder_2[10]~21 ))))

	.dataa(\SRRC_test|af1|sig_out [12]),
	.datab(\SRRC_test|a1|delay_p3[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[10]~21 ),
	.combout(\SRRC_test|a1|adder_2[11]~22_combout ),
	.cout(\SRRC_test|a1|adder_2[11]~23 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[11]~22 .lut_mask = 16'h694D;
defparam \SRRC_test|a1|adder_2[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N6
cycloneive_lcell_comb \SRRC_test|a1|adder_2[12]~24 (
// Equation(s):
// \SRRC_test|a1|adder_2[12]~24_combout  = ((\SRRC_test|a1|delay_p3[1][12]~q  $ (\SRRC_test|af1|sig_out [13] $ (\SRRC_test|a1|adder_2[11]~23 )))) # (GND)
// \SRRC_test|a1|adder_2[12]~25  = CARRY((\SRRC_test|a1|delay_p3[1][12]~q  & (\SRRC_test|af1|sig_out [13] & !\SRRC_test|a1|adder_2[11]~23 )) # (!\SRRC_test|a1|delay_p3[1][12]~q  & ((\SRRC_test|af1|sig_out [13]) # (!\SRRC_test|a1|adder_2[11]~23 ))))

	.dataa(\SRRC_test|a1|delay_p3[1][12]~q ),
	.datab(\SRRC_test|af1|sig_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[11]~23 ),
	.combout(\SRRC_test|a1|adder_2[12]~24_combout ),
	.cout(\SRRC_test|a1|adder_2[12]~25 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[12]~24 .lut_mask = 16'h964D;
defparam \SRRC_test|a1|adder_2[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N8
cycloneive_lcell_comb \SRRC_test|a1|adder_2[13]~26 (
// Equation(s):
// \SRRC_test|a1|adder_2[13]~26_combout  = (\SRRC_test|af1|sig_out [14] & ((\SRRC_test|a1|delay_p3[1][13]~q  & (!\SRRC_test|a1|adder_2[12]~25 )) # (!\SRRC_test|a1|delay_p3[1][13]~q  & (\SRRC_test|a1|adder_2[12]~25  & VCC)))) # (!\SRRC_test|af1|sig_out [14] & 
// ((\SRRC_test|a1|delay_p3[1][13]~q  & ((\SRRC_test|a1|adder_2[12]~25 ) # (GND))) # (!\SRRC_test|a1|delay_p3[1][13]~q  & (!\SRRC_test|a1|adder_2[12]~25 ))))
// \SRRC_test|a1|adder_2[13]~27  = CARRY((\SRRC_test|af1|sig_out [14] & (\SRRC_test|a1|delay_p3[1][13]~q  & !\SRRC_test|a1|adder_2[12]~25 )) # (!\SRRC_test|af1|sig_out [14] & ((\SRRC_test|a1|delay_p3[1][13]~q ) # (!\SRRC_test|a1|adder_2[12]~25 ))))

	.dataa(\SRRC_test|af1|sig_out [14]),
	.datab(\SRRC_test|a1|delay_p3[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[12]~25 ),
	.combout(\SRRC_test|a1|adder_2[13]~26_combout ),
	.cout(\SRRC_test|a1|adder_2[13]~27 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[13]~26 .lut_mask = 16'h694D;
defparam \SRRC_test|a1|adder_2[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N10
cycloneive_lcell_comb \SRRC_test|a1|adder_2[14]~28 (
// Equation(s):
// \SRRC_test|a1|adder_2[14]~28_combout  = ((\SRRC_test|a1|delay_p3[1][14]~q  $ (\SRRC_test|af1|sig_out [15] $ (\SRRC_test|a1|adder_2[13]~27 )))) # (GND)
// \SRRC_test|a1|adder_2[14]~29  = CARRY((\SRRC_test|a1|delay_p3[1][14]~q  & (\SRRC_test|af1|sig_out [15] & !\SRRC_test|a1|adder_2[13]~27 )) # (!\SRRC_test|a1|delay_p3[1][14]~q  & ((\SRRC_test|af1|sig_out [15]) # (!\SRRC_test|a1|adder_2[13]~27 ))))

	.dataa(\SRRC_test|a1|delay_p3[1][14]~q ),
	.datab(\SRRC_test|af1|sig_out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[13]~27 ),
	.combout(\SRRC_test|a1|adder_2[14]~28_combout ),
	.cout(\SRRC_test|a1|adder_2[14]~29 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[14]~28 .lut_mask = 16'h964D;
defparam \SRRC_test|a1|adder_2[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N12
cycloneive_lcell_comb \SRRC_test|a1|adder_2[15]~30 (
// Equation(s):
// \SRRC_test|a1|adder_2[15]~30_combout  = (\SRRC_test|a1|delay_p3[1][15]~q  & ((\SRRC_test|af1|sig_out [16] & (!\SRRC_test|a1|adder_2[14]~29 )) # (!\SRRC_test|af1|sig_out [16] & ((\SRRC_test|a1|adder_2[14]~29 ) # (GND))))) # 
// (!\SRRC_test|a1|delay_p3[1][15]~q  & ((\SRRC_test|af1|sig_out [16] & (\SRRC_test|a1|adder_2[14]~29  & VCC)) # (!\SRRC_test|af1|sig_out [16] & (!\SRRC_test|a1|adder_2[14]~29 ))))
// \SRRC_test|a1|adder_2[15]~31  = CARRY((\SRRC_test|a1|delay_p3[1][15]~q  & ((!\SRRC_test|a1|adder_2[14]~29 ) # (!\SRRC_test|af1|sig_out [16]))) # (!\SRRC_test|a1|delay_p3[1][15]~q  & (!\SRRC_test|af1|sig_out [16] & !\SRRC_test|a1|adder_2[14]~29 )))

	.dataa(\SRRC_test|a1|delay_p3[1][15]~q ),
	.datab(\SRRC_test|af1|sig_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[14]~29 ),
	.combout(\SRRC_test|a1|adder_2[15]~30_combout ),
	.cout(\SRRC_test|a1|adder_2[15]~31 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[15]~30 .lut_mask = 16'h692B;
defparam \SRRC_test|a1|adder_2[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N14
cycloneive_lcell_comb \SRRC_test|a1|adder_2[16]~32 (
// Equation(s):
// \SRRC_test|a1|adder_2[16]~32_combout  = ((\SRRC_test|af1|sig_out [17] $ (\SRRC_test|a1|delay_p3[1][16]~q  $ (\SRRC_test|a1|adder_2[15]~31 )))) # (GND)
// \SRRC_test|a1|adder_2[16]~33  = CARRY((\SRRC_test|af1|sig_out [17] & ((!\SRRC_test|a1|adder_2[15]~31 ) # (!\SRRC_test|a1|delay_p3[1][16]~q ))) # (!\SRRC_test|af1|sig_out [17] & (!\SRRC_test|a1|delay_p3[1][16]~q  & !\SRRC_test|a1|adder_2[15]~31 )))

	.dataa(\SRRC_test|af1|sig_out [17]),
	.datab(\SRRC_test|a1|delay_p3[1][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_2[15]~31 ),
	.combout(\SRRC_test|a1|adder_2[16]~32_combout ),
	.cout(\SRRC_test|a1|adder_2[16]~33 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[16]~32 .lut_mask = 16'h962B;
defparam \SRRC_test|a1|adder_2[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N16
cycloneive_lcell_comb \SRRC_test|a1|adder_2[17]~34 (
// Equation(s):
// \SRRC_test|a1|adder_2[17]~34_combout  = \SRRC_test|af1|sig_out [17] $ (\SRRC_test|a1|adder_2[16]~33  $ (!\SRRC_test|a1|delay_p3[1][17]~q ))

	.dataa(\SRRC_test|af1|sig_out [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p3[1][17]~q ),
	.cin(\SRRC_test|a1|adder_2[16]~33 ),
	.combout(\SRRC_test|a1|adder_2[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|adder_2[17]~34 .lut_mask = 16'h5AA5;
defparam \SRRC_test|a1|adder_2[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y45_N15
dffeas \SRRC_test|a1|pipe_1[16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[16] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N15
dffeas \SRRC_test|a1|delay_p3[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N13
dffeas \SRRC_test|a1|pipe_1[15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[15]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[15] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N13
dffeas \SRRC_test|a1|delay_p3[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N11
dffeas \SRRC_test|a1|pipe_1[14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[14]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[14] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N11
dffeas \SRRC_test|a1|delay_p3[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N9
dffeas \SRRC_test|a1|pipe_1[13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[13] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N9
dffeas \SRRC_test|a1|delay_p3[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N7
dffeas \SRRC_test|a1|pipe_1[12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[12] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N7
dffeas \SRRC_test|a1|delay_p3[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N5
dffeas \SRRC_test|a1|pipe_1[11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[11] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N5
dffeas \SRRC_test|a1|delay_p3[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N3
dffeas \SRRC_test|a1|pipe_1[10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[10] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N3
dffeas \SRRC_test|a1|delay_p3[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N1
dffeas \SRRC_test|a1|pipe_1[9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[9] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N1
dffeas \SRRC_test|a1|delay_p3[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y46_N31
dffeas \SRRC_test|a1|pipe_1[8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[8] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y46_N31
dffeas \SRRC_test|a1|delay_p3[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y46_N29
dffeas \SRRC_test|a1|pipe_1[7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[7] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y46_N29
dffeas \SRRC_test|a1|delay_p3[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y46_N27
dffeas \SRRC_test|a1|pipe_1[6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[6] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y46_N27
dffeas \SRRC_test|a1|delay_p3[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y46_N25
dffeas \SRRC_test|a1|pipe_1[5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[5] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y46_N25
dffeas \SRRC_test|a1|delay_p3[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y46_N23
dffeas \SRRC_test|a1|pipe_1[4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[4] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y46_N23
dffeas \SRRC_test|a1|delay_p3[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y46_N21
dffeas \SRRC_test|a1|pipe_1[3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[3] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N10
cycloneive_lcell_comb \SRRC_test|a1|delay_p3[1][3]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p3[1][3]~feeder_combout  = \SRRC_test|a1|pipe_1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|pipe_1 [3]),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p3[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][3]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p3[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y46_N11
dffeas \SRRC_test|a1|delay_p3[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p3[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y46_N19
dffeas \SRRC_test|a1|pipe_1[2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[2] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y46_N19
dffeas \SRRC_test|a1|delay_p3[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y46_N17
dffeas \SRRC_test|a1|pipe_1[1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_1[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_1[1] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y46_N17
dffeas \SRRC_test|a1|delay_p3[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y46_N15
dffeas \SRRC_test|a1|delay_p3[0][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p3[0][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p3[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p3[0][0] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p3[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N15
dffeas \SRRC_test|a1|delay_p5[1][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|pipe_2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][0] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N14
cycloneive_lcell_comb \SRRC_test|a1|adder_4[0]~0 (
// Equation(s):
// \SRRC_test|a1|adder_4[0]~0_combout  = (\SRRC_test|a1|delay_p3[0][0]~q  & ((GND) # (!\SRRC_test|a1|delay_p5[1][0]~q ))) # (!\SRRC_test|a1|delay_p3[0][0]~q  & (\SRRC_test|a1|delay_p5[1][0]~q  $ (GND)))
// \SRRC_test|a1|adder_4[0]~1  = CARRY((\SRRC_test|a1|delay_p3[0][0]~q ) # (!\SRRC_test|a1|delay_p5[1][0]~q ))

	.dataa(\SRRC_test|a1|delay_p3[0][0]~q ),
	.datab(\SRRC_test|a1|delay_p5[1][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|a1|adder_4[0]~0_combout ),
	.cout(\SRRC_test|a1|adder_4[0]~1 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[0]~0 .lut_mask = 16'h66BB;
defparam \SRRC_test|a1|adder_4[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N8
cycloneive_lcell_comb \SRRC_test|a1|delay_p4[1][2]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p4[1][2]~feeder_combout  = \SRRC_test|a1|delay_p3[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p3[1][2]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p4[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][2]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p4[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N9
dffeas \SRRC_test|a1|delay_p4[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p4[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N13
dffeas \SRRC_test|a1|delay_p4[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p3[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N10
cycloneive_lcell_comb \SRRC_test|a1|delay_p4[1][4]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p4[1][4]~feeder_combout  = \SRRC_test|a1|delay_p3[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p3[1][4]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p4[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][4]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p4[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N11
dffeas \SRRC_test|a1|delay_p4[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p4[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N30
cycloneive_lcell_comb \SRRC_test|a1|delay_p4[1][13]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p4[1][13]~feeder_combout  = \SRRC_test|a1|delay_p3[1][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p3[1][13]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p4[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][13]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p4[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N31
dffeas \SRRC_test|a1|delay_p4[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p4[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N26
cycloneive_lcell_comb \SRRC_test|a1|delay_p4[1][15]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p4[1][15]~feeder_combout  = \SRRC_test|a1|delay_p3[1][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p3[1][15]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p4[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][15]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p4[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N27
dffeas \SRRC_test|a1|delay_p4[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p4[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N28
cycloneive_lcell_comb \SRRC_test|a1|delay_p4[1][16]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p4[1][16]~feeder_combout  = \SRRC_test|a1|delay_p3[1][16]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p3[1][16]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p4[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][16]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p4[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N29
dffeas \SRRC_test|a1|delay_p4[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p4[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N25
dffeas \SRRC_test|a1|delay_p4[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p3[1][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N20
cycloneive_lcell_comb \SRRC_test|a1|delay_p4[1][12]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p4[1][12]~feeder_combout  = \SRRC_test|a1|delay_p3[1][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p3[1][12]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p4[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][12]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p4[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N21
dffeas \SRRC_test|a1|delay_p4[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p4[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N19
dffeas \SRRC_test|a1|delay_p4[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p3[1][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N22
cycloneive_lcell_comb \SRRC_test|a1|delay_p4[1][10]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p4[1][10]~feeder_combout  = \SRRC_test|a1|delay_p3[1][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p3[1][10]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p4[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][10]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p4[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N23
dffeas \SRRC_test|a1|delay_p4[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p4[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N26
cycloneive_lcell_comb \SRRC_test|a1|delay_p4[1][9]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p4[1][9]~feeder_combout  = \SRRC_test|a1|delay_p3[1][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p3[1][9]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p4[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][9]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p4[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N27
dffeas \SRRC_test|a1|delay_p4[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p4[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N5
dffeas \SRRC_test|a1|delay_p4[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p3[1][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N3
dffeas \SRRC_test|a1|delay_p4[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p3[1][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y46_N5
dffeas \SRRC_test|a1|delay_p4[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p3[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N0
cycloneive_lcell_comb \SRRC_test|a1|delay_p4[1][5]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p4[1][5]~feeder_combout  = \SRRC_test|a1|delay_p3[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p3[1][5]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p4[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][5]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p4[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N1
dffeas \SRRC_test|a1|delay_p4[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p4[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N6
cycloneive_lcell_comb \SRRC_test|a1|delay_p4[1][1]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p4[1][1]~feeder_combout  = \SRRC_test|a1|delay_p3[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p3[1][1]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p4[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][1]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p4[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N7
dffeas \SRRC_test|a1|delay_p4[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p4[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N9
dffeas \SRRC_test|a1|delay_p4[1][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p4[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][0] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N14
cycloneive_lcell_comb \SRRC_test|a1|pipe_2[0]~1 (
// Equation(s):
// \SRRC_test|a1|pipe_2[0]~1_combout  = (\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT18  & (\SRRC_test|a1|delay_p4[1][0]~q  $ (VCC))) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT18  & (\SRRC_test|a1|delay_p4[1][0]~q  & VCC))
// \SRRC_test|a1|pipe_2[0]~2  = CARRY((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT18  & \SRRC_test|a1|delay_p4[1][0]~q ))

	.dataa(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\SRRC_test|a1|delay_p4[1][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|a1|pipe_2[0]~1_combout ),
	.cout(\SRRC_test|a1|pipe_2[0]~2 ));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_2[0]~1 .lut_mask = 16'h6688;
defparam \SRRC_test|a1|pipe_2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N16
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][1]~17 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][1]~17_combout  = (\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\SRRC_test|a1|delay_p4[1][1]~q  & (\SRRC_test|a1|pipe_2[0]~2  & VCC)) # (!\SRRC_test|a1|delay_p4[1][1]~q  & (!\SRRC_test|a1|pipe_2[0]~2 )))) # 
// (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\SRRC_test|a1|delay_p4[1][1]~q  & (!\SRRC_test|a1|pipe_2[0]~2 )) # (!\SRRC_test|a1|delay_p4[1][1]~q  & ((\SRRC_test|a1|pipe_2[0]~2 ) # (GND)))))
// \SRRC_test|a1|delay_p5[0][1]~18  = CARRY((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\SRRC_test|a1|delay_p4[1][1]~q  & !\SRRC_test|a1|pipe_2[0]~2 )) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT19  & ((!\SRRC_test|a1|pipe_2[0]~2 
// ) # (!\SRRC_test|a1|delay_p4[1][1]~q ))))

	.dataa(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\SRRC_test|a1|delay_p4[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|pipe_2[0]~2 ),
	.combout(\SRRC_test|a1|delay_p5[0][1]~17_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][1]~18 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][1]~17 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|delay_p5[0][1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N18
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][2]~19 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][2]~19_combout  = ((\SRRC_test|a1|delay_p4[1][2]~q  $ (\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT20  $ (!\SRRC_test|a1|delay_p5[0][1]~18 )))) # (GND)
// \SRRC_test|a1|delay_p5[0][2]~20  = CARRY((\SRRC_test|a1|delay_p4[1][2]~q  & ((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT20 ) # (!\SRRC_test|a1|delay_p5[0][1]~18 ))) # (!\SRRC_test|a1|delay_p4[1][2]~q  & 
// (\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT20  & !\SRRC_test|a1|delay_p5[0][1]~18 )))

	.dataa(\SRRC_test|a1|delay_p4[1][2]~q ),
	.datab(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p5[0][1]~18 ),
	.combout(\SRRC_test|a1|delay_p5[0][2]~19_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][2]~20 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][2]~19 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|delay_p5[0][2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N20
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][3]~21 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][3]~21_combout  = (\SRRC_test|a1|delay_p4[1][3]~q  & ((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT21  & (\SRRC_test|a1|delay_p5[0][2]~20  & VCC)) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// (!\SRRC_test|a1|delay_p5[0][2]~20 )))) # (!\SRRC_test|a1|delay_p4[1][3]~q  & ((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\SRRC_test|a1|delay_p5[0][2]~20 )) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((\SRRC_test|a1|delay_p5[0][2]~20 ) # (GND)))))
// \SRRC_test|a1|delay_p5[0][3]~22  = CARRY((\SRRC_test|a1|delay_p4[1][3]~q  & (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT21  & !\SRRC_test|a1|delay_p5[0][2]~20 )) # (!\SRRC_test|a1|delay_p4[1][3]~q  & ((!\SRRC_test|a1|delay_p5[0][2]~20 ) # 
// (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\SRRC_test|a1|delay_p4[1][3]~q ),
	.datab(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p5[0][2]~20 ),
	.combout(\SRRC_test|a1|delay_p5[0][3]~21_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][3]~22 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][3]~21 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|delay_p5[0][3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N22
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][4]~23 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][4]~23_combout  = ((\SRRC_test|a1|delay_p4[1][4]~q  $ (\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT22  $ (!\SRRC_test|a1|delay_p5[0][3]~22 )))) # (GND)
// \SRRC_test|a1|delay_p5[0][4]~24  = CARRY((\SRRC_test|a1|delay_p4[1][4]~q  & ((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT22 ) # (!\SRRC_test|a1|delay_p5[0][3]~22 ))) # (!\SRRC_test|a1|delay_p4[1][4]~q  & 
// (\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT22  & !\SRRC_test|a1|delay_p5[0][3]~22 )))

	.dataa(\SRRC_test|a1|delay_p4[1][4]~q ),
	.datab(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p5[0][3]~22 ),
	.combout(\SRRC_test|a1|delay_p5[0][4]~23_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][4]~24 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][4]~23 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|delay_p5[0][4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N24
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][5]~25 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][5]~25_combout  = (\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\SRRC_test|a1|delay_p4[1][5]~q  & (\SRRC_test|a1|delay_p5[0][4]~24  & VCC)) # (!\SRRC_test|a1|delay_p4[1][5]~q  & (!\SRRC_test|a1|delay_p5[0][4]~24 )))) 
// # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\SRRC_test|a1|delay_p4[1][5]~q  & (!\SRRC_test|a1|delay_p5[0][4]~24 )) # (!\SRRC_test|a1|delay_p4[1][5]~q  & ((\SRRC_test|a1|delay_p5[0][4]~24 ) # (GND)))))
// \SRRC_test|a1|delay_p5[0][5]~26  = CARRY((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\SRRC_test|a1|delay_p4[1][5]~q  & !\SRRC_test|a1|delay_p5[0][4]~24 )) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// ((!\SRRC_test|a1|delay_p5[0][4]~24 ) # (!\SRRC_test|a1|delay_p4[1][5]~q ))))

	.dataa(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\SRRC_test|a1|delay_p4[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p5[0][4]~24 ),
	.combout(\SRRC_test|a1|delay_p5[0][5]~25_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][5]~26 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][5]~25 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|delay_p5[0][5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N26
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][6]~27 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][6]~27_combout  = ((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT24  $ (\SRRC_test|a1|delay_p4[1][6]~q  $ (!\SRRC_test|a1|delay_p5[0][5]~26 )))) # (GND)
// \SRRC_test|a1|delay_p5[0][6]~28  = CARRY((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT24  & ((\SRRC_test|a1|delay_p4[1][6]~q ) # (!\SRRC_test|a1|delay_p5[0][5]~26 ))) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT24  & 
// (\SRRC_test|a1|delay_p4[1][6]~q  & !\SRRC_test|a1|delay_p5[0][5]~26 )))

	.dataa(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\SRRC_test|a1|delay_p4[1][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p5[0][5]~26 ),
	.combout(\SRRC_test|a1|delay_p5[0][6]~27_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][6]~28 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][6]~27 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|delay_p5[0][6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N28
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][7]~29 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][7]~29_combout  = (\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\SRRC_test|a1|delay_p4[1][7]~q  & (\SRRC_test|a1|delay_p5[0][6]~28  & VCC)) # (!\SRRC_test|a1|delay_p4[1][7]~q  & (!\SRRC_test|a1|delay_p5[0][6]~28 )))) 
// # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\SRRC_test|a1|delay_p4[1][7]~q  & (!\SRRC_test|a1|delay_p5[0][6]~28 )) # (!\SRRC_test|a1|delay_p4[1][7]~q  & ((\SRRC_test|a1|delay_p5[0][6]~28 ) # (GND)))))
// \SRRC_test|a1|delay_p5[0][7]~30  = CARRY((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\SRRC_test|a1|delay_p4[1][7]~q  & !\SRRC_test|a1|delay_p5[0][6]~28 )) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// ((!\SRRC_test|a1|delay_p5[0][6]~28 ) # (!\SRRC_test|a1|delay_p4[1][7]~q ))))

	.dataa(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\SRRC_test|a1|delay_p4[1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p5[0][6]~28 ),
	.combout(\SRRC_test|a1|delay_p5[0][7]~29_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][7]~30 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][7]~29 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|delay_p5[0][7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N30
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][8]~31 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][8]~31_combout  = ((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT26  $ (\SRRC_test|a1|delay_p4[1][8]~q  $ (!\SRRC_test|a1|delay_p5[0][7]~30 )))) # (GND)
// \SRRC_test|a1|delay_p5[0][8]~32  = CARRY((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT26  & ((\SRRC_test|a1|delay_p4[1][8]~q ) # (!\SRRC_test|a1|delay_p5[0][7]~30 ))) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT26  & 
// (\SRRC_test|a1|delay_p4[1][8]~q  & !\SRRC_test|a1|delay_p5[0][7]~30 )))

	.dataa(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\SRRC_test|a1|delay_p4[1][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p5[0][7]~30 ),
	.combout(\SRRC_test|a1|delay_p5[0][8]~31_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][8]~32 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][8]~31 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|delay_p5[0][8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N0
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][9]~33 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][9]~33_combout  = (\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\SRRC_test|a1|delay_p4[1][9]~q  & (\SRRC_test|a1|delay_p5[0][8]~32  & VCC)) # (!\SRRC_test|a1|delay_p4[1][9]~q  & (!\SRRC_test|a1|delay_p5[0][8]~32 )))) 
// # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\SRRC_test|a1|delay_p4[1][9]~q  & (!\SRRC_test|a1|delay_p5[0][8]~32 )) # (!\SRRC_test|a1|delay_p4[1][9]~q  & ((\SRRC_test|a1|delay_p5[0][8]~32 ) # (GND)))))
// \SRRC_test|a1|delay_p5[0][9]~34  = CARRY((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\SRRC_test|a1|delay_p4[1][9]~q  & !\SRRC_test|a1|delay_p5[0][8]~32 )) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// ((!\SRRC_test|a1|delay_p5[0][8]~32 ) # (!\SRRC_test|a1|delay_p4[1][9]~q ))))

	.dataa(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\SRRC_test|a1|delay_p4[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p5[0][8]~32 ),
	.combout(\SRRC_test|a1|delay_p5[0][9]~33_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][9]~34 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][9]~33 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|delay_p5[0][9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N2
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][10]~35 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][10]~35_combout  = ((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT28  $ (\SRRC_test|a1|delay_p4[1][10]~q  $ (!\SRRC_test|a1|delay_p5[0][9]~34 )))) # (GND)
// \SRRC_test|a1|delay_p5[0][10]~36  = CARRY((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT28  & ((\SRRC_test|a1|delay_p4[1][10]~q ) # (!\SRRC_test|a1|delay_p5[0][9]~34 ))) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT28  & 
// (\SRRC_test|a1|delay_p4[1][10]~q  & !\SRRC_test|a1|delay_p5[0][9]~34 )))

	.dataa(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\SRRC_test|a1|delay_p4[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p5[0][9]~34 ),
	.combout(\SRRC_test|a1|delay_p5[0][10]~35_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][10]~36 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][10]~35 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|delay_p5[0][10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N4
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][11]~37 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][11]~37_combout  = (\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\SRRC_test|a1|delay_p4[1][11]~q  & (\SRRC_test|a1|delay_p5[0][10]~36  & VCC)) # (!\SRRC_test|a1|delay_p4[1][11]~q  & (!\SRRC_test|a1|delay_p5[0][10]~36 
// )))) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\SRRC_test|a1|delay_p4[1][11]~q  & (!\SRRC_test|a1|delay_p5[0][10]~36 )) # (!\SRRC_test|a1|delay_p4[1][11]~q  & ((\SRRC_test|a1|delay_p5[0][10]~36 ) # (GND)))))
// \SRRC_test|a1|delay_p5[0][11]~38  = CARRY((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\SRRC_test|a1|delay_p4[1][11]~q  & !\SRRC_test|a1|delay_p5[0][10]~36 )) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// ((!\SRRC_test|a1|delay_p5[0][10]~36 ) # (!\SRRC_test|a1|delay_p4[1][11]~q ))))

	.dataa(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\SRRC_test|a1|delay_p4[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p5[0][10]~36 ),
	.combout(\SRRC_test|a1|delay_p5[0][11]~37_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][11]~38 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][11]~37 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|delay_p5[0][11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N6
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][12]~39 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][12]~39_combout  = ((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT30  $ (\SRRC_test|a1|delay_p4[1][12]~q  $ (!\SRRC_test|a1|delay_p5[0][11]~38 )))) # (GND)
// \SRRC_test|a1|delay_p5[0][12]~40  = CARRY((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT30  & ((\SRRC_test|a1|delay_p4[1][12]~q ) # (!\SRRC_test|a1|delay_p5[0][11]~38 ))) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT30  & 
// (\SRRC_test|a1|delay_p4[1][12]~q  & !\SRRC_test|a1|delay_p5[0][11]~38 )))

	.dataa(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\SRRC_test|a1|delay_p4[1][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p5[0][11]~38 ),
	.combout(\SRRC_test|a1|delay_p5[0][12]~39_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][12]~40 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][12]~39 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|delay_p5[0][12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N8
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][13]~41 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][13]~41_combout  = (\SRRC_test|a1|delay_p4[1][13]~q  & ((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT31  & (\SRRC_test|a1|delay_p5[0][12]~40  & VCC)) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT31  & 
// (!\SRRC_test|a1|delay_p5[0][12]~40 )))) # (!\SRRC_test|a1|delay_p4[1][13]~q  & ((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT31  & (!\SRRC_test|a1|delay_p5[0][12]~40 )) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT31  & 
// ((\SRRC_test|a1|delay_p5[0][12]~40 ) # (GND)))))
// \SRRC_test|a1|delay_p5[0][13]~42  = CARRY((\SRRC_test|a1|delay_p4[1][13]~q  & (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT31  & !\SRRC_test|a1|delay_p5[0][12]~40 )) # (!\SRRC_test|a1|delay_p4[1][13]~q  & ((!\SRRC_test|a1|delay_p5[0][12]~40 ) # 
// (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT31 ))))

	.dataa(\SRRC_test|a1|delay_p4[1][13]~q ),
	.datab(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p5[0][12]~40 ),
	.combout(\SRRC_test|a1|delay_p5[0][13]~41_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][13]~42 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][13]~41 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|delay_p5[0][13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N10
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][14]~43 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][14]~43_combout  = ((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT32  $ (\SRRC_test|a1|delay_p4[1][14]~q  $ (!\SRRC_test|a1|delay_p5[0][13]~42 )))) # (GND)
// \SRRC_test|a1|delay_p5[0][14]~44  = CARRY((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT32  & ((\SRRC_test|a1|delay_p4[1][14]~q ) # (!\SRRC_test|a1|delay_p5[0][13]~42 ))) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT32  & 
// (\SRRC_test|a1|delay_p4[1][14]~q  & !\SRRC_test|a1|delay_p5[0][13]~42 )))

	.dataa(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT32 ),
	.datab(\SRRC_test|a1|delay_p4[1][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p5[0][13]~42 ),
	.combout(\SRRC_test|a1|delay_p5[0][14]~43_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][14]~44 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][14]~43 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|delay_p5[0][14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N12
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][15]~45 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][15]~45_combout  = (\SRRC_test|a1|delay_p4[1][15]~q  & ((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT33  & (\SRRC_test|a1|delay_p5[0][14]~44  & VCC)) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT33  & 
// (!\SRRC_test|a1|delay_p5[0][14]~44 )))) # (!\SRRC_test|a1|delay_p4[1][15]~q  & ((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT33  & (!\SRRC_test|a1|delay_p5[0][14]~44 )) # (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT33  & 
// ((\SRRC_test|a1|delay_p5[0][14]~44 ) # (GND)))))
// \SRRC_test|a1|delay_p5[0][15]~46  = CARRY((\SRRC_test|a1|delay_p4[1][15]~q  & (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT33  & !\SRRC_test|a1|delay_p5[0][14]~44 )) # (!\SRRC_test|a1|delay_p4[1][15]~q  & ((!\SRRC_test|a1|delay_p5[0][14]~44 ) # 
// (!\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT33 ))))

	.dataa(\SRRC_test|a1|delay_p4[1][15]~q ),
	.datab(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p5[0][14]~44 ),
	.combout(\SRRC_test|a1|delay_p5[0][15]~45_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][15]~46 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][15]~45 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|delay_p5[0][15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N14
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][16]~47 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][16]~47_combout  = ((\SRRC_test|a1|delay_p4[1][16]~q  $ (\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT33  $ (!\SRRC_test|a1|delay_p5[0][15]~46 )))) # (GND)
// \SRRC_test|a1|delay_p5[0][16]~48  = CARRY((\SRRC_test|a1|delay_p4[1][16]~q  & ((\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT33 ) # (!\SRRC_test|a1|delay_p5[0][15]~46 ))) # (!\SRRC_test|a1|delay_p4[1][16]~q  & 
// (\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT33  & !\SRRC_test|a1|delay_p5[0][15]~46 )))

	.dataa(\SRRC_test|a1|delay_p4[1][16]~q ),
	.datab(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|delay_p5[0][15]~46 ),
	.combout(\SRRC_test|a1|delay_p5[0][16]~47_combout ),
	.cout(\SRRC_test|a1|delay_p5[0][16]~48 ));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][16]~47 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|delay_p5[0][16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y48_N15
dffeas \SRRC_test|a1|delay_p5[0][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][16] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N15
dffeas \SRRC_test|a1|delay_p5[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N16
cycloneive_lcell_comb \SRRC_test|a1|adder_4[1]~2 (
// Equation(s):
// \SRRC_test|a1|adder_4[1]~2_combout  = (\SRRC_test|a1|pipe_1 [1] & ((\SRRC_test|a1|delay_p5[1][1]~q  & (!\SRRC_test|a1|adder_4[0]~1 )) # (!\SRRC_test|a1|delay_p5[1][1]~q  & (\SRRC_test|a1|adder_4[0]~1  & VCC)))) # (!\SRRC_test|a1|pipe_1 [1] & 
// ((\SRRC_test|a1|delay_p5[1][1]~q  & ((\SRRC_test|a1|adder_4[0]~1 ) # (GND))) # (!\SRRC_test|a1|delay_p5[1][1]~q  & (!\SRRC_test|a1|adder_4[0]~1 ))))
// \SRRC_test|a1|adder_4[1]~3  = CARRY((\SRRC_test|a1|pipe_1 [1] & (\SRRC_test|a1|delay_p5[1][1]~q  & !\SRRC_test|a1|adder_4[0]~1 )) # (!\SRRC_test|a1|pipe_1 [1] & ((\SRRC_test|a1|delay_p5[1][1]~q ) # (!\SRRC_test|a1|adder_4[0]~1 ))))

	.dataa(\SRRC_test|a1|pipe_1 [1]),
	.datab(\SRRC_test|a1|delay_p5[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[0]~1 ),
	.combout(\SRRC_test|a1|adder_4[1]~2_combout ),
	.cout(\SRRC_test|a1|adder_4[1]~3 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[1]~2 .lut_mask = 16'h694D;
defparam \SRRC_test|a1|adder_4[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N18
cycloneive_lcell_comb \SRRC_test|a1|adder_4[2]~4 (
// Equation(s):
// \SRRC_test|a1|adder_4[2]~4_combout  = ((\SRRC_test|a1|pipe_1 [2] $ (\SRRC_test|a1|delay_p5[1][2]~q  $ (\SRRC_test|a1|adder_4[1]~3 )))) # (GND)
// \SRRC_test|a1|adder_4[2]~5  = CARRY((\SRRC_test|a1|pipe_1 [2] & ((!\SRRC_test|a1|adder_4[1]~3 ) # (!\SRRC_test|a1|delay_p5[1][2]~q ))) # (!\SRRC_test|a1|pipe_1 [2] & (!\SRRC_test|a1|delay_p5[1][2]~q  & !\SRRC_test|a1|adder_4[1]~3 )))

	.dataa(\SRRC_test|a1|pipe_1 [2]),
	.datab(\SRRC_test|a1|delay_p5[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[1]~3 ),
	.combout(\SRRC_test|a1|adder_4[2]~4_combout ),
	.cout(\SRRC_test|a1|adder_4[2]~5 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[2]~4 .lut_mask = 16'h962B;
defparam \SRRC_test|a1|adder_4[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N20
cycloneive_lcell_comb \SRRC_test|a1|adder_4[3]~6 (
// Equation(s):
// \SRRC_test|a1|adder_4[3]~6_combout  = (\SRRC_test|a1|pipe_1 [3] & ((\SRRC_test|a1|delay_p5[1][3]~q  & (!\SRRC_test|a1|adder_4[2]~5 )) # (!\SRRC_test|a1|delay_p5[1][3]~q  & (\SRRC_test|a1|adder_4[2]~5  & VCC)))) # (!\SRRC_test|a1|pipe_1 [3] & 
// ((\SRRC_test|a1|delay_p5[1][3]~q  & ((\SRRC_test|a1|adder_4[2]~5 ) # (GND))) # (!\SRRC_test|a1|delay_p5[1][3]~q  & (!\SRRC_test|a1|adder_4[2]~5 ))))
// \SRRC_test|a1|adder_4[3]~7  = CARRY((\SRRC_test|a1|pipe_1 [3] & (\SRRC_test|a1|delay_p5[1][3]~q  & !\SRRC_test|a1|adder_4[2]~5 )) # (!\SRRC_test|a1|pipe_1 [3] & ((\SRRC_test|a1|delay_p5[1][3]~q ) # (!\SRRC_test|a1|adder_4[2]~5 ))))

	.dataa(\SRRC_test|a1|pipe_1 [3]),
	.datab(\SRRC_test|a1|delay_p5[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[2]~5 ),
	.combout(\SRRC_test|a1|adder_4[3]~6_combout ),
	.cout(\SRRC_test|a1|adder_4[3]~7 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[3]~6 .lut_mask = 16'h694D;
defparam \SRRC_test|a1|adder_4[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N22
cycloneive_lcell_comb \SRRC_test|a1|adder_4[4]~8 (
// Equation(s):
// \SRRC_test|a1|adder_4[4]~8_combout  = ((\SRRC_test|a1|delay_p5[1][4]~q  $ (\SRRC_test|a1|pipe_1 [4] $ (\SRRC_test|a1|adder_4[3]~7 )))) # (GND)
// \SRRC_test|a1|adder_4[4]~9  = CARRY((\SRRC_test|a1|delay_p5[1][4]~q  & (\SRRC_test|a1|pipe_1 [4] & !\SRRC_test|a1|adder_4[3]~7 )) # (!\SRRC_test|a1|delay_p5[1][4]~q  & ((\SRRC_test|a1|pipe_1 [4]) # (!\SRRC_test|a1|adder_4[3]~7 ))))

	.dataa(\SRRC_test|a1|delay_p5[1][4]~q ),
	.datab(\SRRC_test|a1|pipe_1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[3]~7 ),
	.combout(\SRRC_test|a1|adder_4[4]~8_combout ),
	.cout(\SRRC_test|a1|adder_4[4]~9 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[4]~8 .lut_mask = 16'h964D;
defparam \SRRC_test|a1|adder_4[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N24
cycloneive_lcell_comb \SRRC_test|a1|adder_4[5]~10 (
// Equation(s):
// \SRRC_test|a1|adder_4[5]~10_combout  = (\SRRC_test|a1|pipe_1 [5] & ((\SRRC_test|a1|delay_p5[1][5]~q  & (!\SRRC_test|a1|adder_4[4]~9 )) # (!\SRRC_test|a1|delay_p5[1][5]~q  & (\SRRC_test|a1|adder_4[4]~9  & VCC)))) # (!\SRRC_test|a1|pipe_1 [5] & 
// ((\SRRC_test|a1|delay_p5[1][5]~q  & ((\SRRC_test|a1|adder_4[4]~9 ) # (GND))) # (!\SRRC_test|a1|delay_p5[1][5]~q  & (!\SRRC_test|a1|adder_4[4]~9 ))))
// \SRRC_test|a1|adder_4[5]~11  = CARRY((\SRRC_test|a1|pipe_1 [5] & (\SRRC_test|a1|delay_p5[1][5]~q  & !\SRRC_test|a1|adder_4[4]~9 )) # (!\SRRC_test|a1|pipe_1 [5] & ((\SRRC_test|a1|delay_p5[1][5]~q ) # (!\SRRC_test|a1|adder_4[4]~9 ))))

	.dataa(\SRRC_test|a1|pipe_1 [5]),
	.datab(\SRRC_test|a1|delay_p5[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[4]~9 ),
	.combout(\SRRC_test|a1|adder_4[5]~10_combout ),
	.cout(\SRRC_test|a1|adder_4[5]~11 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[5]~10 .lut_mask = 16'h694D;
defparam \SRRC_test|a1|adder_4[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N26
cycloneive_lcell_comb \SRRC_test|a1|adder_4[6]~12 (
// Equation(s):
// \SRRC_test|a1|adder_4[6]~12_combout  = ((\SRRC_test|a1|delay_p5[1][6]~q  $ (\SRRC_test|a1|pipe_1 [6] $ (\SRRC_test|a1|adder_4[5]~11 )))) # (GND)
// \SRRC_test|a1|adder_4[6]~13  = CARRY((\SRRC_test|a1|delay_p5[1][6]~q  & (\SRRC_test|a1|pipe_1 [6] & !\SRRC_test|a1|adder_4[5]~11 )) # (!\SRRC_test|a1|delay_p5[1][6]~q  & ((\SRRC_test|a1|pipe_1 [6]) # (!\SRRC_test|a1|adder_4[5]~11 ))))

	.dataa(\SRRC_test|a1|delay_p5[1][6]~q ),
	.datab(\SRRC_test|a1|pipe_1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[5]~11 ),
	.combout(\SRRC_test|a1|adder_4[6]~12_combout ),
	.cout(\SRRC_test|a1|adder_4[6]~13 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[6]~12 .lut_mask = 16'h964D;
defparam \SRRC_test|a1|adder_4[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N28
cycloneive_lcell_comb \SRRC_test|a1|adder_4[7]~14 (
// Equation(s):
// \SRRC_test|a1|adder_4[7]~14_combout  = (\SRRC_test|a1|pipe_1 [7] & ((\SRRC_test|a1|delay_p5[1][7]~q  & (!\SRRC_test|a1|adder_4[6]~13 )) # (!\SRRC_test|a1|delay_p5[1][7]~q  & (\SRRC_test|a1|adder_4[6]~13  & VCC)))) # (!\SRRC_test|a1|pipe_1 [7] & 
// ((\SRRC_test|a1|delay_p5[1][7]~q  & ((\SRRC_test|a1|adder_4[6]~13 ) # (GND))) # (!\SRRC_test|a1|delay_p5[1][7]~q  & (!\SRRC_test|a1|adder_4[6]~13 ))))
// \SRRC_test|a1|adder_4[7]~15  = CARRY((\SRRC_test|a1|pipe_1 [7] & (\SRRC_test|a1|delay_p5[1][7]~q  & !\SRRC_test|a1|adder_4[6]~13 )) # (!\SRRC_test|a1|pipe_1 [7] & ((\SRRC_test|a1|delay_p5[1][7]~q ) # (!\SRRC_test|a1|adder_4[6]~13 ))))

	.dataa(\SRRC_test|a1|pipe_1 [7]),
	.datab(\SRRC_test|a1|delay_p5[1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[6]~13 ),
	.combout(\SRRC_test|a1|adder_4[7]~14_combout ),
	.cout(\SRRC_test|a1|adder_4[7]~15 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[7]~14 .lut_mask = 16'h694D;
defparam \SRRC_test|a1|adder_4[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N30
cycloneive_lcell_comb \SRRC_test|a1|adder_4[8]~16 (
// Equation(s):
// \SRRC_test|a1|adder_4[8]~16_combout  = ((\SRRC_test|a1|delay_p5[1][8]~q  $ (\SRRC_test|a1|pipe_1 [8] $ (\SRRC_test|a1|adder_4[7]~15 )))) # (GND)
// \SRRC_test|a1|adder_4[8]~17  = CARRY((\SRRC_test|a1|delay_p5[1][8]~q  & (\SRRC_test|a1|pipe_1 [8] & !\SRRC_test|a1|adder_4[7]~15 )) # (!\SRRC_test|a1|delay_p5[1][8]~q  & ((\SRRC_test|a1|pipe_1 [8]) # (!\SRRC_test|a1|adder_4[7]~15 ))))

	.dataa(\SRRC_test|a1|delay_p5[1][8]~q ),
	.datab(\SRRC_test|a1|pipe_1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[7]~15 ),
	.combout(\SRRC_test|a1|adder_4[8]~16_combout ),
	.cout(\SRRC_test|a1|adder_4[8]~17 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[8]~16 .lut_mask = 16'h964D;
defparam \SRRC_test|a1|adder_4[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N0
cycloneive_lcell_comb \SRRC_test|a1|adder_4[9]~18 (
// Equation(s):
// \SRRC_test|a1|adder_4[9]~18_combout  = (\SRRC_test|a1|pipe_1 [9] & ((\SRRC_test|a1|delay_p5[1][9]~q  & (!\SRRC_test|a1|adder_4[8]~17 )) # (!\SRRC_test|a1|delay_p5[1][9]~q  & (\SRRC_test|a1|adder_4[8]~17  & VCC)))) # (!\SRRC_test|a1|pipe_1 [9] & 
// ((\SRRC_test|a1|delay_p5[1][9]~q  & ((\SRRC_test|a1|adder_4[8]~17 ) # (GND))) # (!\SRRC_test|a1|delay_p5[1][9]~q  & (!\SRRC_test|a1|adder_4[8]~17 ))))
// \SRRC_test|a1|adder_4[9]~19  = CARRY((\SRRC_test|a1|pipe_1 [9] & (\SRRC_test|a1|delay_p5[1][9]~q  & !\SRRC_test|a1|adder_4[8]~17 )) # (!\SRRC_test|a1|pipe_1 [9] & ((\SRRC_test|a1|delay_p5[1][9]~q ) # (!\SRRC_test|a1|adder_4[8]~17 ))))

	.dataa(\SRRC_test|a1|pipe_1 [9]),
	.datab(\SRRC_test|a1|delay_p5[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[8]~17 ),
	.combout(\SRRC_test|a1|adder_4[9]~18_combout ),
	.cout(\SRRC_test|a1|adder_4[9]~19 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[9]~18 .lut_mask = 16'h694D;
defparam \SRRC_test|a1|adder_4[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N2
cycloneive_lcell_comb \SRRC_test|a1|adder_4[10]~20 (
// Equation(s):
// \SRRC_test|a1|adder_4[10]~20_combout  = ((\SRRC_test|a1|pipe_1 [10] $ (\SRRC_test|a1|delay_p5[1][10]~q  $ (\SRRC_test|a1|adder_4[9]~19 )))) # (GND)
// \SRRC_test|a1|adder_4[10]~21  = CARRY((\SRRC_test|a1|pipe_1 [10] & ((!\SRRC_test|a1|adder_4[9]~19 ) # (!\SRRC_test|a1|delay_p5[1][10]~q ))) # (!\SRRC_test|a1|pipe_1 [10] & (!\SRRC_test|a1|delay_p5[1][10]~q  & !\SRRC_test|a1|adder_4[9]~19 )))

	.dataa(\SRRC_test|a1|pipe_1 [10]),
	.datab(\SRRC_test|a1|delay_p5[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[9]~19 ),
	.combout(\SRRC_test|a1|adder_4[10]~20_combout ),
	.cout(\SRRC_test|a1|adder_4[10]~21 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[10]~20 .lut_mask = 16'h962B;
defparam \SRRC_test|a1|adder_4[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N4
cycloneive_lcell_comb \SRRC_test|a1|adder_4[11]~22 (
// Equation(s):
// \SRRC_test|a1|adder_4[11]~22_combout  = (\SRRC_test|a1|pipe_1 [11] & ((\SRRC_test|a1|delay_p5[1][11]~q  & (!\SRRC_test|a1|adder_4[10]~21 )) # (!\SRRC_test|a1|delay_p5[1][11]~q  & (\SRRC_test|a1|adder_4[10]~21  & VCC)))) # (!\SRRC_test|a1|pipe_1 [11] & 
// ((\SRRC_test|a1|delay_p5[1][11]~q  & ((\SRRC_test|a1|adder_4[10]~21 ) # (GND))) # (!\SRRC_test|a1|delay_p5[1][11]~q  & (!\SRRC_test|a1|adder_4[10]~21 ))))
// \SRRC_test|a1|adder_4[11]~23  = CARRY((\SRRC_test|a1|pipe_1 [11] & (\SRRC_test|a1|delay_p5[1][11]~q  & !\SRRC_test|a1|adder_4[10]~21 )) # (!\SRRC_test|a1|pipe_1 [11] & ((\SRRC_test|a1|delay_p5[1][11]~q ) # (!\SRRC_test|a1|adder_4[10]~21 ))))

	.dataa(\SRRC_test|a1|pipe_1 [11]),
	.datab(\SRRC_test|a1|delay_p5[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[10]~21 ),
	.combout(\SRRC_test|a1|adder_4[11]~22_combout ),
	.cout(\SRRC_test|a1|adder_4[11]~23 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[11]~22 .lut_mask = 16'h694D;
defparam \SRRC_test|a1|adder_4[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N6
cycloneive_lcell_comb \SRRC_test|a1|adder_4[12]~24 (
// Equation(s):
// \SRRC_test|a1|adder_4[12]~24_combout  = ((\SRRC_test|a1|delay_p5[1][12]~q  $ (\SRRC_test|a1|pipe_1 [12] $ (\SRRC_test|a1|adder_4[11]~23 )))) # (GND)
// \SRRC_test|a1|adder_4[12]~25  = CARRY((\SRRC_test|a1|delay_p5[1][12]~q  & (\SRRC_test|a1|pipe_1 [12] & !\SRRC_test|a1|adder_4[11]~23 )) # (!\SRRC_test|a1|delay_p5[1][12]~q  & ((\SRRC_test|a1|pipe_1 [12]) # (!\SRRC_test|a1|adder_4[11]~23 ))))

	.dataa(\SRRC_test|a1|delay_p5[1][12]~q ),
	.datab(\SRRC_test|a1|pipe_1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[11]~23 ),
	.combout(\SRRC_test|a1|adder_4[12]~24_combout ),
	.cout(\SRRC_test|a1|adder_4[12]~25 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[12]~24 .lut_mask = 16'h964D;
defparam \SRRC_test|a1|adder_4[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N8
cycloneive_lcell_comb \SRRC_test|a1|adder_4[13]~26 (
// Equation(s):
// \SRRC_test|a1|adder_4[13]~26_combout  = (\SRRC_test|a1|pipe_1 [13] & ((\SRRC_test|a1|delay_p5[1][13]~q  & (!\SRRC_test|a1|adder_4[12]~25 )) # (!\SRRC_test|a1|delay_p5[1][13]~q  & (\SRRC_test|a1|adder_4[12]~25  & VCC)))) # (!\SRRC_test|a1|pipe_1 [13] & 
// ((\SRRC_test|a1|delay_p5[1][13]~q  & ((\SRRC_test|a1|adder_4[12]~25 ) # (GND))) # (!\SRRC_test|a1|delay_p5[1][13]~q  & (!\SRRC_test|a1|adder_4[12]~25 ))))
// \SRRC_test|a1|adder_4[13]~27  = CARRY((\SRRC_test|a1|pipe_1 [13] & (\SRRC_test|a1|delay_p5[1][13]~q  & !\SRRC_test|a1|adder_4[12]~25 )) # (!\SRRC_test|a1|pipe_1 [13] & ((\SRRC_test|a1|delay_p5[1][13]~q ) # (!\SRRC_test|a1|adder_4[12]~25 ))))

	.dataa(\SRRC_test|a1|pipe_1 [13]),
	.datab(\SRRC_test|a1|delay_p5[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[12]~25 ),
	.combout(\SRRC_test|a1|adder_4[13]~26_combout ),
	.cout(\SRRC_test|a1|adder_4[13]~27 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[13]~26 .lut_mask = 16'h694D;
defparam \SRRC_test|a1|adder_4[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N10
cycloneive_lcell_comb \SRRC_test|a1|adder_4[14]~28 (
// Equation(s):
// \SRRC_test|a1|adder_4[14]~28_combout  = ((\SRRC_test|a1|delay_p5[1][14]~q  $ (\SRRC_test|a1|pipe_1 [14] $ (\SRRC_test|a1|adder_4[13]~27 )))) # (GND)
// \SRRC_test|a1|adder_4[14]~29  = CARRY((\SRRC_test|a1|delay_p5[1][14]~q  & (\SRRC_test|a1|pipe_1 [14] & !\SRRC_test|a1|adder_4[13]~27 )) # (!\SRRC_test|a1|delay_p5[1][14]~q  & ((\SRRC_test|a1|pipe_1 [14]) # (!\SRRC_test|a1|adder_4[13]~27 ))))

	.dataa(\SRRC_test|a1|delay_p5[1][14]~q ),
	.datab(\SRRC_test|a1|pipe_1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[13]~27 ),
	.combout(\SRRC_test|a1|adder_4[14]~28_combout ),
	.cout(\SRRC_test|a1|adder_4[14]~29 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[14]~28 .lut_mask = 16'h964D;
defparam \SRRC_test|a1|adder_4[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N12
cycloneive_lcell_comb \SRRC_test|a1|adder_4[15]~30 (
// Equation(s):
// \SRRC_test|a1|adder_4[15]~30_combout  = (\SRRC_test|a1|delay_p5[1][15]~q  & ((\SRRC_test|a1|pipe_1 [15] & (!\SRRC_test|a1|adder_4[14]~29 )) # (!\SRRC_test|a1|pipe_1 [15] & ((\SRRC_test|a1|adder_4[14]~29 ) # (GND))))) # (!\SRRC_test|a1|delay_p5[1][15]~q  & 
// ((\SRRC_test|a1|pipe_1 [15] & (\SRRC_test|a1|adder_4[14]~29  & VCC)) # (!\SRRC_test|a1|pipe_1 [15] & (!\SRRC_test|a1|adder_4[14]~29 ))))
// \SRRC_test|a1|adder_4[15]~31  = CARRY((\SRRC_test|a1|delay_p5[1][15]~q  & ((!\SRRC_test|a1|adder_4[14]~29 ) # (!\SRRC_test|a1|pipe_1 [15]))) # (!\SRRC_test|a1|delay_p5[1][15]~q  & (!\SRRC_test|a1|pipe_1 [15] & !\SRRC_test|a1|adder_4[14]~29 )))

	.dataa(\SRRC_test|a1|delay_p5[1][15]~q ),
	.datab(\SRRC_test|a1|pipe_1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[14]~29 ),
	.combout(\SRRC_test|a1|adder_4[15]~30_combout ),
	.cout(\SRRC_test|a1|adder_4[15]~31 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[15]~30 .lut_mask = 16'h692B;
defparam \SRRC_test|a1|adder_4[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N14
cycloneive_lcell_comb \SRRC_test|a1|adder_4[16]~32 (
// Equation(s):
// \SRRC_test|a1|adder_4[16]~32_combout  = ((\SRRC_test|a1|pipe_1 [16] $ (\SRRC_test|a1|delay_p5[1][16]~q  $ (\SRRC_test|a1|adder_4[15]~31 )))) # (GND)
// \SRRC_test|a1|adder_4[16]~33  = CARRY((\SRRC_test|a1|pipe_1 [16] & ((!\SRRC_test|a1|adder_4[15]~31 ) # (!\SRRC_test|a1|delay_p5[1][16]~q ))) # (!\SRRC_test|a1|pipe_1 [16] & (!\SRRC_test|a1|delay_p5[1][16]~q  & !\SRRC_test|a1|adder_4[15]~31 )))

	.dataa(\SRRC_test|a1|pipe_1 [16]),
	.datab(\SRRC_test|a1|delay_p5[1][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|adder_4[15]~31 ),
	.combout(\SRRC_test|a1|adder_4[16]~32_combout ),
	.cout(\SRRC_test|a1|adder_4[16]~33 ));
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[16]~32 .lut_mask = 16'h962B;
defparam \SRRC_test|a1|adder_4[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N22
cycloneive_lcell_comb \SRRC_test|a1|delay_p4[1][17]~feeder (
// Equation(s):
// \SRRC_test|a1|delay_p4[1][17]~feeder_combout  = \SRRC_test|a1|delay_p3[1][17]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p3[1][17]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a1|delay_p4[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][17]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a1|delay_p4[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N23
dffeas \SRRC_test|a1|delay_p4[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p4[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p4[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p4[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p4[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N16
cycloneive_lcell_comb \SRRC_test|a1|delay_p5[0][17]~49 (
// Equation(s):
// \SRRC_test|a1|delay_p5[0][17]~49_combout  = \SRRC_test|a1|delay_p4[1][17]~q  $ (\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT33  $ (\SRRC_test|a1|delay_p5[0][16]~48 ))

	.dataa(\SRRC_test|a1|delay_p4[1][17]~q ),
	.datab(\SRRC_test|a1|Mult1|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRRC_test|a1|delay_p5[0][16]~48 ),
	.combout(\SRRC_test|a1|delay_p5[0][17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][17]~49 .lut_mask = 16'h9696;
defparam \SRRC_test|a1|delay_p5[0][17]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y48_N17
dffeas \SRRC_test|a1|delay_p5[0][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][17]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][17] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N17
dffeas \SRRC_test|a1|delay_p5[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N16
cycloneive_lcell_comb \SRRC_test|a1|adder_4[17]~34 (
// Equation(s):
// \SRRC_test|a1|adder_4[17]~34_combout  = \SRRC_test|a1|pipe_1 [17] $ (\SRRC_test|a1|adder_4[16]~33  $ (!\SRRC_test|a1|delay_p5[1][17]~q ))

	.dataa(\SRRC_test|a1|pipe_1 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p5[1][17]~q ),
	.cin(\SRRC_test|a1|adder_4[16]~33 ),
	.combout(\SRRC_test|a1|adder_4[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|adder_4[17]~34 .lut_mask = 16'h5AA5;
defparam \SRRC_test|a1|adder_4[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y49_N0
cycloneive_mac_mult \SRRC_test|a1|Mult1|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|a1|adder_4[17]~34_combout ,\SRRC_test|a1|adder_4[16]~32_combout ,\SRRC_test|a1|adder_4[15]~30_combout ,\SRRC_test|a1|adder_4[14]~28_combout ,\SRRC_test|a1|adder_4[13]~26_combout ,\SRRC_test|a1|adder_4[12]~24_combout ,
\SRRC_test|a1|adder_4[11]~22_combout ,\SRRC_test|a1|adder_4[10]~20_combout ,\SRRC_test|a1|adder_4[9]~18_combout ,\SRRC_test|a1|adder_4[8]~16_combout ,\SRRC_test|a1|adder_4[7]~14_combout ,\SRRC_test|a1|adder_4[6]~12_combout ,\SRRC_test|a1|adder_4[5]~10_combout ,
\SRRC_test|a1|adder_4[4]~8_combout ,\SRRC_test|a1|adder_4[3]~6_combout ,\SRRC_test|a1|adder_4[2]~4_combout ,\SRRC_test|a1|adder_4[1]~2_combout ,\SRRC_test|a1|adder_4[0]~0_combout }),
	.datab({vcc,gnd,vcc,gnd,vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd,vcc,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|a1|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|a1|Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \SRRC_test|a1|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \SRRC_test|a1|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \SRRC_test|a1|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \SRRC_test|a1|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \SRRC_test|a1|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y49_N2
cycloneive_mac_out \SRRC_test|a1|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT33 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT32 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT31 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT30 ,
\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT29 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT26 ,
\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT22 ,
\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT21 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT18 ,
\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT16 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT14 ,
\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT11 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT10 ,
\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT2 ,
\SRRC_test|a1|Mult1|auto_generated|mac_mult1~DATAOUT1 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~dataout ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~1 ,\SRRC_test|a1|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|a1|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|a1|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \SRRC_test|a1|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: FF_X49_Y48_N13
dffeas \SRRC_test|a1|delay_p5[0][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][15]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][15] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N13
dffeas \SRRC_test|a1|delay_p5[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N11
dffeas \SRRC_test|a1|delay_p5[0][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][14]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][14] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N11
dffeas \SRRC_test|a1|delay_p5[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N9
dffeas \SRRC_test|a1|delay_p5[0][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][13] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N9
dffeas \SRRC_test|a1|delay_p5[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N7
dffeas \SRRC_test|a1|delay_p5[0][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][12] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N7
dffeas \SRRC_test|a1|delay_p5[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N5
dffeas \SRRC_test|a1|delay_p5[0][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][11] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N5
dffeas \SRRC_test|a1|delay_p5[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N3
dffeas \SRRC_test|a1|delay_p5[0][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][10] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N3
dffeas \SRRC_test|a1|delay_p5[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N1
dffeas \SRRC_test|a1|delay_p5[0][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][9] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N1
dffeas \SRRC_test|a1|delay_p5[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N31
dffeas \SRRC_test|a1|delay_p5[0][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][8] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N31
dffeas \SRRC_test|a1|delay_p5[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N29
dffeas \SRRC_test|a1|delay_p5[0][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][7] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N29
dffeas \SRRC_test|a1|delay_p5[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N27
dffeas \SRRC_test|a1|delay_p5[0][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][6] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N27
dffeas \SRRC_test|a1|delay_p5[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N25
dffeas \SRRC_test|a1|delay_p5[0][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][5] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N25
dffeas \SRRC_test|a1|delay_p5[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N23
dffeas \SRRC_test|a1|delay_p5[0][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][4] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N23
dffeas \SRRC_test|a1|delay_p5[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N21
dffeas \SRRC_test|a1|delay_p5[0][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][3] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N21
dffeas \SRRC_test|a1|delay_p5[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N19
dffeas \SRRC_test|a1|delay_p5[0][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][2] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N19
dffeas \SRRC_test|a1|delay_p5[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N17
dffeas \SRRC_test|a1|delay_p5[0][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|delay_p5[0][1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[0][1] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N17
dffeas \SRRC_test|a1|delay_p5[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|delay_p5[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|delay_p5[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|delay_p5[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|a1|delay_p5[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N15
dffeas \SRRC_test|a1|pipe_2[0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|pipe_2[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|pipe_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|pipe_2[0] .is_wysiwyg = "true";
defparam \SRRC_test|a1|pipe_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N16
cycloneive_lcell_comb \SRRC_test|a1|sig_out[0]~17 (
// Equation(s):
// \SRRC_test|a1|sig_out[0]~17_combout  = (\SRRC_test|a1|pipe_2 [0] & (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  $ (VCC))) # (!\SRRC_test|a1|pipe_2 [0] & 
// (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & VCC))
// \SRRC_test|a1|sig_out[0]~18  = CARRY((\SRRC_test|a1|pipe_2 [0] & \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ))

	.dataa(\SRRC_test|a1|pipe_2 [0]),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|a1|sig_out[0]~17_combout ),
	.cout(\SRRC_test|a1|sig_out[0]~18 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[0]~17 .lut_mask = 16'h6688;
defparam \SRRC_test|a1|sig_out[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N29
dffeas \SRRC_test|a1|sig_out[0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|sig_out[0]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[0] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N28
cycloneive_lcell_comb \SRRC_test|anti_up_2[1]~5 (
// Equation(s):
// \SRRC_test|anti_up_2[1]~5_combout  = (!\SRRC_test|count [0] & \SRRC_test|a1|sig_out [0])

	.dataa(\SRRC_test|count [0]),
	.datab(gnd),
	.datac(\SRRC_test|a1|sig_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[1]~5 .lut_mask = 16'h5050;
defparam \SRRC_test|anti_up_2[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N15
dffeas \SRRC_test|af2|delay_p4[0][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p3[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[0][0] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N14
cycloneive_lcell_comb \SRRC_test|af2|adder_2[0]~0 (
// Equation(s):
// \SRRC_test|af2|adder_2[0]~0_combout  = (\SRRC_test|anti_up_2[1]~5_combout  & ((GND) # (!\SRRC_test|af2|delay_p4[0][0]~q ))) # (!\SRRC_test|anti_up_2[1]~5_combout  & (\SRRC_test|af2|delay_p4[0][0]~q  $ (GND)))
// \SRRC_test|af2|adder_2[0]~1  = CARRY((\SRRC_test|anti_up_2[1]~5_combout ) # (!\SRRC_test|af2|delay_p4[0][0]~q ))

	.dataa(\SRRC_test|anti_up_2[1]~5_combout ),
	.datab(\SRRC_test|af2|delay_p4[0][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|af2|adder_2[0]~0_combout ),
	.cout(\SRRC_test|af2|adder_2[0]~1 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[0]~0 .lut_mask = 16'h66BB;
defparam \SRRC_test|af2|adder_2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N18
cycloneive_lcell_comb \SRRC_test|a1|sig_out[1]~19 (
// Equation(s):
// \SRRC_test|a1|sig_out[1]~19_combout  = (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a1  & ((\SRRC_test|a1|delay_p5[0][1]~q  & (\SRRC_test|a1|sig_out[0]~18  & VCC)) # (!\SRRC_test|a1|delay_p5[0][1]~q  & (!\SRRC_test|a1|sig_out[0]~18 
// )))) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a1  & ((\SRRC_test|a1|delay_p5[0][1]~q  & (!\SRRC_test|a1|sig_out[0]~18 )) # (!\SRRC_test|a1|delay_p5[0][1]~q  & ((\SRRC_test|a1|sig_out[0]~18 ) # (GND)))))
// \SRRC_test|a1|sig_out[1]~20  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a1  & (!\SRRC_test|a1|delay_p5[0][1]~q  & !\SRRC_test|a1|sig_out[0]~18 )) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a1  & 
// ((!\SRRC_test|a1|sig_out[0]~18 ) # (!\SRRC_test|a1|delay_p5[0][1]~q ))))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.datab(\SRRC_test|a1|delay_p5[0][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|sig_out[0]~18 ),
	.combout(\SRRC_test|a1|sig_out[1]~19_combout ),
	.cout(\SRRC_test|a1|sig_out[1]~20 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[1]~19 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|sig_out[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y45_N19
dffeas \SRRC_test|a1|sig_out[1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|sig_out[1]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[1] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N18
cycloneive_lcell_comb \SRRC_test|anti_up_2[2]~4 (
// Equation(s):
// \SRRC_test|anti_up_2[2]~4_combout  = (!\SRRC_test|count [0] & \SRRC_test|a1|sig_out [1])

	.dataa(\SRRC_test|count [0]),
	.datab(gnd),
	.datac(\SRRC_test|a1|sig_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[2]~4 .lut_mask = 16'h5050;
defparam \SRRC_test|anti_up_2[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N20
cycloneive_lcell_comb \SRRC_test|a1|sig_out[2]~21 (
// Equation(s):
// \SRRC_test|a1|sig_out[2]~21_combout  = ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a2  $ (\SRRC_test|a1|delay_p5[0][2]~q  $ (!\SRRC_test|a1|sig_out[1]~20 )))) # (GND)
// \SRRC_test|a1|sig_out[2]~22  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a2  & ((\SRRC_test|a1|delay_p5[0][2]~q ) # (!\SRRC_test|a1|sig_out[1]~20 ))) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a2  
// & (\SRRC_test|a1|delay_p5[0][2]~q  & !\SRRC_test|a1|sig_out[1]~20 )))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a2 ),
	.datab(\SRRC_test|a1|delay_p5[0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|sig_out[1]~20 ),
	.combout(\SRRC_test|a1|sig_out[2]~21_combout ),
	.cout(\SRRC_test|a1|sig_out[2]~22 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[2]~21 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|sig_out[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y45_N15
dffeas \SRRC_test|a1|sig_out[2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|sig_out[2]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[2] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N14
cycloneive_lcell_comb \SRRC_test|anti_up_2[3]~3 (
// Equation(s):
// \SRRC_test|anti_up_2[3]~3_combout  = (\SRRC_test|a1|sig_out [2] & !\SRRC_test|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|a1|sig_out [2]),
	.datad(\SRRC_test|count [0]),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[3]~3 .lut_mask = 16'h00F0;
defparam \SRRC_test|anti_up_2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N7
dffeas \SRRC_test|af2|delay_p2[0][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|anti_up_2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][3] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N10
cycloneive_lcell_comb \SRRC_test|af2|delay_p2[1][3]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p2[1][3]~feeder_combout  = \SRRC_test|af2|delay_p2[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p2[0][3]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p2[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][3]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p2[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N11
dffeas \SRRC_test|af2|delay_p2[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p2[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N22
cycloneive_lcell_comb \SRRC_test|a1|sig_out[3]~23 (
// Equation(s):
// \SRRC_test|a1|sig_out[3]~23_combout  = (\SRRC_test|a1|delay_p5[0][3]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3  & (\SRRC_test|a1|sig_out[2]~22  & VCC)) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3  & (!\SRRC_test|a1|sig_out[2]~22 )))) # (!\SRRC_test|a1|delay_p5[0][3]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3  & (!\SRRC_test|a1|sig_out[2]~22 )) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3  & ((\SRRC_test|a1|sig_out[2]~22 ) # (GND)))))
// \SRRC_test|a1|sig_out[3]~24  = CARRY((\SRRC_test|a1|delay_p5[0][3]~q  & (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3  & !\SRRC_test|a1|sig_out[2]~22 )) # (!\SRRC_test|a1|delay_p5[0][3]~q  & ((!\SRRC_test|a1|sig_out[2]~22 ) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3 ))))

	.dataa(\SRRC_test|a1|delay_p5[0][3]~q ),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|sig_out[2]~22 ),
	.combout(\SRRC_test|a1|sig_out[3]~23_combout ),
	.cout(\SRRC_test|a1|sig_out[3]~24 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[3]~23 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|sig_out[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y45_N5
dffeas \SRRC_test|a1|sig_out[3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|sig_out[3]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[3] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N4
cycloneive_lcell_comb \SRRC_test|anti_up_2[4]~2 (
// Equation(s):
// \SRRC_test|anti_up_2[4]~2_combout  = (\SRRC_test|a1|sig_out [3] & !\SRRC_test|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|a1|sig_out [3]),
	.datad(\SRRC_test|count [0]),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[4]~2 .lut_mask = 16'h00F0;
defparam \SRRC_test|anti_up_2[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N24
cycloneive_lcell_comb \SRRC_test|a1|sig_out[4]~25 (
// Equation(s):
// \SRRC_test|a1|sig_out[4]~25_combout  = ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a4  $ (\SRRC_test|a1|delay_p5[0][4]~q  $ (!\SRRC_test|a1|sig_out[3]~24 )))) # (GND)
// \SRRC_test|a1|sig_out[4]~26  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a4  & ((\SRRC_test|a1|delay_p5[0][4]~q ) # (!\SRRC_test|a1|sig_out[3]~24 ))) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a4  
// & (\SRRC_test|a1|delay_p5[0][4]~q  & !\SRRC_test|a1|sig_out[3]~24 )))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a4 ),
	.datab(\SRRC_test|a1|delay_p5[0][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|sig_out[3]~24 ),
	.combout(\SRRC_test|a1|sig_out[4]~25_combout ),
	.cout(\SRRC_test|a1|sig_out[4]~26 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[4]~25 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|sig_out[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y45_N3
dffeas \SRRC_test|a1|sig_out[4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|sig_out[4]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[4] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N2
cycloneive_lcell_comb \SRRC_test|anti_up_2[5]~1 (
// Equation(s):
// \SRRC_test|anti_up_2[5]~1_combout  = (\SRRC_test|a1|sig_out [4] & !\SRRC_test|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|a1|sig_out [4]),
	.datad(\SRRC_test|count [0]),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[5]~1 .lut_mask = 16'h00F0;
defparam \SRRC_test|anti_up_2[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N12
cycloneive_lcell_comb \SRRC_test|af2|delay_p2[0][5]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p2[0][5]~feeder_combout  = \SRRC_test|anti_up_2[5]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|anti_up_2[5]~1_combout ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p2[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][5]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p2[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N13
dffeas \SRRC_test|af2|delay_p2[0][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p2[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][5] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N0
cycloneive_lcell_comb \SRRC_test|af2|delay_p2[1][5]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p2[1][5]~feeder_combout  = \SRRC_test|af2|delay_p2[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p2[0][5]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p2[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][5]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p2[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N1
dffeas \SRRC_test|af2|delay_p2[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p2[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N26
cycloneive_lcell_comb \SRRC_test|a1|sig_out[5]~27 (
// Equation(s):
// \SRRC_test|a1|sig_out[5]~27_combout  = (\SRRC_test|a1|delay_p5[0][5]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5  & (\SRRC_test|a1|sig_out[4]~26  & VCC)) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5  & (!\SRRC_test|a1|sig_out[4]~26 )))) # (!\SRRC_test|a1|delay_p5[0][5]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5  & (!\SRRC_test|a1|sig_out[4]~26 )) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5  & ((\SRRC_test|a1|sig_out[4]~26 ) # (GND)))))
// \SRRC_test|a1|sig_out[5]~28  = CARRY((\SRRC_test|a1|delay_p5[0][5]~q  & (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5  & !\SRRC_test|a1|sig_out[4]~26 )) # (!\SRRC_test|a1|delay_p5[0][5]~q  & ((!\SRRC_test|a1|sig_out[4]~26 ) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5 ))))

	.dataa(\SRRC_test|a1|delay_p5[0][5]~q ),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|sig_out[4]~26 ),
	.combout(\SRRC_test|a1|sig_out[5]~27_combout ),
	.cout(\SRRC_test|a1|sig_out[5]~28 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[5]~27 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|sig_out[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y45_N9
dffeas \SRRC_test|a1|sig_out[5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|sig_out[5]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[5] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N8
cycloneive_lcell_comb \SRRC_test|anti_up_2[6]~0 (
// Equation(s):
// \SRRC_test|anti_up_2[6]~0_combout  = (\SRRC_test|a1|sig_out [5] & !\SRRC_test|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|a1|sig_out [5]),
	.datad(\SRRC_test|count [0]),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[6]~0 .lut_mask = 16'h00F0;
defparam \SRRC_test|anti_up_2[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N28
cycloneive_lcell_comb \SRRC_test|a1|sig_out[6]~29 (
// Equation(s):
// \SRRC_test|a1|sig_out[6]~29_combout  = ((\SRRC_test|a1|delay_p5[0][6]~q  $ (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a6  $ (!\SRRC_test|a1|sig_out[5]~28 )))) # (GND)
// \SRRC_test|a1|sig_out[6]~30  = CARRY((\SRRC_test|a1|delay_p5[0][6]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a6 ) # (!\SRRC_test|a1|sig_out[5]~28 ))) # (!\SRRC_test|a1|delay_p5[0][6]~q  & 
// (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a6  & !\SRRC_test|a1|sig_out[5]~28 )))

	.dataa(\SRRC_test|a1|delay_p5[0][6]~q ),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|sig_out[5]~28 ),
	.combout(\SRRC_test|a1|sig_out[6]~29_combout ),
	.cout(\SRRC_test|a1|sig_out[6]~30 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[6]~29 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|sig_out[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N30
cycloneive_lcell_comb \SRRC_test|a1|sig_out[7]~31 (
// Equation(s):
// \SRRC_test|a1|sig_out[7]~31_combout  = (\SRRC_test|a1|delay_p5[0][7]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7  & (\SRRC_test|a1|sig_out[6]~30  & VCC)) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7  & (!\SRRC_test|a1|sig_out[6]~30 )))) # (!\SRRC_test|a1|delay_p5[0][7]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7  & (!\SRRC_test|a1|sig_out[6]~30 )) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7  & ((\SRRC_test|a1|sig_out[6]~30 ) # (GND)))))
// \SRRC_test|a1|sig_out[7]~32  = CARRY((\SRRC_test|a1|delay_p5[0][7]~q  & (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7  & !\SRRC_test|a1|sig_out[6]~30 )) # (!\SRRC_test|a1|delay_p5[0][7]~q  & ((!\SRRC_test|a1|sig_out[6]~30 ) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7 ))))

	.dataa(\SRRC_test|a1|delay_p5[0][7]~q ),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|sig_out[6]~30 ),
	.combout(\SRRC_test|a1|sig_out[7]~31_combout ),
	.cout(\SRRC_test|a1|sig_out[7]~32 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[7]~31 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|sig_out[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y45_N31
dffeas \SRRC_test|a1|sig_out[7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|sig_out[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[7] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N6
cycloneive_lcell_comb \SRRC_test|anti_up_2[8]~7 (
// Equation(s):
// \SRRC_test|anti_up_2[8]~7_combout  = (!\SRRC_test|count [0] & \SRRC_test|a1|sig_out [7])

	.dataa(gnd),
	.datab(\SRRC_test|count [0]),
	.datac(gnd),
	.datad(\SRRC_test|a1|sig_out [7]),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[8]~7 .lut_mask = 16'h3300;
defparam \SRRC_test|anti_up_2[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N7
dffeas \SRRC_test|af2|delay_p2[0][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|anti_up_2[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][8] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N6
cycloneive_lcell_comb \SRRC_test|af2|delay_p2[1][8]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p2[1][8]~feeder_combout  = \SRRC_test|af2|delay_p2[0][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p2[0][8]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p2[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][8]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p2[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N7
dffeas \SRRC_test|af2|delay_p2[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p2[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneive_lcell_comb \SRRC_test|a1|sig_out[8]~33 (
// Equation(s):
// \SRRC_test|a1|sig_out[8]~33_combout  = ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a8  $ (\SRRC_test|a1|delay_p5[0][8]~q  $ (!\SRRC_test|a1|sig_out[7]~32 )))) # (GND)
// \SRRC_test|a1|sig_out[8]~34  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a8  & ((\SRRC_test|a1|delay_p5[0][8]~q ) # (!\SRRC_test|a1|sig_out[7]~32 ))) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a8  
// & (\SRRC_test|a1|delay_p5[0][8]~q  & !\SRRC_test|a1|sig_out[7]~32 )))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a8 ),
	.datab(\SRRC_test|a1|delay_p5[0][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|sig_out[7]~32 ),
	.combout(\SRRC_test|a1|sig_out[8]~33_combout ),
	.cout(\SRRC_test|a1|sig_out[8]~34 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[8]~33 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|sig_out[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
cycloneive_lcell_comb \SRRC_test|a1|sig_out[9]~35 (
// Equation(s):
// \SRRC_test|a1|sig_out[9]~35_combout  = (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9  & ((\SRRC_test|a1|delay_p5[0][9]~q  & (\SRRC_test|a1|sig_out[8]~34  & VCC)) # (!\SRRC_test|a1|delay_p5[0][9]~q  & (!\SRRC_test|a1|sig_out[8]~34 
// )))) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9  & ((\SRRC_test|a1|delay_p5[0][9]~q  & (!\SRRC_test|a1|sig_out[8]~34 )) # (!\SRRC_test|a1|delay_p5[0][9]~q  & ((\SRRC_test|a1|sig_out[8]~34 ) # (GND)))))
// \SRRC_test|a1|sig_out[9]~36  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9  & (!\SRRC_test|a1|delay_p5[0][9]~q  & !\SRRC_test|a1|sig_out[8]~34 )) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9  & 
// ((!\SRRC_test|a1|sig_out[8]~34 ) # (!\SRRC_test|a1|delay_p5[0][9]~q ))))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9 ),
	.datab(\SRRC_test|a1|delay_p5[0][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|sig_out[8]~34 ),
	.combout(\SRRC_test|a1|sig_out[9]~35_combout ),
	.cout(\SRRC_test|a1|sig_out[9]~36 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[9]~35 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|sig_out[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y44_N3
dffeas \SRRC_test|a1|sig_out[9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|sig_out[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[9] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N22
cycloneive_lcell_comb \SRRC_test|anti_up_2[10]~9 (
// Equation(s):
// \SRRC_test|anti_up_2[10]~9_combout  = (!\SRRC_test|count [0] & \SRRC_test|a1|sig_out [9])

	.dataa(\SRRC_test|count [0]),
	.datab(gnd),
	.datac(\SRRC_test|a1|sig_out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[10]~9 .lut_mask = 16'h5050;
defparam \SRRC_test|anti_up_2[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N23
dffeas \SRRC_test|af2|delay_p2[0][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|anti_up_2[10]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][10] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N26
cycloneive_lcell_comb \SRRC_test|af2|delay_p2[1][10]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p2[1][10]~feeder_combout  = \SRRC_test|af2|delay_p2[0][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p2[0][10]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p2[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][10]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p2[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N27
dffeas \SRRC_test|af2|delay_p2[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p2[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
cycloneive_lcell_comb \SRRC_test|a1|sig_out[10]~37 (
// Equation(s):
// \SRRC_test|a1|sig_out[10]~37_combout  = ((\SRRC_test|a1|delay_p5[0][10]~q  $ (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a10  $ (!\SRRC_test|a1|sig_out[9]~36 )))) # (GND)
// \SRRC_test|a1|sig_out[10]~38  = CARRY((\SRRC_test|a1|delay_p5[0][10]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a10 ) # (!\SRRC_test|a1|sig_out[9]~36 ))) # (!\SRRC_test|a1|delay_p5[0][10]~q  & 
// (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a10  & !\SRRC_test|a1|sig_out[9]~36 )))

	.dataa(\SRRC_test|a1|delay_p5[0][10]~q ),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|sig_out[9]~36 ),
	.combout(\SRRC_test|a1|sig_out[10]~37_combout ),
	.cout(\SRRC_test|a1|sig_out[10]~38 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[10]~37 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|sig_out[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y44_N5
dffeas \SRRC_test|a1|sig_out[10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|sig_out[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[10] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N28
cycloneive_lcell_comb \SRRC_test|anti_up_2[11]~10 (
// Equation(s):
// \SRRC_test|anti_up_2[11]~10_combout  = (\SRRC_test|a1|sig_out [10] & !\SRRC_test|count [0])

	.dataa(gnd),
	.datab(\SRRC_test|a1|sig_out [10]),
	.datac(\SRRC_test|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[11]~10 .lut_mask = 16'h0C0C;
defparam \SRRC_test|anti_up_2[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
cycloneive_lcell_comb \SRRC_test|a1|sig_out[11]~39 (
// Equation(s):
// \SRRC_test|a1|sig_out[11]~39_combout  = (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11  & ((\SRRC_test|a1|delay_p5[0][11]~q  & (\SRRC_test|a1|sig_out[10]~38  & VCC)) # (!\SRRC_test|a1|delay_p5[0][11]~q  & 
// (!\SRRC_test|a1|sig_out[10]~38 )))) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11  & ((\SRRC_test|a1|delay_p5[0][11]~q  & (!\SRRC_test|a1|sig_out[10]~38 )) # (!\SRRC_test|a1|delay_p5[0][11]~q  & ((\SRRC_test|a1|sig_out[10]~38 ) 
// # (GND)))))
// \SRRC_test|a1|sig_out[11]~40  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11  & (!\SRRC_test|a1|delay_p5[0][11]~q  & !\SRRC_test|a1|sig_out[10]~38 )) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11 
//  & ((!\SRRC_test|a1|sig_out[10]~38 ) # (!\SRRC_test|a1|delay_p5[0][11]~q ))))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11 ),
	.datab(\SRRC_test|a1|delay_p5[0][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|sig_out[10]~38 ),
	.combout(\SRRC_test|a1|sig_out[11]~39_combout ),
	.cout(\SRRC_test|a1|sig_out[11]~40 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[11]~39 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|sig_out[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y44_N7
dffeas \SRRC_test|a1|sig_out[11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|sig_out[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[11] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N24
cycloneive_lcell_comb \SRRC_test|anti_up_2[12]~11 (
// Equation(s):
// \SRRC_test|anti_up_2[12]~11_combout  = (!\SRRC_test|count [0] & \SRRC_test|a1|sig_out [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|count [0]),
	.datad(\SRRC_test|a1|sig_out [11]),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[12]~11 .lut_mask = 16'h0F00;
defparam \SRRC_test|anti_up_2[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N25
dffeas \SRRC_test|af2|delay_p2[0][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|anti_up_2[12]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][12] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N31
dffeas \SRRC_test|af2|delay_p2[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p2[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneive_lcell_comb \SRRC_test|a1|sig_out[12]~41 (
// Equation(s):
// \SRRC_test|a1|sig_out[12]~41_combout  = ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a12  $ (\SRRC_test|a1|delay_p5[0][12]~q  $ (!\SRRC_test|a1|sig_out[11]~40 )))) # (GND)
// \SRRC_test|a1|sig_out[12]~42  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a12  & ((\SRRC_test|a1|delay_p5[0][12]~q ) # (!\SRRC_test|a1|sig_out[11]~40 ))) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a12  & (\SRRC_test|a1|delay_p5[0][12]~q  & !\SRRC_test|a1|sig_out[11]~40 )))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a12 ),
	.datab(\SRRC_test|a1|delay_p5[0][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|sig_out[11]~40 ),
	.combout(\SRRC_test|a1|sig_out[12]~41_combout ),
	.cout(\SRRC_test|a1|sig_out[12]~42 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[12]~41 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|sig_out[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
cycloneive_lcell_comb \SRRC_test|a1|sig_out[13]~43 (
// Equation(s):
// \SRRC_test|a1|sig_out[13]~43_combout  = (\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a13  & ((\SRRC_test|a1|delay_p5[0][13]~q  & (\SRRC_test|a1|sig_out[12]~42  & VCC)) # (!\SRRC_test|a1|delay_p5[0][13]~q  & 
// (!\SRRC_test|a1|sig_out[12]~42 )))) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a13  & ((\SRRC_test|a1|delay_p5[0][13]~q  & (!\SRRC_test|a1|sig_out[12]~42 )) # (!\SRRC_test|a1|delay_p5[0][13]~q  & ((\SRRC_test|a1|sig_out[12]~42 ) 
// # (GND)))))
// \SRRC_test|a1|sig_out[13]~44  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a13  & (!\SRRC_test|a1|delay_p5[0][13]~q  & !\SRRC_test|a1|sig_out[12]~42 )) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a13 
//  & ((!\SRRC_test|a1|sig_out[12]~42 ) # (!\SRRC_test|a1|delay_p5[0][13]~q ))))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a13 ),
	.datab(\SRRC_test|a1|delay_p5[0][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|sig_out[12]~42 ),
	.combout(\SRRC_test|a1|sig_out[13]~43_combout ),
	.cout(\SRRC_test|a1|sig_out[13]~44 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[13]~43 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|sig_out[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneive_lcell_comb \SRRC_test|a1|sig_out[14]~45 (
// Equation(s):
// \SRRC_test|a1|sig_out[14]~45_combout  = ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a14  $ (\SRRC_test|a1|delay_p5[0][14]~q  $ (!\SRRC_test|a1|sig_out[13]~44 )))) # (GND)
// \SRRC_test|a1|sig_out[14]~46  = CARRY((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a14  & ((\SRRC_test|a1|delay_p5[0][14]~q ) # (!\SRRC_test|a1|sig_out[13]~44 ))) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a14  & (\SRRC_test|a1|delay_p5[0][14]~q  & !\SRRC_test|a1|sig_out[13]~44 )))

	.dataa(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a14 ),
	.datab(\SRRC_test|a1|delay_p5[0][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|sig_out[13]~44 ),
	.combout(\SRRC_test|a1|sig_out[14]~45_combout ),
	.cout(\SRRC_test|a1|sig_out[14]~46 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[14]~45 .lut_mask = 16'h698E;
defparam \SRRC_test|a1|sig_out[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y44_N13
dffeas \SRRC_test|a1|sig_out[14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|sig_out[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[14] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneive_lcell_comb \SRRC_test|anti_up_2[15]~14 (
// Equation(s):
// \SRRC_test|anti_up_2[15]~14_combout  = (!\SRRC_test|count [0] & \SRRC_test|a1|sig_out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|count [0]),
	.datad(\SRRC_test|a1|sig_out [14]),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[15]~14 .lut_mask = 16'h0F00;
defparam \SRRC_test|anti_up_2[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N27
dffeas \SRRC_test|af2|delay_p2[0][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|anti_up_2[15]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][15] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N29
dffeas \SRRC_test|af2|delay_p2[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p2[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
cycloneive_lcell_comb \SRRC_test|a1|sig_out[15]~47 (
// Equation(s):
// \SRRC_test|a1|sig_out[15]~47_combout  = (\SRRC_test|a1|delay_p5[0][15]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a15  & (\SRRC_test|a1|sig_out[14]~46  & VCC)) # 
// (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a15  & (!\SRRC_test|a1|sig_out[14]~46 )))) # (!\SRRC_test|a1|delay_p5[0][15]~q  & ((\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a15  & (!\SRRC_test|a1|sig_out[14]~46 
// )) # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a15  & ((\SRRC_test|a1|sig_out[14]~46 ) # (GND)))))
// \SRRC_test|a1|sig_out[15]~48  = CARRY((\SRRC_test|a1|delay_p5[0][15]~q  & (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a15  & !\SRRC_test|a1|sig_out[14]~46 )) # (!\SRRC_test|a1|delay_p5[0][15]~q  & ((!\SRRC_test|a1|sig_out[14]~46 ) 
// # (!\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a15 ))))

	.dataa(\SRRC_test|a1|delay_p5[0][15]~q ),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a1|sig_out[14]~46 ),
	.combout(\SRRC_test|a1|sig_out[15]~47_combout ),
	.cout(\SRRC_test|a1|sig_out[15]~48 ));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[15]~47 .lut_mask = 16'h9617;
defparam \SRRC_test|a1|sig_out[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \SRRC_test|a1|sig_out[16]~49 (
// Equation(s):
// \SRRC_test|a1|sig_out[16]~49_combout  = \SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a16  $ (\SRRC_test|a1|sig_out[15]~48  $ (!\SRRC_test|a1|delay_p5[0][16]~q ))

	.dataa(gnd),
	.datab(\SRRC_test|a1|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a16 ),
	.datac(gnd),
	.datad(\SRRC_test|a1|delay_p5[0][16]~q ),
	.cin(\SRRC_test|a1|sig_out[15]~48 ),
	.combout(\SRRC_test|a1|sig_out[16]~49_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[16]~49 .lut_mask = 16'h3CC3;
defparam \SRRC_test|a1|sig_out[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y44_N17
dffeas \SRRC_test|a1|sig_out[16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|sig_out[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[16] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N30
cycloneive_lcell_comb \SRRC_test|anti_up_2[17]~16 (
// Equation(s):
// \SRRC_test|anti_up_2[17]~16_combout  = (!\SRRC_test|count [0] & \SRRC_test|a1|sig_out [16])

	.dataa(\SRRC_test|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a1|sig_out [16]),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[17]~16 .lut_mask = 16'h5500;
defparam \SRRC_test|anti_up_2[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N31
dffeas \SRRC_test|af2|delay_p2[0][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|anti_up_2[17]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][17] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N20
cycloneive_lcell_comb \SRRC_test|af2|delay_p2[1][17]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p2[1][17]~feeder_combout  = \SRRC_test|af2|delay_p2[0][17]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p2[0][17]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p2[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][17]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p2[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N21
dffeas \SRRC_test|af2|delay_p2[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p2[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][17] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X71_Y44_N0
cycloneive_mac_mult \SRRC_test|af2|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|af2|adder_2[17]~34_combout ,\SRRC_test|af2|adder_2[16]~32_combout ,\SRRC_test|af2|adder_2[15]~30_combout ,\SRRC_test|af2|adder_2[14]~28_combout ,\SRRC_test|af2|adder_2[13]~26_combout ,\SRRC_test|af2|adder_2[12]~24_combout ,
\SRRC_test|af2|adder_2[11]~22_combout ,\SRRC_test|af2|adder_2[10]~20_combout ,\SRRC_test|af2|adder_2[9]~18_combout ,\SRRC_test|af2|adder_2[8]~16_combout ,\SRRC_test|af2|adder_2[7]~14_combout ,\SRRC_test|af2|adder_2[6]~12_combout ,
\SRRC_test|af2|adder_2[5]~10_combout ,\SRRC_test|af2|adder_2[4]~8_combout ,\SRRC_test|af2|adder_2[3]~6_combout ,\SRRC_test|af2|adder_2[2]~4_combout ,\SRRC_test|af2|adder_2[1]~2_combout ,\SRRC_test|af2|adder_2[0]~0_combout }),
	.datab({gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,vcc,vcc,gnd,vcc,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|af2|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|af2|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \SRRC_test|af2|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \SRRC_test|af2|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \SRRC_test|af2|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \SRRC_test|af2|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \SRRC_test|af2|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y44_N2
cycloneive_mac_out \SRRC_test|af2|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\SRRC_test|af2|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|af2|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|af2|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \SRRC_test|af2|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: FF_X52_Y44_N15
dffeas \SRRC_test|a1|sig_out[15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|sig_out[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[15] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneive_lcell_comb \SRRC_test|anti_up_2[16]~15 (
// Equation(s):
// \SRRC_test|anti_up_2[16]~15_combout  = (!\SRRC_test|count [0] & \SRRC_test|a1|sig_out [15])

	.dataa(gnd),
	.datab(\SRRC_test|count [0]),
	.datac(\SRRC_test|a1|sig_out [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[16]~15 .lut_mask = 16'h3030;
defparam \SRRC_test|anti_up_2[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N21
dffeas \SRRC_test|af2|delay_p2[0][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|anti_up_2[16]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][16] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
cycloneive_lcell_comb \SRRC_test|af2|delay_p2[1][16]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p2[1][16]~feeder_combout  = \SRRC_test|af2|delay_p2[0][16]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p2[0][16]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p2[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][16]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p2[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N23
dffeas \SRRC_test|af2|delay_p2[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p2[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N11
dffeas \SRRC_test|a1|sig_out[13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|sig_out[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[13] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N18
cycloneive_lcell_comb \SRRC_test|anti_up_2[14]~13 (
// Equation(s):
// \SRRC_test|anti_up_2[14]~13_combout  = (!\SRRC_test|count [0] & \SRRC_test|a1|sig_out [13])

	.dataa(\SRRC_test|count [0]),
	.datab(gnd),
	.datac(\SRRC_test|a1|sig_out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[14]~13 .lut_mask = 16'h5050;
defparam \SRRC_test|anti_up_2[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N19
dffeas \SRRC_test|af2|delay_p2[0][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|anti_up_2[14]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][14] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N18
cycloneive_lcell_comb \SRRC_test|af2|delay_p2[1][14]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p2[1][14]~feeder_combout  = \SRRC_test|af2|delay_p2[0][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p2[0][14]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p2[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][14]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p2[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N19
dffeas \SRRC_test|af2|delay_p2[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p2[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N9
dffeas \SRRC_test|a1|sig_out[12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|sig_out[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[12] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N20
cycloneive_lcell_comb \SRRC_test|anti_up_2[13]~12 (
// Equation(s):
// \SRRC_test|anti_up_2[13]~12_combout  = (\SRRC_test|a1|sig_out [12] & !\SRRC_test|count [0])

	.dataa(\SRRC_test|a1|sig_out [12]),
	.datab(gnd),
	.datac(\SRRC_test|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[13]~12 .lut_mask = 16'h0A0A;
defparam \SRRC_test|anti_up_2[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N21
dffeas \SRRC_test|af2|delay_p2[0][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|anti_up_2[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][13] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N24
cycloneive_lcell_comb \SRRC_test|af2|delay_p2[1][13]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p2[1][13]~feeder_combout  = \SRRC_test|af2|delay_p2[0][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p2[0][13]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p2[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][13]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p2[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N25
dffeas \SRRC_test|af2|delay_p2[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p2[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N29
dffeas \SRRC_test|af2|delay_p2[0][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|anti_up_2[11]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][11] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N29
dffeas \SRRC_test|af2|delay_p2[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p2[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N1
dffeas \SRRC_test|a1|sig_out[8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a1|sig_out[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[8] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneive_lcell_comb \SRRC_test|anti_up_2[9]~8 (
// Equation(s):
// \SRRC_test|anti_up_2[9]~8_combout  = (!\SRRC_test|count [0] & \SRRC_test|a1|sig_out [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|count [0]),
	.datad(\SRRC_test|a1|sig_out [8]),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[9]~8 .lut_mask = 16'h0F00;
defparam \SRRC_test|anti_up_2[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N25
dffeas \SRRC_test|af2|delay_p2[0][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|anti_up_2[9]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][9] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
cycloneive_lcell_comb \SRRC_test|af2|delay_p2[1][9]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p2[1][9]~feeder_combout  = \SRRC_test|af2|delay_p2[0][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p2[0][9]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p2[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][9]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p2[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N19
dffeas \SRRC_test|af2|delay_p2[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p2[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N3
dffeas \SRRC_test|a1|sig_out[6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a1|sig_out[6]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRRC_test|cb1|counter [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a1|sig_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a1|sig_out[6] .is_wysiwyg = "true";
defparam \SRRC_test|a1|sig_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N2
cycloneive_lcell_comb \SRRC_test|anti_up_2[7]~6 (
// Equation(s):
// \SRRC_test|anti_up_2[7]~6_combout  = (\SRRC_test|a1|sig_out [6] & !\SRRC_test|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|a1|sig_out [6]),
	.datad(\SRRC_test|count [0]),
	.cin(gnd),
	.combout(\SRRC_test|anti_up_2[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|anti_up_2[7]~6 .lut_mask = 16'h00F0;
defparam \SRRC_test|anti_up_2[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N12
cycloneive_lcell_comb \SRRC_test|af2|delay_p2[0][7]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p2[0][7]~feeder_combout  = \SRRC_test|anti_up_2[7]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|anti_up_2[7]~6_combout ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p2[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][7]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p2[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N13
dffeas \SRRC_test|af2|delay_p2[0][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p2[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][7] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N4
cycloneive_lcell_comb \SRRC_test|af2|delay_p2[1][7]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p2[1][7]~feeder_combout  = \SRRC_test|af2|delay_p2[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p2[0][7]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p2[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][7]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p2[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N5
dffeas \SRRC_test|af2|delay_p2[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p2[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N9
dffeas \SRRC_test|af2|delay_p2[0][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|anti_up_2[6]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][6] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N1
dffeas \SRRC_test|af2|delay_p2[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p2[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N11
dffeas \SRRC_test|af2|delay_p2[0][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|anti_up_2[4]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][4] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N2
cycloneive_lcell_comb \SRRC_test|af2|delay_p2[1][4]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p2[1][4]~feeder_combout  = \SRRC_test|af2|delay_p2[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p2[0][4]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p2[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][4]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p2[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N3
dffeas \SRRC_test|af2|delay_p2[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p2[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N26
cycloneive_lcell_comb \SRRC_test|af2|delay_p2[0][2]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p2[0][2]~feeder_combout  = \SRRC_test|anti_up_2[2]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|anti_up_2[2]~4_combout ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p2[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][2]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p2[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N27
dffeas \SRRC_test|af2|delay_p2[0][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p2[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[0][2] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N31
dffeas \SRRC_test|af2|delay_p2[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p2[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N20
cycloneive_lcell_comb \SRRC_test|af2|delay_p1[0][1]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p1[0][1]~feeder_combout  = \SRRC_test|anti_up_2[1]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|anti_up_2[1]~5_combout ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p1[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p1[0][1]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p1[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N21
dffeas \SRRC_test|af2|delay_p1[0][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p1[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p1[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p1[0][1] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p1[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N24
cycloneive_lcell_comb \SRRC_test|af2|delay_p2[1][1]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p2[1][1]~feeder_combout  = \SRRC_test|af2|delay_p1[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p1[0][1]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p2[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][1]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p2[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N25
dffeas \SRRC_test|af2|delay_p2[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p2[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p2[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p2[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p2[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N14
cycloneive_lcell_comb \SRRC_test|af2|delay_p3[0][0]~1 (
// Equation(s):
// \SRRC_test|af2|delay_p3[0][0]~1_combout  = (\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT17  & (\SRRC_test|af2|delay_p2[1][1]~q  $ (VCC))) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT17  & (\SRRC_test|af2|delay_p2[1][1]~q  & VCC))
// \SRRC_test|af2|delay_p3[0][0]~2  = CARRY((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT17  & \SRRC_test|af2|delay_p2[1][1]~q ))

	.dataa(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\SRRC_test|af2|delay_p2[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p3[0][0]~1_combout ),
	.cout(\SRRC_test|af2|delay_p3[0][0]~2 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[0][0]~1 .lut_mask = 16'h6688;
defparam \SRRC_test|af2|delay_p3[0][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N16
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[1]~17 (
// Equation(s):
// \SRRC_test|af2|pipe_1[1]~17_combout  = (\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\SRRC_test|af2|delay_p2[1][2]~q  & (\SRRC_test|af2|delay_p3[0][0]~2  & VCC)) # (!\SRRC_test|af2|delay_p2[1][2]~q  & (!\SRRC_test|af2|delay_p3[0][0]~2 )))) 
// # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\SRRC_test|af2|delay_p2[1][2]~q  & (!\SRRC_test|af2|delay_p3[0][0]~2 )) # (!\SRRC_test|af2|delay_p2[1][2]~q  & ((\SRRC_test|af2|delay_p3[0][0]~2 ) # (GND)))))
// \SRRC_test|af2|pipe_1[1]~18  = CARRY((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT18  & (!\SRRC_test|af2|delay_p2[1][2]~q  & !\SRRC_test|af2|delay_p3[0][0]~2 )) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// ((!\SRRC_test|af2|delay_p3[0][0]~2 ) # (!\SRRC_test|af2|delay_p2[1][2]~q ))))

	.dataa(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\SRRC_test|af2|delay_p2[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p3[0][0]~2 ),
	.combout(\SRRC_test|af2|pipe_1[1]~17_combout ),
	.cout(\SRRC_test|af2|pipe_1[1]~18 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[1]~17 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|pipe_1[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N18
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[2]~19 (
// Equation(s):
// \SRRC_test|af2|pipe_1[2]~19_combout  = ((\SRRC_test|af2|delay_p2[1][3]~q  $ (\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT19  $ (!\SRRC_test|af2|pipe_1[1]~18 )))) # (GND)
// \SRRC_test|af2|pipe_1[2]~20  = CARRY((\SRRC_test|af2|delay_p2[1][3]~q  & ((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT19 ) # (!\SRRC_test|af2|pipe_1[1]~18 ))) # (!\SRRC_test|af2|delay_p2[1][3]~q  & 
// (\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT19  & !\SRRC_test|af2|pipe_1[1]~18 )))

	.dataa(\SRRC_test|af2|delay_p2[1][3]~q ),
	.datab(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_1[1]~18 ),
	.combout(\SRRC_test|af2|pipe_1[2]~19_combout ),
	.cout(\SRRC_test|af2|pipe_1[2]~20 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[2]~19 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|pipe_1[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N20
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[3]~21 (
// Equation(s):
// \SRRC_test|af2|pipe_1[3]~21_combout  = (\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\SRRC_test|af2|delay_p2[1][4]~q  & (\SRRC_test|af2|pipe_1[2]~20  & VCC)) # (!\SRRC_test|af2|delay_p2[1][4]~q  & (!\SRRC_test|af2|pipe_1[2]~20 )))) # 
// (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\SRRC_test|af2|delay_p2[1][4]~q  & (!\SRRC_test|af2|pipe_1[2]~20 )) # (!\SRRC_test|af2|delay_p2[1][4]~q  & ((\SRRC_test|af2|pipe_1[2]~20 ) # (GND)))))
// \SRRC_test|af2|pipe_1[3]~22  = CARRY((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT20  & (!\SRRC_test|af2|delay_p2[1][4]~q  & !\SRRC_test|af2|pipe_1[2]~20 )) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT20  & 
// ((!\SRRC_test|af2|pipe_1[2]~20 ) # (!\SRRC_test|af2|delay_p2[1][4]~q ))))

	.dataa(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\SRRC_test|af2|delay_p2[1][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_1[2]~20 ),
	.combout(\SRRC_test|af2|pipe_1[3]~21_combout ),
	.cout(\SRRC_test|af2|pipe_1[3]~22 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[3]~21 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|pipe_1[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N22
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[4]~23 (
// Equation(s):
// \SRRC_test|af2|pipe_1[4]~23_combout  = ((\SRRC_test|af2|delay_p2[1][5]~q  $ (\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT21  $ (!\SRRC_test|af2|pipe_1[3]~22 )))) # (GND)
// \SRRC_test|af2|pipe_1[4]~24  = CARRY((\SRRC_test|af2|delay_p2[1][5]~q  & ((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT21 ) # (!\SRRC_test|af2|pipe_1[3]~22 ))) # (!\SRRC_test|af2|delay_p2[1][5]~q  & 
// (\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT21  & !\SRRC_test|af2|pipe_1[3]~22 )))

	.dataa(\SRRC_test|af2|delay_p2[1][5]~q ),
	.datab(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_1[3]~22 ),
	.combout(\SRRC_test|af2|pipe_1[4]~23_combout ),
	.cout(\SRRC_test|af2|pipe_1[4]~24 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[4]~23 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|pipe_1[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N24
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[5]~25 (
// Equation(s):
// \SRRC_test|af2|pipe_1[5]~25_combout  = (\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\SRRC_test|af2|delay_p2[1][6]~q  & (\SRRC_test|af2|pipe_1[4]~24  & VCC)) # (!\SRRC_test|af2|delay_p2[1][6]~q  & (!\SRRC_test|af2|pipe_1[4]~24 )))) # 
// (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\SRRC_test|af2|delay_p2[1][6]~q  & (!\SRRC_test|af2|pipe_1[4]~24 )) # (!\SRRC_test|af2|delay_p2[1][6]~q  & ((\SRRC_test|af2|pipe_1[4]~24 ) # (GND)))))
// \SRRC_test|af2|pipe_1[5]~26  = CARRY((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT22  & (!\SRRC_test|af2|delay_p2[1][6]~q  & !\SRRC_test|af2|pipe_1[4]~24 )) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT22  & 
// ((!\SRRC_test|af2|pipe_1[4]~24 ) # (!\SRRC_test|af2|delay_p2[1][6]~q ))))

	.dataa(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\SRRC_test|af2|delay_p2[1][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_1[4]~24 ),
	.combout(\SRRC_test|af2|pipe_1[5]~25_combout ),
	.cout(\SRRC_test|af2|pipe_1[5]~26 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[5]~25 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|pipe_1[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N26
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[6]~27 (
// Equation(s):
// \SRRC_test|af2|pipe_1[6]~27_combout  = ((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT23  $ (\SRRC_test|af2|delay_p2[1][7]~q  $ (!\SRRC_test|af2|pipe_1[5]~26 )))) # (GND)
// \SRRC_test|af2|pipe_1[6]~28  = CARRY((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\SRRC_test|af2|delay_p2[1][7]~q ) # (!\SRRC_test|af2|pipe_1[5]~26 ))) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// (\SRRC_test|af2|delay_p2[1][7]~q  & !\SRRC_test|af2|pipe_1[5]~26 )))

	.dataa(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\SRRC_test|af2|delay_p2[1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_1[5]~26 ),
	.combout(\SRRC_test|af2|pipe_1[6]~27_combout ),
	.cout(\SRRC_test|af2|pipe_1[6]~28 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[6]~27 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|pipe_1[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N28
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[7]~29 (
// Equation(s):
// \SRRC_test|af2|pipe_1[7]~29_combout  = (\SRRC_test|af2|delay_p2[1][8]~q  & ((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT24  & (\SRRC_test|af2|pipe_1[6]~28  & VCC)) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT24  & 
// (!\SRRC_test|af2|pipe_1[6]~28 )))) # (!\SRRC_test|af2|delay_p2[1][8]~q  & ((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT24  & (!\SRRC_test|af2|pipe_1[6]~28 )) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT24  & 
// ((\SRRC_test|af2|pipe_1[6]~28 ) # (GND)))))
// \SRRC_test|af2|pipe_1[7]~30  = CARRY((\SRRC_test|af2|delay_p2[1][8]~q  & (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT24  & !\SRRC_test|af2|pipe_1[6]~28 )) # (!\SRRC_test|af2|delay_p2[1][8]~q  & ((!\SRRC_test|af2|pipe_1[6]~28 ) # 
// (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT24 ))))

	.dataa(\SRRC_test|af2|delay_p2[1][8]~q ),
	.datab(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_1[6]~28 ),
	.combout(\SRRC_test|af2|pipe_1[7]~29_combout ),
	.cout(\SRRC_test|af2|pipe_1[7]~30 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[7]~29 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|pipe_1[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N30
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[8]~31 (
// Equation(s):
// \SRRC_test|af2|pipe_1[8]~31_combout  = ((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT25  $ (\SRRC_test|af2|delay_p2[1][9]~q  $ (!\SRRC_test|af2|pipe_1[7]~30 )))) # (GND)
// \SRRC_test|af2|pipe_1[8]~32  = CARRY((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\SRRC_test|af2|delay_p2[1][9]~q ) # (!\SRRC_test|af2|pipe_1[7]~30 ))) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// (\SRRC_test|af2|delay_p2[1][9]~q  & !\SRRC_test|af2|pipe_1[7]~30 )))

	.dataa(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\SRRC_test|af2|delay_p2[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_1[7]~30 ),
	.combout(\SRRC_test|af2|pipe_1[8]~31_combout ),
	.cout(\SRRC_test|af2|pipe_1[8]~32 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[8]~31 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|pipe_1[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N0
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[9]~33 (
// Equation(s):
// \SRRC_test|af2|pipe_1[9]~33_combout  = (\SRRC_test|af2|delay_p2[1][10]~q  & ((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT26  & (\SRRC_test|af2|pipe_1[8]~32  & VCC)) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT26  & 
// (!\SRRC_test|af2|pipe_1[8]~32 )))) # (!\SRRC_test|af2|delay_p2[1][10]~q  & ((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT26  & (!\SRRC_test|af2|pipe_1[8]~32 )) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT26  & 
// ((\SRRC_test|af2|pipe_1[8]~32 ) # (GND)))))
// \SRRC_test|af2|pipe_1[9]~34  = CARRY((\SRRC_test|af2|delay_p2[1][10]~q  & (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT26  & !\SRRC_test|af2|pipe_1[8]~32 )) # (!\SRRC_test|af2|delay_p2[1][10]~q  & ((!\SRRC_test|af2|pipe_1[8]~32 ) # 
// (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT26 ))))

	.dataa(\SRRC_test|af2|delay_p2[1][10]~q ),
	.datab(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_1[8]~32 ),
	.combout(\SRRC_test|af2|pipe_1[9]~33_combout ),
	.cout(\SRRC_test|af2|pipe_1[9]~34 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[9]~33 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|pipe_1[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N2
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[10]~35 (
// Equation(s):
// \SRRC_test|af2|pipe_1[10]~35_combout  = ((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT27  $ (\SRRC_test|af2|delay_p2[1][11]~q  $ (!\SRRC_test|af2|pipe_1[9]~34 )))) # (GND)
// \SRRC_test|af2|pipe_1[10]~36  = CARRY((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\SRRC_test|af2|delay_p2[1][11]~q ) # (!\SRRC_test|af2|pipe_1[9]~34 ))) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// (\SRRC_test|af2|delay_p2[1][11]~q  & !\SRRC_test|af2|pipe_1[9]~34 )))

	.dataa(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\SRRC_test|af2|delay_p2[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_1[9]~34 ),
	.combout(\SRRC_test|af2|pipe_1[10]~35_combout ),
	.cout(\SRRC_test|af2|pipe_1[10]~36 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[10]~35 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|pipe_1[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N4
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[11]~37 (
// Equation(s):
// \SRRC_test|af2|pipe_1[11]~37_combout  = (\SRRC_test|af2|delay_p2[1][12]~q  & ((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT28  & (\SRRC_test|af2|pipe_1[10]~36  & VCC)) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT28  & 
// (!\SRRC_test|af2|pipe_1[10]~36 )))) # (!\SRRC_test|af2|delay_p2[1][12]~q  & ((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT28  & (!\SRRC_test|af2|pipe_1[10]~36 )) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT28  & 
// ((\SRRC_test|af2|pipe_1[10]~36 ) # (GND)))))
// \SRRC_test|af2|pipe_1[11]~38  = CARRY((\SRRC_test|af2|delay_p2[1][12]~q  & (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT28  & !\SRRC_test|af2|pipe_1[10]~36 )) # (!\SRRC_test|af2|delay_p2[1][12]~q  & ((!\SRRC_test|af2|pipe_1[10]~36 ) # 
// (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT28 ))))

	.dataa(\SRRC_test|af2|delay_p2[1][12]~q ),
	.datab(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_1[10]~36 ),
	.combout(\SRRC_test|af2|pipe_1[11]~37_combout ),
	.cout(\SRRC_test|af2|pipe_1[11]~38 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[11]~37 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|pipe_1[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N6
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[12]~39 (
// Equation(s):
// \SRRC_test|af2|pipe_1[12]~39_combout  = ((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT29  $ (\SRRC_test|af2|delay_p2[1][13]~q  $ (!\SRRC_test|af2|pipe_1[11]~38 )))) # (GND)
// \SRRC_test|af2|pipe_1[12]~40  = CARRY((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\SRRC_test|af2|delay_p2[1][13]~q ) # (!\SRRC_test|af2|pipe_1[11]~38 ))) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// (\SRRC_test|af2|delay_p2[1][13]~q  & !\SRRC_test|af2|pipe_1[11]~38 )))

	.dataa(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\SRRC_test|af2|delay_p2[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_1[11]~38 ),
	.combout(\SRRC_test|af2|pipe_1[12]~39_combout ),
	.cout(\SRRC_test|af2|pipe_1[12]~40 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[12]~39 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|pipe_1[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N8
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[13]~41 (
// Equation(s):
// \SRRC_test|af2|pipe_1[13]~41_combout  = (\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\SRRC_test|af2|delay_p2[1][14]~q  & (\SRRC_test|af2|pipe_1[12]~40  & VCC)) # (!\SRRC_test|af2|delay_p2[1][14]~q  & (!\SRRC_test|af2|pipe_1[12]~40 )))) # 
// (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\SRRC_test|af2|delay_p2[1][14]~q  & (!\SRRC_test|af2|pipe_1[12]~40 )) # (!\SRRC_test|af2|delay_p2[1][14]~q  & ((\SRRC_test|af2|pipe_1[12]~40 ) # (GND)))))
// \SRRC_test|af2|pipe_1[13]~42  = CARRY((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT30  & (!\SRRC_test|af2|delay_p2[1][14]~q  & !\SRRC_test|af2|pipe_1[12]~40 )) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT30  & 
// ((!\SRRC_test|af2|pipe_1[12]~40 ) # (!\SRRC_test|af2|delay_p2[1][14]~q ))))

	.dataa(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\SRRC_test|af2|delay_p2[1][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_1[12]~40 ),
	.combout(\SRRC_test|af2|pipe_1[13]~41_combout ),
	.cout(\SRRC_test|af2|pipe_1[13]~42 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[13]~41 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|pipe_1[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N10
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[14]~43 (
// Equation(s):
// \SRRC_test|af2|pipe_1[14]~43_combout  = ((\SRRC_test|af2|delay_p2[1][15]~q  $ (\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT31  $ (!\SRRC_test|af2|pipe_1[13]~42 )))) # (GND)
// \SRRC_test|af2|pipe_1[14]~44  = CARRY((\SRRC_test|af2|delay_p2[1][15]~q  & ((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT31 ) # (!\SRRC_test|af2|pipe_1[13]~42 ))) # (!\SRRC_test|af2|delay_p2[1][15]~q  & 
// (\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT31  & !\SRRC_test|af2|pipe_1[13]~42 )))

	.dataa(\SRRC_test|af2|delay_p2[1][15]~q ),
	.datab(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_1[13]~42 ),
	.combout(\SRRC_test|af2|pipe_1[14]~43_combout ),
	.cout(\SRRC_test|af2|pipe_1[14]~44 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[14]~43 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|pipe_1[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N12
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[15]~45 (
// Equation(s):
// \SRRC_test|af2|pipe_1[15]~45_combout  = (\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT32  & ((\SRRC_test|af2|delay_p2[1][16]~q  & (\SRRC_test|af2|pipe_1[14]~44  & VCC)) # (!\SRRC_test|af2|delay_p2[1][16]~q  & (!\SRRC_test|af2|pipe_1[14]~44 )))) # 
// (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT32  & ((\SRRC_test|af2|delay_p2[1][16]~q  & (!\SRRC_test|af2|pipe_1[14]~44 )) # (!\SRRC_test|af2|delay_p2[1][16]~q  & ((\SRRC_test|af2|pipe_1[14]~44 ) # (GND)))))
// \SRRC_test|af2|pipe_1[15]~46  = CARRY((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT32  & (!\SRRC_test|af2|delay_p2[1][16]~q  & !\SRRC_test|af2|pipe_1[14]~44 )) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT32  & 
// ((!\SRRC_test|af2|pipe_1[14]~44 ) # (!\SRRC_test|af2|delay_p2[1][16]~q ))))

	.dataa(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datab(\SRRC_test|af2|delay_p2[1][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_1[14]~44 ),
	.combout(\SRRC_test|af2|pipe_1[15]~45_combout ),
	.cout(\SRRC_test|af2|pipe_1[15]~46 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[15]~45 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|pipe_1[15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N14
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[16]~47 (
// Equation(s):
// \SRRC_test|af2|pipe_1[16]~47_combout  = ((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT33  $ (\SRRC_test|af2|delay_p2[1][17]~q  $ (!\SRRC_test|af2|pipe_1[15]~46 )))) # (GND)
// \SRRC_test|af2|pipe_1[16]~48  = CARRY((\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\SRRC_test|af2|delay_p2[1][17]~q ) # (!\SRRC_test|af2|pipe_1[15]~46 ))) # (!\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT33  & 
// (\SRRC_test|af2|delay_p2[1][17]~q  & !\SRRC_test|af2|pipe_1[15]~46 )))

	.dataa(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datab(\SRRC_test|af2|delay_p2[1][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_1[15]~46 ),
	.combout(\SRRC_test|af2|pipe_1[16]~47_combout ),
	.cout(\SRRC_test|af2|pipe_1[16]~48 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[16]~47 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|pipe_1[16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N16
cycloneive_lcell_comb \SRRC_test|af2|pipe_1[17]~49 (
// Equation(s):
// \SRRC_test|af2|pipe_1[17]~49_combout  = \SRRC_test|af2|delay_p2[1][17]~q  $ (\SRRC_test|af2|pipe_1[16]~48  $ (\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT34 ))

	.dataa(gnd),
	.datab(\SRRC_test|af2|delay_p2[1][17]~q ),
	.datac(gnd),
	.datad(\SRRC_test|af2|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.cin(\SRRC_test|af2|pipe_1[16]~48 ),
	.combout(\SRRC_test|af2|pipe_1[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[17]~49 .lut_mask = 16'hC33C;
defparam \SRRC_test|af2|pipe_1[17]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y44_N17
dffeas \SRRC_test|af2|pipe_1[17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[17]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[17] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N17
dffeas \SRRC_test|af2|delay_p3[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N16
cycloneive_lcell_comb \SRRC_test|af2|adder_2[1]~2 (
// Equation(s):
// \SRRC_test|af2|adder_2[1]~2_combout  = (\SRRC_test|anti_up_2[2]~4_combout  & ((\SRRC_test|af2|delay_p3[1][1]~q  & (!\SRRC_test|af2|adder_2[0]~1 )) # (!\SRRC_test|af2|delay_p3[1][1]~q  & (\SRRC_test|af2|adder_2[0]~1  & VCC)))) # 
// (!\SRRC_test|anti_up_2[2]~4_combout  & ((\SRRC_test|af2|delay_p3[1][1]~q  & ((\SRRC_test|af2|adder_2[0]~1 ) # (GND))) # (!\SRRC_test|af2|delay_p3[1][1]~q  & (!\SRRC_test|af2|adder_2[0]~1 ))))
// \SRRC_test|af2|adder_2[1]~3  = CARRY((\SRRC_test|anti_up_2[2]~4_combout  & (\SRRC_test|af2|delay_p3[1][1]~q  & !\SRRC_test|af2|adder_2[0]~1 )) # (!\SRRC_test|anti_up_2[2]~4_combout  & ((\SRRC_test|af2|delay_p3[1][1]~q ) # (!\SRRC_test|af2|adder_2[0]~1 
// ))))

	.dataa(\SRRC_test|anti_up_2[2]~4_combout ),
	.datab(\SRRC_test|af2|delay_p3[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[0]~1 ),
	.combout(\SRRC_test|af2|adder_2[1]~2_combout ),
	.cout(\SRRC_test|af2|adder_2[1]~3 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[1]~2 .lut_mask = 16'h694D;
defparam \SRRC_test|af2|adder_2[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N18
cycloneive_lcell_comb \SRRC_test|af2|adder_2[2]~4 (
// Equation(s):
// \SRRC_test|af2|adder_2[2]~4_combout  = ((\SRRC_test|anti_up_2[3]~3_combout  $ (\SRRC_test|af2|delay_p3[1][2]~q  $ (\SRRC_test|af2|adder_2[1]~3 )))) # (GND)
// \SRRC_test|af2|adder_2[2]~5  = CARRY((\SRRC_test|anti_up_2[3]~3_combout  & ((!\SRRC_test|af2|adder_2[1]~3 ) # (!\SRRC_test|af2|delay_p3[1][2]~q ))) # (!\SRRC_test|anti_up_2[3]~3_combout  & (!\SRRC_test|af2|delay_p3[1][2]~q  & !\SRRC_test|af2|adder_2[1]~3 
// )))

	.dataa(\SRRC_test|anti_up_2[3]~3_combout ),
	.datab(\SRRC_test|af2|delay_p3[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[1]~3 ),
	.combout(\SRRC_test|af2|adder_2[2]~4_combout ),
	.cout(\SRRC_test|af2|adder_2[2]~5 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[2]~4 .lut_mask = 16'h962B;
defparam \SRRC_test|af2|adder_2[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N20
cycloneive_lcell_comb \SRRC_test|af2|adder_2[3]~6 (
// Equation(s):
// \SRRC_test|af2|adder_2[3]~6_combout  = (\SRRC_test|anti_up_2[4]~2_combout  & ((\SRRC_test|af2|delay_p3[1][3]~q  & (!\SRRC_test|af2|adder_2[2]~5 )) # (!\SRRC_test|af2|delay_p3[1][3]~q  & (\SRRC_test|af2|adder_2[2]~5  & VCC)))) # 
// (!\SRRC_test|anti_up_2[4]~2_combout  & ((\SRRC_test|af2|delay_p3[1][3]~q  & ((\SRRC_test|af2|adder_2[2]~5 ) # (GND))) # (!\SRRC_test|af2|delay_p3[1][3]~q  & (!\SRRC_test|af2|adder_2[2]~5 ))))
// \SRRC_test|af2|adder_2[3]~7  = CARRY((\SRRC_test|anti_up_2[4]~2_combout  & (\SRRC_test|af2|delay_p3[1][3]~q  & !\SRRC_test|af2|adder_2[2]~5 )) # (!\SRRC_test|anti_up_2[4]~2_combout  & ((\SRRC_test|af2|delay_p3[1][3]~q ) # (!\SRRC_test|af2|adder_2[2]~5 
// ))))

	.dataa(\SRRC_test|anti_up_2[4]~2_combout ),
	.datab(\SRRC_test|af2|delay_p3[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[2]~5 ),
	.combout(\SRRC_test|af2|adder_2[3]~6_combout ),
	.cout(\SRRC_test|af2|adder_2[3]~7 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[3]~6 .lut_mask = 16'h694D;
defparam \SRRC_test|af2|adder_2[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N22
cycloneive_lcell_comb \SRRC_test|af2|adder_2[4]~8 (
// Equation(s):
// \SRRC_test|af2|adder_2[4]~8_combout  = ((\SRRC_test|af2|delay_p3[1][4]~q  $ (\SRRC_test|anti_up_2[5]~1_combout  $ (\SRRC_test|af2|adder_2[3]~7 )))) # (GND)
// \SRRC_test|af2|adder_2[4]~9  = CARRY((\SRRC_test|af2|delay_p3[1][4]~q  & (\SRRC_test|anti_up_2[5]~1_combout  & !\SRRC_test|af2|adder_2[3]~7 )) # (!\SRRC_test|af2|delay_p3[1][4]~q  & ((\SRRC_test|anti_up_2[5]~1_combout ) # (!\SRRC_test|af2|adder_2[3]~7 
// ))))

	.dataa(\SRRC_test|af2|delay_p3[1][4]~q ),
	.datab(\SRRC_test|anti_up_2[5]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[3]~7 ),
	.combout(\SRRC_test|af2|adder_2[4]~8_combout ),
	.cout(\SRRC_test|af2|adder_2[4]~9 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[4]~8 .lut_mask = 16'h964D;
defparam \SRRC_test|af2|adder_2[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N24
cycloneive_lcell_comb \SRRC_test|af2|adder_2[5]~10 (
// Equation(s):
// \SRRC_test|af2|adder_2[5]~10_combout  = (\SRRC_test|anti_up_2[6]~0_combout  & ((\SRRC_test|af2|delay_p3[1][5]~q  & (!\SRRC_test|af2|adder_2[4]~9 )) # (!\SRRC_test|af2|delay_p3[1][5]~q  & (\SRRC_test|af2|adder_2[4]~9  & VCC)))) # 
// (!\SRRC_test|anti_up_2[6]~0_combout  & ((\SRRC_test|af2|delay_p3[1][5]~q  & ((\SRRC_test|af2|adder_2[4]~9 ) # (GND))) # (!\SRRC_test|af2|delay_p3[1][5]~q  & (!\SRRC_test|af2|adder_2[4]~9 ))))
// \SRRC_test|af2|adder_2[5]~11  = CARRY((\SRRC_test|anti_up_2[6]~0_combout  & (\SRRC_test|af2|delay_p3[1][5]~q  & !\SRRC_test|af2|adder_2[4]~9 )) # (!\SRRC_test|anti_up_2[6]~0_combout  & ((\SRRC_test|af2|delay_p3[1][5]~q ) # (!\SRRC_test|af2|adder_2[4]~9 
// ))))

	.dataa(\SRRC_test|anti_up_2[6]~0_combout ),
	.datab(\SRRC_test|af2|delay_p3[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[4]~9 ),
	.combout(\SRRC_test|af2|adder_2[5]~10_combout ),
	.cout(\SRRC_test|af2|adder_2[5]~11 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[5]~10 .lut_mask = 16'h694D;
defparam \SRRC_test|af2|adder_2[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N26
cycloneive_lcell_comb \SRRC_test|af2|adder_2[6]~12 (
// Equation(s):
// \SRRC_test|af2|adder_2[6]~12_combout  = ((\SRRC_test|af2|delay_p3[1][6]~q  $ (\SRRC_test|anti_up_2[7]~6_combout  $ (\SRRC_test|af2|adder_2[5]~11 )))) # (GND)
// \SRRC_test|af2|adder_2[6]~13  = CARRY((\SRRC_test|af2|delay_p3[1][6]~q  & (\SRRC_test|anti_up_2[7]~6_combout  & !\SRRC_test|af2|adder_2[5]~11 )) # (!\SRRC_test|af2|delay_p3[1][6]~q  & ((\SRRC_test|anti_up_2[7]~6_combout ) # (!\SRRC_test|af2|adder_2[5]~11 
// ))))

	.dataa(\SRRC_test|af2|delay_p3[1][6]~q ),
	.datab(\SRRC_test|anti_up_2[7]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[5]~11 ),
	.combout(\SRRC_test|af2|adder_2[6]~12_combout ),
	.cout(\SRRC_test|af2|adder_2[6]~13 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[6]~12 .lut_mask = 16'h964D;
defparam \SRRC_test|af2|adder_2[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N28
cycloneive_lcell_comb \SRRC_test|af2|adder_2[7]~14 (
// Equation(s):
// \SRRC_test|af2|adder_2[7]~14_combout  = (\SRRC_test|anti_up_2[8]~7_combout  & ((\SRRC_test|af2|delay_p3[1][7]~q  & (!\SRRC_test|af2|adder_2[6]~13 )) # (!\SRRC_test|af2|delay_p3[1][7]~q  & (\SRRC_test|af2|adder_2[6]~13  & VCC)))) # 
// (!\SRRC_test|anti_up_2[8]~7_combout  & ((\SRRC_test|af2|delay_p3[1][7]~q  & ((\SRRC_test|af2|adder_2[6]~13 ) # (GND))) # (!\SRRC_test|af2|delay_p3[1][7]~q  & (!\SRRC_test|af2|adder_2[6]~13 ))))
// \SRRC_test|af2|adder_2[7]~15  = CARRY((\SRRC_test|anti_up_2[8]~7_combout  & (\SRRC_test|af2|delay_p3[1][7]~q  & !\SRRC_test|af2|adder_2[6]~13 )) # (!\SRRC_test|anti_up_2[8]~7_combout  & ((\SRRC_test|af2|delay_p3[1][7]~q ) # (!\SRRC_test|af2|adder_2[6]~13 
// ))))

	.dataa(\SRRC_test|anti_up_2[8]~7_combout ),
	.datab(\SRRC_test|af2|delay_p3[1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[6]~13 ),
	.combout(\SRRC_test|af2|adder_2[7]~14_combout ),
	.cout(\SRRC_test|af2|adder_2[7]~15 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[7]~14 .lut_mask = 16'h694D;
defparam \SRRC_test|af2|adder_2[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N30
cycloneive_lcell_comb \SRRC_test|af2|adder_2[8]~16 (
// Equation(s):
// \SRRC_test|af2|adder_2[8]~16_combout  = ((\SRRC_test|af2|delay_p3[1][8]~q  $ (\SRRC_test|anti_up_2[9]~8_combout  $ (\SRRC_test|af2|adder_2[7]~15 )))) # (GND)
// \SRRC_test|af2|adder_2[8]~17  = CARRY((\SRRC_test|af2|delay_p3[1][8]~q  & (\SRRC_test|anti_up_2[9]~8_combout  & !\SRRC_test|af2|adder_2[7]~15 )) # (!\SRRC_test|af2|delay_p3[1][8]~q  & ((\SRRC_test|anti_up_2[9]~8_combout ) # (!\SRRC_test|af2|adder_2[7]~15 
// ))))

	.dataa(\SRRC_test|af2|delay_p3[1][8]~q ),
	.datab(\SRRC_test|anti_up_2[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[7]~15 ),
	.combout(\SRRC_test|af2|adder_2[8]~16_combout ),
	.cout(\SRRC_test|af2|adder_2[8]~17 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[8]~16 .lut_mask = 16'h964D;
defparam \SRRC_test|af2|adder_2[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N0
cycloneive_lcell_comb \SRRC_test|af2|adder_2[9]~18 (
// Equation(s):
// \SRRC_test|af2|adder_2[9]~18_combout  = (\SRRC_test|anti_up_2[10]~9_combout  & ((\SRRC_test|af2|delay_p3[1][9]~q  & (!\SRRC_test|af2|adder_2[8]~17 )) # (!\SRRC_test|af2|delay_p3[1][9]~q  & (\SRRC_test|af2|adder_2[8]~17  & VCC)))) # 
// (!\SRRC_test|anti_up_2[10]~9_combout  & ((\SRRC_test|af2|delay_p3[1][9]~q  & ((\SRRC_test|af2|adder_2[8]~17 ) # (GND))) # (!\SRRC_test|af2|delay_p3[1][9]~q  & (!\SRRC_test|af2|adder_2[8]~17 ))))
// \SRRC_test|af2|adder_2[9]~19  = CARRY((\SRRC_test|anti_up_2[10]~9_combout  & (\SRRC_test|af2|delay_p3[1][9]~q  & !\SRRC_test|af2|adder_2[8]~17 )) # (!\SRRC_test|anti_up_2[10]~9_combout  & ((\SRRC_test|af2|delay_p3[1][9]~q ) # 
// (!\SRRC_test|af2|adder_2[8]~17 ))))

	.dataa(\SRRC_test|anti_up_2[10]~9_combout ),
	.datab(\SRRC_test|af2|delay_p3[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[8]~17 ),
	.combout(\SRRC_test|af2|adder_2[9]~18_combout ),
	.cout(\SRRC_test|af2|adder_2[9]~19 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[9]~18 .lut_mask = 16'h694D;
defparam \SRRC_test|af2|adder_2[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N2
cycloneive_lcell_comb \SRRC_test|af2|adder_2[10]~20 (
// Equation(s):
// \SRRC_test|af2|adder_2[10]~20_combout  = ((\SRRC_test|anti_up_2[11]~10_combout  $ (\SRRC_test|af2|delay_p3[1][10]~q  $ (\SRRC_test|af2|adder_2[9]~19 )))) # (GND)
// \SRRC_test|af2|adder_2[10]~21  = CARRY((\SRRC_test|anti_up_2[11]~10_combout  & ((!\SRRC_test|af2|adder_2[9]~19 ) # (!\SRRC_test|af2|delay_p3[1][10]~q ))) # (!\SRRC_test|anti_up_2[11]~10_combout  & (!\SRRC_test|af2|delay_p3[1][10]~q  & 
// !\SRRC_test|af2|adder_2[9]~19 )))

	.dataa(\SRRC_test|anti_up_2[11]~10_combout ),
	.datab(\SRRC_test|af2|delay_p3[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[9]~19 ),
	.combout(\SRRC_test|af2|adder_2[10]~20_combout ),
	.cout(\SRRC_test|af2|adder_2[10]~21 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[10]~20 .lut_mask = 16'h962B;
defparam \SRRC_test|af2|adder_2[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N4
cycloneive_lcell_comb \SRRC_test|af2|adder_2[11]~22 (
// Equation(s):
// \SRRC_test|af2|adder_2[11]~22_combout  = (\SRRC_test|anti_up_2[12]~11_combout  & ((\SRRC_test|af2|delay_p3[1][11]~q  & (!\SRRC_test|af2|adder_2[10]~21 )) # (!\SRRC_test|af2|delay_p3[1][11]~q  & (\SRRC_test|af2|adder_2[10]~21  & VCC)))) # 
// (!\SRRC_test|anti_up_2[12]~11_combout  & ((\SRRC_test|af2|delay_p3[1][11]~q  & ((\SRRC_test|af2|adder_2[10]~21 ) # (GND))) # (!\SRRC_test|af2|delay_p3[1][11]~q  & (!\SRRC_test|af2|adder_2[10]~21 ))))
// \SRRC_test|af2|adder_2[11]~23  = CARRY((\SRRC_test|anti_up_2[12]~11_combout  & (\SRRC_test|af2|delay_p3[1][11]~q  & !\SRRC_test|af2|adder_2[10]~21 )) # (!\SRRC_test|anti_up_2[12]~11_combout  & ((\SRRC_test|af2|delay_p3[1][11]~q ) # 
// (!\SRRC_test|af2|adder_2[10]~21 ))))

	.dataa(\SRRC_test|anti_up_2[12]~11_combout ),
	.datab(\SRRC_test|af2|delay_p3[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[10]~21 ),
	.combout(\SRRC_test|af2|adder_2[11]~22_combout ),
	.cout(\SRRC_test|af2|adder_2[11]~23 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[11]~22 .lut_mask = 16'h694D;
defparam \SRRC_test|af2|adder_2[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N6
cycloneive_lcell_comb \SRRC_test|af2|adder_2[12]~24 (
// Equation(s):
// \SRRC_test|af2|adder_2[12]~24_combout  = ((\SRRC_test|af2|delay_p3[1][12]~q  $ (\SRRC_test|anti_up_2[13]~12_combout  $ (\SRRC_test|af2|adder_2[11]~23 )))) # (GND)
// \SRRC_test|af2|adder_2[12]~25  = CARRY((\SRRC_test|af2|delay_p3[1][12]~q  & (\SRRC_test|anti_up_2[13]~12_combout  & !\SRRC_test|af2|adder_2[11]~23 )) # (!\SRRC_test|af2|delay_p3[1][12]~q  & ((\SRRC_test|anti_up_2[13]~12_combout ) # 
// (!\SRRC_test|af2|adder_2[11]~23 ))))

	.dataa(\SRRC_test|af2|delay_p3[1][12]~q ),
	.datab(\SRRC_test|anti_up_2[13]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[11]~23 ),
	.combout(\SRRC_test|af2|adder_2[12]~24_combout ),
	.cout(\SRRC_test|af2|adder_2[12]~25 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[12]~24 .lut_mask = 16'h964D;
defparam \SRRC_test|af2|adder_2[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N8
cycloneive_lcell_comb \SRRC_test|af2|adder_2[13]~26 (
// Equation(s):
// \SRRC_test|af2|adder_2[13]~26_combout  = (\SRRC_test|af2|delay_p3[1][13]~q  & ((\SRRC_test|anti_up_2[14]~13_combout  & (!\SRRC_test|af2|adder_2[12]~25 )) # (!\SRRC_test|anti_up_2[14]~13_combout  & ((\SRRC_test|af2|adder_2[12]~25 ) # (GND))))) # 
// (!\SRRC_test|af2|delay_p3[1][13]~q  & ((\SRRC_test|anti_up_2[14]~13_combout  & (\SRRC_test|af2|adder_2[12]~25  & VCC)) # (!\SRRC_test|anti_up_2[14]~13_combout  & (!\SRRC_test|af2|adder_2[12]~25 ))))
// \SRRC_test|af2|adder_2[13]~27  = CARRY((\SRRC_test|af2|delay_p3[1][13]~q  & ((!\SRRC_test|af2|adder_2[12]~25 ) # (!\SRRC_test|anti_up_2[14]~13_combout ))) # (!\SRRC_test|af2|delay_p3[1][13]~q  & (!\SRRC_test|anti_up_2[14]~13_combout  & 
// !\SRRC_test|af2|adder_2[12]~25 )))

	.dataa(\SRRC_test|af2|delay_p3[1][13]~q ),
	.datab(\SRRC_test|anti_up_2[14]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[12]~25 ),
	.combout(\SRRC_test|af2|adder_2[13]~26_combout ),
	.cout(\SRRC_test|af2|adder_2[13]~27 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[13]~26 .lut_mask = 16'h692B;
defparam \SRRC_test|af2|adder_2[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N10
cycloneive_lcell_comb \SRRC_test|af2|adder_2[14]~28 (
// Equation(s):
// \SRRC_test|af2|adder_2[14]~28_combout  = ((\SRRC_test|af2|delay_p3[1][14]~q  $ (\SRRC_test|anti_up_2[15]~14_combout  $ (\SRRC_test|af2|adder_2[13]~27 )))) # (GND)
// \SRRC_test|af2|adder_2[14]~29  = CARRY((\SRRC_test|af2|delay_p3[1][14]~q  & (\SRRC_test|anti_up_2[15]~14_combout  & !\SRRC_test|af2|adder_2[13]~27 )) # (!\SRRC_test|af2|delay_p3[1][14]~q  & ((\SRRC_test|anti_up_2[15]~14_combout ) # 
// (!\SRRC_test|af2|adder_2[13]~27 ))))

	.dataa(\SRRC_test|af2|delay_p3[1][14]~q ),
	.datab(\SRRC_test|anti_up_2[15]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[13]~27 ),
	.combout(\SRRC_test|af2|adder_2[14]~28_combout ),
	.cout(\SRRC_test|af2|adder_2[14]~29 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[14]~28 .lut_mask = 16'h964D;
defparam \SRRC_test|af2|adder_2[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N12
cycloneive_lcell_comb \SRRC_test|af2|adder_2[15]~30 (
// Equation(s):
// \SRRC_test|af2|adder_2[15]~30_combout  = (\SRRC_test|af2|delay_p3[1][15]~q  & ((\SRRC_test|anti_up_2[16]~15_combout  & (!\SRRC_test|af2|adder_2[14]~29 )) # (!\SRRC_test|anti_up_2[16]~15_combout  & ((\SRRC_test|af2|adder_2[14]~29 ) # (GND))))) # 
// (!\SRRC_test|af2|delay_p3[1][15]~q  & ((\SRRC_test|anti_up_2[16]~15_combout  & (\SRRC_test|af2|adder_2[14]~29  & VCC)) # (!\SRRC_test|anti_up_2[16]~15_combout  & (!\SRRC_test|af2|adder_2[14]~29 ))))
// \SRRC_test|af2|adder_2[15]~31  = CARRY((\SRRC_test|af2|delay_p3[1][15]~q  & ((!\SRRC_test|af2|adder_2[14]~29 ) # (!\SRRC_test|anti_up_2[16]~15_combout ))) # (!\SRRC_test|af2|delay_p3[1][15]~q  & (!\SRRC_test|anti_up_2[16]~15_combout  & 
// !\SRRC_test|af2|adder_2[14]~29 )))

	.dataa(\SRRC_test|af2|delay_p3[1][15]~q ),
	.datab(\SRRC_test|anti_up_2[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[14]~29 ),
	.combout(\SRRC_test|af2|adder_2[15]~30_combout ),
	.cout(\SRRC_test|af2|adder_2[15]~31 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[15]~30 .lut_mask = 16'h692B;
defparam \SRRC_test|af2|adder_2[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N14
cycloneive_lcell_comb \SRRC_test|af2|adder_2[16]~32 (
// Equation(s):
// \SRRC_test|af2|adder_2[16]~32_combout  = ((\SRRC_test|anti_up_2[17]~16_combout  $ (\SRRC_test|af2|delay_p3[1][16]~q  $ (\SRRC_test|af2|adder_2[15]~31 )))) # (GND)
// \SRRC_test|af2|adder_2[16]~33  = CARRY((\SRRC_test|anti_up_2[17]~16_combout  & ((!\SRRC_test|af2|adder_2[15]~31 ) # (!\SRRC_test|af2|delay_p3[1][16]~q ))) # (!\SRRC_test|anti_up_2[17]~16_combout  & (!\SRRC_test|af2|delay_p3[1][16]~q  & 
// !\SRRC_test|af2|adder_2[15]~31 )))

	.dataa(\SRRC_test|anti_up_2[17]~16_combout ),
	.datab(\SRRC_test|af2|delay_p3[1][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_2[15]~31 ),
	.combout(\SRRC_test|af2|adder_2[16]~32_combout ),
	.cout(\SRRC_test|af2|adder_2[16]~33 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[16]~32 .lut_mask = 16'h962B;
defparam \SRRC_test|af2|adder_2[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N16
cycloneive_lcell_comb \SRRC_test|af2|adder_2[17]~34 (
// Equation(s):
// \SRRC_test|af2|adder_2[17]~34_combout  = \SRRC_test|anti_up_2[17]~16_combout  $ (\SRRC_test|af2|adder_2[16]~33  $ (!\SRRC_test|af2|delay_p3[1][17]~q ))

	.dataa(\SRRC_test|anti_up_2[17]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p3[1][17]~q ),
	.cin(\SRRC_test|af2|adder_2[16]~33 ),
	.combout(\SRRC_test|af2|adder_2[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|adder_2[17]~34 .lut_mask = 16'h5AA5;
defparam \SRRC_test|af2|adder_2[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y44_N15
dffeas \SRRC_test|af2|pipe_1[16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[16] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N15
dffeas \SRRC_test|af2|delay_p3[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N13
dffeas \SRRC_test|af2|pipe_1[15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[15]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[15] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N30
cycloneive_lcell_comb \SRRC_test|af2|delay_p3[1][15]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p3[1][15]~feeder_combout  = \SRRC_test|af2|pipe_1 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|pipe_1 [15]),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p3[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][15]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p3[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N31
dffeas \SRRC_test|af2|delay_p3[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p3[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N11
dffeas \SRRC_test|af2|pipe_1[14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[14]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[14] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N11
dffeas \SRRC_test|af2|delay_p3[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N9
dffeas \SRRC_test|af2|pipe_1[13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[13] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N9
dffeas \SRRC_test|af2|delay_p3[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N7
dffeas \SRRC_test|af2|pipe_1[12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[12] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N7
dffeas \SRRC_test|af2|delay_p3[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N5
dffeas \SRRC_test|af2|pipe_1[11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[11] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N5
dffeas \SRRC_test|af2|delay_p3[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N3
dffeas \SRRC_test|af2|pipe_1[10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[10] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N3
dffeas \SRRC_test|af2|delay_p3[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N1
dffeas \SRRC_test|af2|pipe_1[9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[9] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N1
dffeas \SRRC_test|af2|delay_p3[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N31
dffeas \SRRC_test|af2|pipe_1[8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[8] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N31
dffeas \SRRC_test|af2|delay_p3[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N29
dffeas \SRRC_test|af2|pipe_1[7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[7] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N29
dffeas \SRRC_test|af2|delay_p3[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N27
dffeas \SRRC_test|af2|pipe_1[6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[6] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N27
dffeas \SRRC_test|af2|delay_p3[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N25
dffeas \SRRC_test|af2|pipe_1[5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[5] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N25
dffeas \SRRC_test|af2|delay_p3[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N23
dffeas \SRRC_test|af2|pipe_1[4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[4] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N23
dffeas \SRRC_test|af2|delay_p3[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N21
dffeas \SRRC_test|af2|pipe_1[3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[3] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N21
dffeas \SRRC_test|af2|delay_p3[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N19
dffeas \SRRC_test|af2|pipe_1[2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[2] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N7
dffeas \SRRC_test|af2|delay_p3[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N17
dffeas \SRRC_test|af2|pipe_1[1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_1[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_1[1] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N17
dffeas \SRRC_test|af2|delay_p3[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N15
dffeas \SRRC_test|af2|delay_p3[0][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p3[0][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p3[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p3[0][0] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p3[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N10
cycloneive_lcell_comb \SRRC_test|af2|delay_p4[1][2]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p4[1][2]~feeder_combout  = \SRRC_test|af2|delay_p3[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p3[1][2]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p4[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][2]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p4[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N11
dffeas \SRRC_test|af2|delay_p4[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p4[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N19
dffeas \SRRC_test|af2|delay_p4[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p3[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N13
dffeas \SRRC_test|af2|delay_p4[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p3[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N8
cycloneive_lcell_comb \SRRC_test|af2|delay_p4[1][7]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p4[1][7]~feeder_combout  = \SRRC_test|af2|delay_p3[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p3[1][7]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p4[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][7]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p4[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N9
dffeas \SRRC_test|af2|delay_p4[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p4[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N5
dffeas \SRRC_test|af2|delay_p4[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p3[1][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y47_N19
dffeas \SRRC_test|af2|delay_p4[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p3[1][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N20
cycloneive_lcell_comb \SRRC_test|af2|delay_p4[1][10]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p4[1][10]~feeder_combout  = \SRRC_test|af2|delay_p3[1][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p3[1][10]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p4[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][10]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p4[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N21
dffeas \SRRC_test|af2|delay_p4[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p4[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y47_N23
dffeas \SRRC_test|af2|delay_p4[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p3[1][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N16
cycloneive_lcell_comb \SRRC_test|af2|delay_p4[1][13]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p4[1][13]~feeder_combout  = \SRRC_test|af2|delay_p3[1][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p3[1][13]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p4[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][13]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p4[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N17
dffeas \SRRC_test|af2|delay_p4[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p4[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N13
dffeas \SRRC_test|af2|delay_p4[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p3[1][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y47_N25
dffeas \SRRC_test|af2|delay_p4[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p3[1][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N25
dffeas \SRRC_test|af2|delay_p4[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p3[1][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N10
cycloneive_lcell_comb \SRRC_test|af2|delay_p4[1][5]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p4[1][5]~feeder_combout  = \SRRC_test|af2|delay_p3[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p3[1][5]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p4[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][5]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p4[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N11
dffeas \SRRC_test|af2|delay_p4[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p4[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N8
cycloneive_lcell_comb \SRRC_test|af2|delay_p4[1][3]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p4[1][3]~feeder_combout  = \SRRC_test|af2|delay_p3[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p3[1][3]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p4[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][3]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p4[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N9
dffeas \SRRC_test|af2|delay_p4[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p4[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N0
cycloneive_lcell_comb \SRRC_test|af2|delay_p4[1][1]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p4[1][1]~feeder_combout  = \SRRC_test|af2|delay_p3[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p3[1][1]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p4[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][1]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p4[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N1
dffeas \SRRC_test|af2|delay_p4[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p4[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N4
cycloneive_lcell_comb \SRRC_test|af2|delay_p4[1][0]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p4[1][0]~feeder_combout  = \SRRC_test|af2|delay_p4[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p4[0][0]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p4[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][0]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p4[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N5
dffeas \SRRC_test|af2|delay_p4[1][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p4[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][0] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N14
cycloneive_lcell_comb \SRRC_test|af2|pipe_2[0]~1 (
// Equation(s):
// \SRRC_test|af2|pipe_2[0]~1_combout  = (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT18  & (\SRRC_test|af2|delay_p4[1][0]~q  $ (VCC))) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT18  & (\SRRC_test|af2|delay_p4[1][0]~q  & VCC))
// \SRRC_test|af2|pipe_2[0]~2  = CARRY((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT18  & \SRRC_test|af2|delay_p4[1][0]~q ))

	.dataa(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\SRRC_test|af2|delay_p4[1][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|af2|pipe_2[0]~1_combout ),
	.cout(\SRRC_test|af2|pipe_2[0]~2 ));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_2[0]~1 .lut_mask = 16'h6688;
defparam \SRRC_test|af2|pipe_2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N16
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][1]~17 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][1]~17_combout  = (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\SRRC_test|af2|delay_p4[1][1]~q  & (\SRRC_test|af2|pipe_2[0]~2  & VCC)) # (!\SRRC_test|af2|delay_p4[1][1]~q  & (!\SRRC_test|af2|pipe_2[0]~2 )))) # 
// (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\SRRC_test|af2|delay_p4[1][1]~q  & (!\SRRC_test|af2|pipe_2[0]~2 )) # (!\SRRC_test|af2|delay_p4[1][1]~q  & ((\SRRC_test|af2|pipe_2[0]~2 ) # (GND)))))
// \SRRC_test|af2|delay_p5[0][1]~18  = CARRY((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\SRRC_test|af2|delay_p4[1][1]~q  & !\SRRC_test|af2|pipe_2[0]~2 )) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// ((!\SRRC_test|af2|pipe_2[0]~2 ) # (!\SRRC_test|af2|delay_p4[1][1]~q ))))

	.dataa(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\SRRC_test|af2|delay_p4[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|pipe_2[0]~2 ),
	.combout(\SRRC_test|af2|delay_p5[0][1]~17_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][1]~18 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][1]~17 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|delay_p5[0][1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N18
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][2]~19 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][2]~19_combout  = ((\SRRC_test|af2|delay_p4[1][2]~q  $ (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT20  $ (!\SRRC_test|af2|delay_p5[0][1]~18 )))) # (GND)
// \SRRC_test|af2|delay_p5[0][2]~20  = CARRY((\SRRC_test|af2|delay_p4[1][2]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT20 ) # (!\SRRC_test|af2|delay_p5[0][1]~18 ))) # (!\SRRC_test|af2|delay_p4[1][2]~q  & 
// (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT20  & !\SRRC_test|af2|delay_p5[0][1]~18 )))

	.dataa(\SRRC_test|af2|delay_p4[1][2]~q ),
	.datab(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p5[0][1]~18 ),
	.combout(\SRRC_test|af2|delay_p5[0][2]~19_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][2]~20 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][2]~19 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|delay_p5[0][2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N20
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][3]~21 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][3]~21_combout  = (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\SRRC_test|af2|delay_p4[1][3]~q  & (\SRRC_test|af2|delay_p5[0][2]~20  & VCC)) # (!\SRRC_test|af2|delay_p4[1][3]~q  & 
// (!\SRRC_test|af2|delay_p5[0][2]~20 )))) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\SRRC_test|af2|delay_p4[1][3]~q  & (!\SRRC_test|af2|delay_p5[0][2]~20 )) # (!\SRRC_test|af2|delay_p4[1][3]~q  & ((\SRRC_test|af2|delay_p5[0][2]~20 ) # 
// (GND)))))
// \SRRC_test|af2|delay_p5[0][3]~22  = CARRY((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\SRRC_test|af2|delay_p4[1][3]~q  & !\SRRC_test|af2|delay_p5[0][2]~20 )) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((!\SRRC_test|af2|delay_p5[0][2]~20 ) # (!\SRRC_test|af2|delay_p4[1][3]~q ))))

	.dataa(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\SRRC_test|af2|delay_p4[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p5[0][2]~20 ),
	.combout(\SRRC_test|af2|delay_p5[0][3]~21_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][3]~22 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][3]~21 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|delay_p5[0][3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N22
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][4]~23 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][4]~23_combout  = ((\SRRC_test|af2|delay_p4[1][4]~q  $ (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT22  $ (!\SRRC_test|af2|delay_p5[0][3]~22 )))) # (GND)
// \SRRC_test|af2|delay_p5[0][4]~24  = CARRY((\SRRC_test|af2|delay_p4[1][4]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT22 ) # (!\SRRC_test|af2|delay_p5[0][3]~22 ))) # (!\SRRC_test|af2|delay_p4[1][4]~q  & 
// (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT22  & !\SRRC_test|af2|delay_p5[0][3]~22 )))

	.dataa(\SRRC_test|af2|delay_p4[1][4]~q ),
	.datab(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p5[0][3]~22 ),
	.combout(\SRRC_test|af2|delay_p5[0][4]~23_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][4]~24 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][4]~23 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|delay_p5[0][4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N24
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][5]~25 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][5]~25_combout  = (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\SRRC_test|af2|delay_p4[1][5]~q  & (\SRRC_test|af2|delay_p5[0][4]~24  & VCC)) # (!\SRRC_test|af2|delay_p4[1][5]~q  & 
// (!\SRRC_test|af2|delay_p5[0][4]~24 )))) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\SRRC_test|af2|delay_p4[1][5]~q  & (!\SRRC_test|af2|delay_p5[0][4]~24 )) # (!\SRRC_test|af2|delay_p4[1][5]~q  & ((\SRRC_test|af2|delay_p5[0][4]~24 ) # 
// (GND)))))
// \SRRC_test|af2|delay_p5[0][5]~26  = CARRY((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\SRRC_test|af2|delay_p4[1][5]~q  & !\SRRC_test|af2|delay_p5[0][4]~24 )) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// ((!\SRRC_test|af2|delay_p5[0][4]~24 ) # (!\SRRC_test|af2|delay_p4[1][5]~q ))))

	.dataa(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\SRRC_test|af2|delay_p4[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p5[0][4]~24 ),
	.combout(\SRRC_test|af2|delay_p5[0][5]~25_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][5]~26 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][5]~25 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|delay_p5[0][5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N26
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][6]~27 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][6]~27_combout  = ((\SRRC_test|af2|delay_p4[1][6]~q  $ (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT24  $ (!\SRRC_test|af2|delay_p5[0][5]~26 )))) # (GND)
// \SRRC_test|af2|delay_p5[0][6]~28  = CARRY((\SRRC_test|af2|delay_p4[1][6]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT24 ) # (!\SRRC_test|af2|delay_p5[0][5]~26 ))) # (!\SRRC_test|af2|delay_p4[1][6]~q  & 
// (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT24  & !\SRRC_test|af2|delay_p5[0][5]~26 )))

	.dataa(\SRRC_test|af2|delay_p4[1][6]~q ),
	.datab(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p5[0][5]~26 ),
	.combout(\SRRC_test|af2|delay_p5[0][6]~27_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][6]~28 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][6]~27 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|delay_p5[0][6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N28
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][7]~29 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][7]~29_combout  = (\SRRC_test|af2|delay_p4[1][7]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT25  & (\SRRC_test|af2|delay_p5[0][6]~28  & VCC)) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// (!\SRRC_test|af2|delay_p5[0][6]~28 )))) # (!\SRRC_test|af2|delay_p4[1][7]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\SRRC_test|af2|delay_p5[0][6]~28 )) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// ((\SRRC_test|af2|delay_p5[0][6]~28 ) # (GND)))))
// \SRRC_test|af2|delay_p5[0][7]~30  = CARRY((\SRRC_test|af2|delay_p4[1][7]~q  & (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT25  & !\SRRC_test|af2|delay_p5[0][6]~28 )) # (!\SRRC_test|af2|delay_p4[1][7]~q  & ((!\SRRC_test|af2|delay_p5[0][6]~28 ) # 
// (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\SRRC_test|af2|delay_p4[1][7]~q ),
	.datab(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p5[0][6]~28 ),
	.combout(\SRRC_test|af2|delay_p5[0][7]~29_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][7]~30 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][7]~29 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|delay_p5[0][7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N30
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][8]~31 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][8]~31_combout  = ((\SRRC_test|af2|delay_p4[1][8]~q  $ (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT26  $ (!\SRRC_test|af2|delay_p5[0][7]~30 )))) # (GND)
// \SRRC_test|af2|delay_p5[0][8]~32  = CARRY((\SRRC_test|af2|delay_p4[1][8]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT26 ) # (!\SRRC_test|af2|delay_p5[0][7]~30 ))) # (!\SRRC_test|af2|delay_p4[1][8]~q  & 
// (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT26  & !\SRRC_test|af2|delay_p5[0][7]~30 )))

	.dataa(\SRRC_test|af2|delay_p4[1][8]~q ),
	.datab(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p5[0][7]~30 ),
	.combout(\SRRC_test|af2|delay_p5[0][8]~31_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][8]~32 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][8]~31 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|delay_p5[0][8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N0
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][9]~33 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][9]~33_combout  = (\SRRC_test|af2|delay_p4[1][9]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT27  & (\SRRC_test|af2|delay_p5[0][8]~32  & VCC)) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// (!\SRRC_test|af2|delay_p5[0][8]~32 )))) # (!\SRRC_test|af2|delay_p4[1][9]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\SRRC_test|af2|delay_p5[0][8]~32 )) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// ((\SRRC_test|af2|delay_p5[0][8]~32 ) # (GND)))))
// \SRRC_test|af2|delay_p5[0][9]~34  = CARRY((\SRRC_test|af2|delay_p4[1][9]~q  & (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT27  & !\SRRC_test|af2|delay_p5[0][8]~32 )) # (!\SRRC_test|af2|delay_p4[1][9]~q  & ((!\SRRC_test|af2|delay_p5[0][8]~32 ) # 
// (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\SRRC_test|af2|delay_p4[1][9]~q ),
	.datab(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p5[0][8]~32 ),
	.combout(\SRRC_test|af2|delay_p5[0][9]~33_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][9]~34 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][9]~33 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|delay_p5[0][9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N2
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][10]~35 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][10]~35_combout  = ((\SRRC_test|af2|delay_p4[1][10]~q  $ (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT28  $ (!\SRRC_test|af2|delay_p5[0][9]~34 )))) # (GND)
// \SRRC_test|af2|delay_p5[0][10]~36  = CARRY((\SRRC_test|af2|delay_p4[1][10]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT28 ) # (!\SRRC_test|af2|delay_p5[0][9]~34 ))) # (!\SRRC_test|af2|delay_p4[1][10]~q  & 
// (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT28  & !\SRRC_test|af2|delay_p5[0][9]~34 )))

	.dataa(\SRRC_test|af2|delay_p4[1][10]~q ),
	.datab(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p5[0][9]~34 ),
	.combout(\SRRC_test|af2|delay_p5[0][10]~35_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][10]~36 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][10]~35 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|delay_p5[0][10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N4
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][11]~37 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][11]~37_combout  = (\SRRC_test|af2|delay_p4[1][11]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT29  & (\SRRC_test|af2|delay_p5[0][10]~36  & VCC)) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// (!\SRRC_test|af2|delay_p5[0][10]~36 )))) # (!\SRRC_test|af2|delay_p4[1][11]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\SRRC_test|af2|delay_p5[0][10]~36 )) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// ((\SRRC_test|af2|delay_p5[0][10]~36 ) # (GND)))))
// \SRRC_test|af2|delay_p5[0][11]~38  = CARRY((\SRRC_test|af2|delay_p4[1][11]~q  & (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT29  & !\SRRC_test|af2|delay_p5[0][10]~36 )) # (!\SRRC_test|af2|delay_p4[1][11]~q  & ((!\SRRC_test|af2|delay_p5[0][10]~36 
// ) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\SRRC_test|af2|delay_p4[1][11]~q ),
	.datab(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p5[0][10]~36 ),
	.combout(\SRRC_test|af2|delay_p5[0][11]~37_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][11]~38 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][11]~37 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|delay_p5[0][11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N6
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][12]~39 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][12]~39_combout  = ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT30  $ (\SRRC_test|af2|delay_p4[1][12]~q  $ (!\SRRC_test|af2|delay_p5[0][11]~38 )))) # (GND)
// \SRRC_test|af2|delay_p5[0][12]~40  = CARRY((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT30  & ((\SRRC_test|af2|delay_p4[1][12]~q ) # (!\SRRC_test|af2|delay_p5[0][11]~38 ))) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT30  & 
// (\SRRC_test|af2|delay_p4[1][12]~q  & !\SRRC_test|af2|delay_p5[0][11]~38 )))

	.dataa(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\SRRC_test|af2|delay_p4[1][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p5[0][11]~38 ),
	.combout(\SRRC_test|af2|delay_p5[0][12]~39_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][12]~40 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][12]~39 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|delay_p5[0][12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N8
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][13]~41 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][13]~41_combout  = (\SRRC_test|af2|delay_p4[1][13]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT31  & (\SRRC_test|af2|delay_p5[0][12]~40  & VCC)) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT31  & 
// (!\SRRC_test|af2|delay_p5[0][12]~40 )))) # (!\SRRC_test|af2|delay_p4[1][13]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT31  & (!\SRRC_test|af2|delay_p5[0][12]~40 )) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT31  & 
// ((\SRRC_test|af2|delay_p5[0][12]~40 ) # (GND)))))
// \SRRC_test|af2|delay_p5[0][13]~42  = CARRY((\SRRC_test|af2|delay_p4[1][13]~q  & (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT31  & !\SRRC_test|af2|delay_p5[0][12]~40 )) # (!\SRRC_test|af2|delay_p4[1][13]~q  & ((!\SRRC_test|af2|delay_p5[0][12]~40 
// ) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT31 ))))

	.dataa(\SRRC_test|af2|delay_p4[1][13]~q ),
	.datab(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p5[0][12]~40 ),
	.combout(\SRRC_test|af2|delay_p5[0][13]~41_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][13]~42 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][13]~41 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|delay_p5[0][13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N10
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][14]~43 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][14]~43_combout  = ((\SRRC_test|af2|delay_p4[1][14]~q  $ (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT32  $ (!\SRRC_test|af2|delay_p5[0][13]~42 )))) # (GND)
// \SRRC_test|af2|delay_p5[0][14]~44  = CARRY((\SRRC_test|af2|delay_p4[1][14]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT32 ) # (!\SRRC_test|af2|delay_p5[0][13]~42 ))) # (!\SRRC_test|af2|delay_p4[1][14]~q  & 
// (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT32  & !\SRRC_test|af2|delay_p5[0][13]~42 )))

	.dataa(\SRRC_test|af2|delay_p4[1][14]~q ),
	.datab(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p5[0][13]~42 ),
	.combout(\SRRC_test|af2|delay_p5[0][14]~43_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][14]~44 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][14]~43 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|delay_p5[0][14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N12
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][15]~45 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][15]~45_combout  = (\SRRC_test|af2|delay_p4[1][15]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT33  & (\SRRC_test|af2|delay_p5[0][14]~44  & VCC)) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT33  & 
// (!\SRRC_test|af2|delay_p5[0][14]~44 )))) # (!\SRRC_test|af2|delay_p4[1][15]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT33  & (!\SRRC_test|af2|delay_p5[0][14]~44 )) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT33  & 
// ((\SRRC_test|af2|delay_p5[0][14]~44 ) # (GND)))))
// \SRRC_test|af2|delay_p5[0][15]~46  = CARRY((\SRRC_test|af2|delay_p4[1][15]~q  & (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT33  & !\SRRC_test|af2|delay_p5[0][14]~44 )) # (!\SRRC_test|af2|delay_p4[1][15]~q  & ((!\SRRC_test|af2|delay_p5[0][14]~44 
// ) # (!\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT33 ))))

	.dataa(\SRRC_test|af2|delay_p4[1][15]~q ),
	.datab(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p5[0][14]~44 ),
	.combout(\SRRC_test|af2|delay_p5[0][15]~45_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][15]~46 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][15]~45 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|delay_p5[0][15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N13
dffeas \SRRC_test|af2|delay_p5[0][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][15]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][15] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N13
dffeas \SRRC_test|af2|delay_p5[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N14
cycloneive_lcell_comb \SRRC_test|af2|adder_4[0]~0 (
// Equation(s):
// \SRRC_test|af2|adder_4[0]~0_combout  = (\SRRC_test|af2|delay_p3[0][0]~q  & ((GND) # (!\SRRC_test|af2|delay_p5[1][0]~q ))) # (!\SRRC_test|af2|delay_p3[0][0]~q  & (\SRRC_test|af2|delay_p5[1][0]~q  $ (GND)))
// \SRRC_test|af2|adder_4[0]~1  = CARRY((\SRRC_test|af2|delay_p3[0][0]~q ) # (!\SRRC_test|af2|delay_p5[1][0]~q ))

	.dataa(\SRRC_test|af2|delay_p3[0][0]~q ),
	.datab(\SRRC_test|af2|delay_p5[1][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|af2|adder_4[0]~0_combout ),
	.cout(\SRRC_test|af2|adder_4[0]~1 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[0]~0 .lut_mask = 16'h66BB;
defparam \SRRC_test|af2|adder_4[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N16
cycloneive_lcell_comb \SRRC_test|af2|adder_4[1]~2 (
// Equation(s):
// \SRRC_test|af2|adder_4[1]~2_combout  = (\SRRC_test|af2|pipe_1 [1] & ((\SRRC_test|af2|delay_p5[1][1]~q  & (!\SRRC_test|af2|adder_4[0]~1 )) # (!\SRRC_test|af2|delay_p5[1][1]~q  & (\SRRC_test|af2|adder_4[0]~1  & VCC)))) # (!\SRRC_test|af2|pipe_1 [1] & 
// ((\SRRC_test|af2|delay_p5[1][1]~q  & ((\SRRC_test|af2|adder_4[0]~1 ) # (GND))) # (!\SRRC_test|af2|delay_p5[1][1]~q  & (!\SRRC_test|af2|adder_4[0]~1 ))))
// \SRRC_test|af2|adder_4[1]~3  = CARRY((\SRRC_test|af2|pipe_1 [1] & (\SRRC_test|af2|delay_p5[1][1]~q  & !\SRRC_test|af2|adder_4[0]~1 )) # (!\SRRC_test|af2|pipe_1 [1] & ((\SRRC_test|af2|delay_p5[1][1]~q ) # (!\SRRC_test|af2|adder_4[0]~1 ))))

	.dataa(\SRRC_test|af2|pipe_1 [1]),
	.datab(\SRRC_test|af2|delay_p5[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[0]~1 ),
	.combout(\SRRC_test|af2|adder_4[1]~2_combout ),
	.cout(\SRRC_test|af2|adder_4[1]~3 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[1]~2 .lut_mask = 16'h694D;
defparam \SRRC_test|af2|adder_4[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N18
cycloneive_lcell_comb \SRRC_test|af2|adder_4[2]~4 (
// Equation(s):
// \SRRC_test|af2|adder_4[2]~4_combout  = ((\SRRC_test|af2|pipe_1 [2] $ (\SRRC_test|af2|delay_p5[1][2]~q  $ (\SRRC_test|af2|adder_4[1]~3 )))) # (GND)
// \SRRC_test|af2|adder_4[2]~5  = CARRY((\SRRC_test|af2|pipe_1 [2] & ((!\SRRC_test|af2|adder_4[1]~3 ) # (!\SRRC_test|af2|delay_p5[1][2]~q ))) # (!\SRRC_test|af2|pipe_1 [2] & (!\SRRC_test|af2|delay_p5[1][2]~q  & !\SRRC_test|af2|adder_4[1]~3 )))

	.dataa(\SRRC_test|af2|pipe_1 [2]),
	.datab(\SRRC_test|af2|delay_p5[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[1]~3 ),
	.combout(\SRRC_test|af2|adder_4[2]~4_combout ),
	.cout(\SRRC_test|af2|adder_4[2]~5 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[2]~4 .lut_mask = 16'h962B;
defparam \SRRC_test|af2|adder_4[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N20
cycloneive_lcell_comb \SRRC_test|af2|adder_4[3]~6 (
// Equation(s):
// \SRRC_test|af2|adder_4[3]~6_combout  = (\SRRC_test|af2|pipe_1 [3] & ((\SRRC_test|af2|delay_p5[1][3]~q  & (!\SRRC_test|af2|adder_4[2]~5 )) # (!\SRRC_test|af2|delay_p5[1][3]~q  & (\SRRC_test|af2|adder_4[2]~5  & VCC)))) # (!\SRRC_test|af2|pipe_1 [3] & 
// ((\SRRC_test|af2|delay_p5[1][3]~q  & ((\SRRC_test|af2|adder_4[2]~5 ) # (GND))) # (!\SRRC_test|af2|delay_p5[1][3]~q  & (!\SRRC_test|af2|adder_4[2]~5 ))))
// \SRRC_test|af2|adder_4[3]~7  = CARRY((\SRRC_test|af2|pipe_1 [3] & (\SRRC_test|af2|delay_p5[1][3]~q  & !\SRRC_test|af2|adder_4[2]~5 )) # (!\SRRC_test|af2|pipe_1 [3] & ((\SRRC_test|af2|delay_p5[1][3]~q ) # (!\SRRC_test|af2|adder_4[2]~5 ))))

	.dataa(\SRRC_test|af2|pipe_1 [3]),
	.datab(\SRRC_test|af2|delay_p5[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[2]~5 ),
	.combout(\SRRC_test|af2|adder_4[3]~6_combout ),
	.cout(\SRRC_test|af2|adder_4[3]~7 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[3]~6 .lut_mask = 16'h694D;
defparam \SRRC_test|af2|adder_4[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N22
cycloneive_lcell_comb \SRRC_test|af2|adder_4[4]~8 (
// Equation(s):
// \SRRC_test|af2|adder_4[4]~8_combout  = ((\SRRC_test|af2|delay_p5[1][4]~q  $ (\SRRC_test|af2|pipe_1 [4] $ (\SRRC_test|af2|adder_4[3]~7 )))) # (GND)
// \SRRC_test|af2|adder_4[4]~9  = CARRY((\SRRC_test|af2|delay_p5[1][4]~q  & (\SRRC_test|af2|pipe_1 [4] & !\SRRC_test|af2|adder_4[3]~7 )) # (!\SRRC_test|af2|delay_p5[1][4]~q  & ((\SRRC_test|af2|pipe_1 [4]) # (!\SRRC_test|af2|adder_4[3]~7 ))))

	.dataa(\SRRC_test|af2|delay_p5[1][4]~q ),
	.datab(\SRRC_test|af2|pipe_1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[3]~7 ),
	.combout(\SRRC_test|af2|adder_4[4]~8_combout ),
	.cout(\SRRC_test|af2|adder_4[4]~9 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[4]~8 .lut_mask = 16'h964D;
defparam \SRRC_test|af2|adder_4[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N24
cycloneive_lcell_comb \SRRC_test|af2|adder_4[5]~10 (
// Equation(s):
// \SRRC_test|af2|adder_4[5]~10_combout  = (\SRRC_test|af2|pipe_1 [5] & ((\SRRC_test|af2|delay_p5[1][5]~q  & (!\SRRC_test|af2|adder_4[4]~9 )) # (!\SRRC_test|af2|delay_p5[1][5]~q  & (\SRRC_test|af2|adder_4[4]~9  & VCC)))) # (!\SRRC_test|af2|pipe_1 [5] & 
// ((\SRRC_test|af2|delay_p5[1][5]~q  & ((\SRRC_test|af2|adder_4[4]~9 ) # (GND))) # (!\SRRC_test|af2|delay_p5[1][5]~q  & (!\SRRC_test|af2|adder_4[4]~9 ))))
// \SRRC_test|af2|adder_4[5]~11  = CARRY((\SRRC_test|af2|pipe_1 [5] & (\SRRC_test|af2|delay_p5[1][5]~q  & !\SRRC_test|af2|adder_4[4]~9 )) # (!\SRRC_test|af2|pipe_1 [5] & ((\SRRC_test|af2|delay_p5[1][5]~q ) # (!\SRRC_test|af2|adder_4[4]~9 ))))

	.dataa(\SRRC_test|af2|pipe_1 [5]),
	.datab(\SRRC_test|af2|delay_p5[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[4]~9 ),
	.combout(\SRRC_test|af2|adder_4[5]~10_combout ),
	.cout(\SRRC_test|af2|adder_4[5]~11 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[5]~10 .lut_mask = 16'h694D;
defparam \SRRC_test|af2|adder_4[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N26
cycloneive_lcell_comb \SRRC_test|af2|adder_4[6]~12 (
// Equation(s):
// \SRRC_test|af2|adder_4[6]~12_combout  = ((\SRRC_test|af2|delay_p5[1][6]~q  $ (\SRRC_test|af2|pipe_1 [6] $ (\SRRC_test|af2|adder_4[5]~11 )))) # (GND)
// \SRRC_test|af2|adder_4[6]~13  = CARRY((\SRRC_test|af2|delay_p5[1][6]~q  & (\SRRC_test|af2|pipe_1 [6] & !\SRRC_test|af2|adder_4[5]~11 )) # (!\SRRC_test|af2|delay_p5[1][6]~q  & ((\SRRC_test|af2|pipe_1 [6]) # (!\SRRC_test|af2|adder_4[5]~11 ))))

	.dataa(\SRRC_test|af2|delay_p5[1][6]~q ),
	.datab(\SRRC_test|af2|pipe_1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[5]~11 ),
	.combout(\SRRC_test|af2|adder_4[6]~12_combout ),
	.cout(\SRRC_test|af2|adder_4[6]~13 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[6]~12 .lut_mask = 16'h964D;
defparam \SRRC_test|af2|adder_4[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N28
cycloneive_lcell_comb \SRRC_test|af2|adder_4[7]~14 (
// Equation(s):
// \SRRC_test|af2|adder_4[7]~14_combout  = (\SRRC_test|af2|pipe_1 [7] & ((\SRRC_test|af2|delay_p5[1][7]~q  & (!\SRRC_test|af2|adder_4[6]~13 )) # (!\SRRC_test|af2|delay_p5[1][7]~q  & (\SRRC_test|af2|adder_4[6]~13  & VCC)))) # (!\SRRC_test|af2|pipe_1 [7] & 
// ((\SRRC_test|af2|delay_p5[1][7]~q  & ((\SRRC_test|af2|adder_4[6]~13 ) # (GND))) # (!\SRRC_test|af2|delay_p5[1][7]~q  & (!\SRRC_test|af2|adder_4[6]~13 ))))
// \SRRC_test|af2|adder_4[7]~15  = CARRY((\SRRC_test|af2|pipe_1 [7] & (\SRRC_test|af2|delay_p5[1][7]~q  & !\SRRC_test|af2|adder_4[6]~13 )) # (!\SRRC_test|af2|pipe_1 [7] & ((\SRRC_test|af2|delay_p5[1][7]~q ) # (!\SRRC_test|af2|adder_4[6]~13 ))))

	.dataa(\SRRC_test|af2|pipe_1 [7]),
	.datab(\SRRC_test|af2|delay_p5[1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[6]~13 ),
	.combout(\SRRC_test|af2|adder_4[7]~14_combout ),
	.cout(\SRRC_test|af2|adder_4[7]~15 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[7]~14 .lut_mask = 16'h694D;
defparam \SRRC_test|af2|adder_4[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N30
cycloneive_lcell_comb \SRRC_test|af2|adder_4[8]~16 (
// Equation(s):
// \SRRC_test|af2|adder_4[8]~16_combout  = ((\SRRC_test|af2|delay_p5[1][8]~q  $ (\SRRC_test|af2|pipe_1 [8] $ (\SRRC_test|af2|adder_4[7]~15 )))) # (GND)
// \SRRC_test|af2|adder_4[8]~17  = CARRY((\SRRC_test|af2|delay_p5[1][8]~q  & (\SRRC_test|af2|pipe_1 [8] & !\SRRC_test|af2|adder_4[7]~15 )) # (!\SRRC_test|af2|delay_p5[1][8]~q  & ((\SRRC_test|af2|pipe_1 [8]) # (!\SRRC_test|af2|adder_4[7]~15 ))))

	.dataa(\SRRC_test|af2|delay_p5[1][8]~q ),
	.datab(\SRRC_test|af2|pipe_1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[7]~15 ),
	.combout(\SRRC_test|af2|adder_4[8]~16_combout ),
	.cout(\SRRC_test|af2|adder_4[8]~17 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[8]~16 .lut_mask = 16'h964D;
defparam \SRRC_test|af2|adder_4[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N0
cycloneive_lcell_comb \SRRC_test|af2|adder_4[9]~18 (
// Equation(s):
// \SRRC_test|af2|adder_4[9]~18_combout  = (\SRRC_test|af2|pipe_1 [9] & ((\SRRC_test|af2|delay_p5[1][9]~q  & (!\SRRC_test|af2|adder_4[8]~17 )) # (!\SRRC_test|af2|delay_p5[1][9]~q  & (\SRRC_test|af2|adder_4[8]~17  & VCC)))) # (!\SRRC_test|af2|pipe_1 [9] & 
// ((\SRRC_test|af2|delay_p5[1][9]~q  & ((\SRRC_test|af2|adder_4[8]~17 ) # (GND))) # (!\SRRC_test|af2|delay_p5[1][9]~q  & (!\SRRC_test|af2|adder_4[8]~17 ))))
// \SRRC_test|af2|adder_4[9]~19  = CARRY((\SRRC_test|af2|pipe_1 [9] & (\SRRC_test|af2|delay_p5[1][9]~q  & !\SRRC_test|af2|adder_4[8]~17 )) # (!\SRRC_test|af2|pipe_1 [9] & ((\SRRC_test|af2|delay_p5[1][9]~q ) # (!\SRRC_test|af2|adder_4[8]~17 ))))

	.dataa(\SRRC_test|af2|pipe_1 [9]),
	.datab(\SRRC_test|af2|delay_p5[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[8]~17 ),
	.combout(\SRRC_test|af2|adder_4[9]~18_combout ),
	.cout(\SRRC_test|af2|adder_4[9]~19 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[9]~18 .lut_mask = 16'h694D;
defparam \SRRC_test|af2|adder_4[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N2
cycloneive_lcell_comb \SRRC_test|af2|adder_4[10]~20 (
// Equation(s):
// \SRRC_test|af2|adder_4[10]~20_combout  = ((\SRRC_test|af2|pipe_1 [10] $ (\SRRC_test|af2|delay_p5[1][10]~q  $ (\SRRC_test|af2|adder_4[9]~19 )))) # (GND)
// \SRRC_test|af2|adder_4[10]~21  = CARRY((\SRRC_test|af2|pipe_1 [10] & ((!\SRRC_test|af2|adder_4[9]~19 ) # (!\SRRC_test|af2|delay_p5[1][10]~q ))) # (!\SRRC_test|af2|pipe_1 [10] & (!\SRRC_test|af2|delay_p5[1][10]~q  & !\SRRC_test|af2|adder_4[9]~19 )))

	.dataa(\SRRC_test|af2|pipe_1 [10]),
	.datab(\SRRC_test|af2|delay_p5[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[9]~19 ),
	.combout(\SRRC_test|af2|adder_4[10]~20_combout ),
	.cout(\SRRC_test|af2|adder_4[10]~21 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[10]~20 .lut_mask = 16'h962B;
defparam \SRRC_test|af2|adder_4[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N4
cycloneive_lcell_comb \SRRC_test|af2|adder_4[11]~22 (
// Equation(s):
// \SRRC_test|af2|adder_4[11]~22_combout  = (\SRRC_test|af2|pipe_1 [11] & ((\SRRC_test|af2|delay_p5[1][11]~q  & (!\SRRC_test|af2|adder_4[10]~21 )) # (!\SRRC_test|af2|delay_p5[1][11]~q  & (\SRRC_test|af2|adder_4[10]~21  & VCC)))) # (!\SRRC_test|af2|pipe_1 
// [11] & ((\SRRC_test|af2|delay_p5[1][11]~q  & ((\SRRC_test|af2|adder_4[10]~21 ) # (GND))) # (!\SRRC_test|af2|delay_p5[1][11]~q  & (!\SRRC_test|af2|adder_4[10]~21 ))))
// \SRRC_test|af2|adder_4[11]~23  = CARRY((\SRRC_test|af2|pipe_1 [11] & (\SRRC_test|af2|delay_p5[1][11]~q  & !\SRRC_test|af2|adder_4[10]~21 )) # (!\SRRC_test|af2|pipe_1 [11] & ((\SRRC_test|af2|delay_p5[1][11]~q ) # (!\SRRC_test|af2|adder_4[10]~21 ))))

	.dataa(\SRRC_test|af2|pipe_1 [11]),
	.datab(\SRRC_test|af2|delay_p5[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[10]~21 ),
	.combout(\SRRC_test|af2|adder_4[11]~22_combout ),
	.cout(\SRRC_test|af2|adder_4[11]~23 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[11]~22 .lut_mask = 16'h694D;
defparam \SRRC_test|af2|adder_4[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N6
cycloneive_lcell_comb \SRRC_test|af2|adder_4[12]~24 (
// Equation(s):
// \SRRC_test|af2|adder_4[12]~24_combout  = ((\SRRC_test|af2|delay_p5[1][12]~q  $ (\SRRC_test|af2|pipe_1 [12] $ (\SRRC_test|af2|adder_4[11]~23 )))) # (GND)
// \SRRC_test|af2|adder_4[12]~25  = CARRY((\SRRC_test|af2|delay_p5[1][12]~q  & (\SRRC_test|af2|pipe_1 [12] & !\SRRC_test|af2|adder_4[11]~23 )) # (!\SRRC_test|af2|delay_p5[1][12]~q  & ((\SRRC_test|af2|pipe_1 [12]) # (!\SRRC_test|af2|adder_4[11]~23 ))))

	.dataa(\SRRC_test|af2|delay_p5[1][12]~q ),
	.datab(\SRRC_test|af2|pipe_1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[11]~23 ),
	.combout(\SRRC_test|af2|adder_4[12]~24_combout ),
	.cout(\SRRC_test|af2|adder_4[12]~25 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[12]~24 .lut_mask = 16'h964D;
defparam \SRRC_test|af2|adder_4[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N8
cycloneive_lcell_comb \SRRC_test|af2|adder_4[13]~26 (
// Equation(s):
// \SRRC_test|af2|adder_4[13]~26_combout  = (\SRRC_test|af2|pipe_1 [13] & ((\SRRC_test|af2|delay_p5[1][13]~q  & (!\SRRC_test|af2|adder_4[12]~25 )) # (!\SRRC_test|af2|delay_p5[1][13]~q  & (\SRRC_test|af2|adder_4[12]~25  & VCC)))) # (!\SRRC_test|af2|pipe_1 
// [13] & ((\SRRC_test|af2|delay_p5[1][13]~q  & ((\SRRC_test|af2|adder_4[12]~25 ) # (GND))) # (!\SRRC_test|af2|delay_p5[1][13]~q  & (!\SRRC_test|af2|adder_4[12]~25 ))))
// \SRRC_test|af2|adder_4[13]~27  = CARRY((\SRRC_test|af2|pipe_1 [13] & (\SRRC_test|af2|delay_p5[1][13]~q  & !\SRRC_test|af2|adder_4[12]~25 )) # (!\SRRC_test|af2|pipe_1 [13] & ((\SRRC_test|af2|delay_p5[1][13]~q ) # (!\SRRC_test|af2|adder_4[12]~25 ))))

	.dataa(\SRRC_test|af2|pipe_1 [13]),
	.datab(\SRRC_test|af2|delay_p5[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[12]~25 ),
	.combout(\SRRC_test|af2|adder_4[13]~26_combout ),
	.cout(\SRRC_test|af2|adder_4[13]~27 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[13]~26 .lut_mask = 16'h694D;
defparam \SRRC_test|af2|adder_4[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N10
cycloneive_lcell_comb \SRRC_test|af2|adder_4[14]~28 (
// Equation(s):
// \SRRC_test|af2|adder_4[14]~28_combout  = ((\SRRC_test|af2|delay_p5[1][14]~q  $ (\SRRC_test|af2|pipe_1 [14] $ (\SRRC_test|af2|adder_4[13]~27 )))) # (GND)
// \SRRC_test|af2|adder_4[14]~29  = CARRY((\SRRC_test|af2|delay_p5[1][14]~q  & (\SRRC_test|af2|pipe_1 [14] & !\SRRC_test|af2|adder_4[13]~27 )) # (!\SRRC_test|af2|delay_p5[1][14]~q  & ((\SRRC_test|af2|pipe_1 [14]) # (!\SRRC_test|af2|adder_4[13]~27 ))))

	.dataa(\SRRC_test|af2|delay_p5[1][14]~q ),
	.datab(\SRRC_test|af2|pipe_1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[13]~27 ),
	.combout(\SRRC_test|af2|adder_4[14]~28_combout ),
	.cout(\SRRC_test|af2|adder_4[14]~29 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[14]~28 .lut_mask = 16'h964D;
defparam \SRRC_test|af2|adder_4[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N12
cycloneive_lcell_comb \SRRC_test|af2|adder_4[15]~30 (
// Equation(s):
// \SRRC_test|af2|adder_4[15]~30_combout  = (\SRRC_test|af2|delay_p5[1][15]~q  & ((\SRRC_test|af2|pipe_1 [15] & (!\SRRC_test|af2|adder_4[14]~29 )) # (!\SRRC_test|af2|pipe_1 [15] & ((\SRRC_test|af2|adder_4[14]~29 ) # (GND))))) # 
// (!\SRRC_test|af2|delay_p5[1][15]~q  & ((\SRRC_test|af2|pipe_1 [15] & (\SRRC_test|af2|adder_4[14]~29  & VCC)) # (!\SRRC_test|af2|pipe_1 [15] & (!\SRRC_test|af2|adder_4[14]~29 ))))
// \SRRC_test|af2|adder_4[15]~31  = CARRY((\SRRC_test|af2|delay_p5[1][15]~q  & ((!\SRRC_test|af2|adder_4[14]~29 ) # (!\SRRC_test|af2|pipe_1 [15]))) # (!\SRRC_test|af2|delay_p5[1][15]~q  & (!\SRRC_test|af2|pipe_1 [15] & !\SRRC_test|af2|adder_4[14]~29 )))

	.dataa(\SRRC_test|af2|delay_p5[1][15]~q ),
	.datab(\SRRC_test|af2|pipe_1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[14]~29 ),
	.combout(\SRRC_test|af2|adder_4[15]~30_combout ),
	.cout(\SRRC_test|af2|adder_4[15]~31 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[15]~30 .lut_mask = 16'h692B;
defparam \SRRC_test|af2|adder_4[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N26
cycloneive_lcell_comb \SRRC_test|af2|delay_p4[1][16]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p4[1][16]~feeder_combout  = \SRRC_test|af2|delay_p3[1][16]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p3[1][16]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p4[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][16]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p4[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N27
dffeas \SRRC_test|af2|delay_p4[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p4[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N14
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][16]~47 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][16]~47_combout  = ((\SRRC_test|af2|delay_p4[1][16]~q  $ (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT33  $ (!\SRRC_test|af2|delay_p5[0][15]~46 )))) # (GND)
// \SRRC_test|af2|delay_p5[0][16]~48  = CARRY((\SRRC_test|af2|delay_p4[1][16]~q  & ((\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT33 ) # (!\SRRC_test|af2|delay_p5[0][15]~46 ))) # (!\SRRC_test|af2|delay_p4[1][16]~q  & 
// (\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT33  & !\SRRC_test|af2|delay_p5[0][15]~46 )))

	.dataa(\SRRC_test|af2|delay_p4[1][16]~q ),
	.datab(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|delay_p5[0][15]~46 ),
	.combout(\SRRC_test|af2|delay_p5[0][16]~47_combout ),
	.cout(\SRRC_test|af2|delay_p5[0][16]~48 ));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][16]~47 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|delay_p5[0][16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N15
dffeas \SRRC_test|af2|delay_p5[0][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][16] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N15
dffeas \SRRC_test|af2|delay_p5[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N14
cycloneive_lcell_comb \SRRC_test|af2|adder_4[16]~32 (
// Equation(s):
// \SRRC_test|af2|adder_4[16]~32_combout  = ((\SRRC_test|af2|pipe_1 [16] $ (\SRRC_test|af2|delay_p5[1][16]~q  $ (\SRRC_test|af2|adder_4[15]~31 )))) # (GND)
// \SRRC_test|af2|adder_4[16]~33  = CARRY((\SRRC_test|af2|pipe_1 [16] & ((!\SRRC_test|af2|adder_4[15]~31 ) # (!\SRRC_test|af2|delay_p5[1][16]~q ))) # (!\SRRC_test|af2|pipe_1 [16] & (!\SRRC_test|af2|delay_p5[1][16]~q  & !\SRRC_test|af2|adder_4[15]~31 )))

	.dataa(\SRRC_test|af2|pipe_1 [16]),
	.datab(\SRRC_test|af2|delay_p5[1][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|adder_4[15]~31 ),
	.combout(\SRRC_test|af2|adder_4[16]~32_combout ),
	.cout(\SRRC_test|af2|adder_4[16]~33 ));
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[16]~32 .lut_mask = 16'h962B;
defparam \SRRC_test|af2|adder_4[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y47_N17
dffeas \SRRC_test|af2|delay_p5[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N16
cycloneive_lcell_comb \SRRC_test|af2|adder_4[17]~34 (
// Equation(s):
// \SRRC_test|af2|adder_4[17]~34_combout  = \SRRC_test|af2|pipe_1 [17] $ (\SRRC_test|af2|adder_4[16]~33  $ (!\SRRC_test|af2|delay_p5[1][17]~q ))

	.dataa(gnd),
	.datab(\SRRC_test|af2|pipe_1 [17]),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p5[1][17]~q ),
	.cin(\SRRC_test|af2|adder_4[16]~33 ),
	.combout(\SRRC_test|af2|adder_4[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|adder_4[17]~34 .lut_mask = 16'h3CC3;
defparam \SRRC_test|af2|adder_4[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y47_N0
cycloneive_mac_mult \SRRC_test|af2|Mult1|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|af2|adder_4[17]~34_combout ,\SRRC_test|af2|adder_4[16]~32_combout ,\SRRC_test|af2|adder_4[15]~30_combout ,\SRRC_test|af2|adder_4[14]~28_combout ,\SRRC_test|af2|adder_4[13]~26_combout ,\SRRC_test|af2|adder_4[12]~24_combout ,
\SRRC_test|af2|adder_4[11]~22_combout ,\SRRC_test|af2|adder_4[10]~20_combout ,\SRRC_test|af2|adder_4[9]~18_combout ,\SRRC_test|af2|adder_4[8]~16_combout ,\SRRC_test|af2|adder_4[7]~14_combout ,\SRRC_test|af2|adder_4[6]~12_combout ,
\SRRC_test|af2|adder_4[5]~10_combout ,\SRRC_test|af2|adder_4[4]~8_combout ,\SRRC_test|af2|adder_4[3]~6_combout ,\SRRC_test|af2|adder_4[2]~4_combout ,\SRRC_test|af2|adder_4[1]~2_combout ,\SRRC_test|af2|adder_4[0]~0_combout }),
	.datab({vcc,gnd,vcc,gnd,vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd,vcc,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|af2|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|af2|Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \SRRC_test|af2|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \SRRC_test|af2|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \SRRC_test|af2|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \SRRC_test|af2|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \SRRC_test|af2|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y47_N2
cycloneive_mac_out \SRRC_test|af2|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT33 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT32 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT31 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT30 ,
\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT29 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT26 ,
\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT22 ,
\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT21 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT18 ,
\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT16 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT14 ,
\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT11 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT10 ,
\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT2 ,
\SRRC_test|af2|Mult1|auto_generated|mac_mult1~DATAOUT1 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~dataout ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~1 ,\SRRC_test|af2|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|af2|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|af2|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \SRRC_test|af2|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: FF_X70_Y47_N11
dffeas \SRRC_test|af2|delay_p5[0][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][14]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][14] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N11
dffeas \SRRC_test|af2|delay_p5[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y47_N9
dffeas \SRRC_test|af2|delay_p5[0][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][13] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N9
dffeas \SRRC_test|af2|delay_p5[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y47_N7
dffeas \SRRC_test|af2|delay_p5[0][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][12] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N7
dffeas \SRRC_test|af2|delay_p5[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y47_N5
dffeas \SRRC_test|af2|delay_p5[0][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][11] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N5
dffeas \SRRC_test|af2|delay_p5[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y47_N3
dffeas \SRRC_test|af2|delay_p5[0][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][10] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N3
dffeas \SRRC_test|af2|delay_p5[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y47_N1
dffeas \SRRC_test|af2|delay_p5[0][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][9] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N1
dffeas \SRRC_test|af2|delay_p5[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N31
dffeas \SRRC_test|af2|delay_p5[0][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][8] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y48_N31
dffeas \SRRC_test|af2|delay_p5[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N29
dffeas \SRRC_test|af2|delay_p5[0][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][7] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y48_N29
dffeas \SRRC_test|af2|delay_p5[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N27
dffeas \SRRC_test|af2|delay_p5[0][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][6] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y48_N27
dffeas \SRRC_test|af2|delay_p5[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N25
dffeas \SRRC_test|af2|delay_p5[0][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][5] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y48_N25
dffeas \SRRC_test|af2|delay_p5[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N23
dffeas \SRRC_test|af2|delay_p5[0][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][4] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y48_N23
dffeas \SRRC_test|af2|delay_p5[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N21
dffeas \SRRC_test|af2|delay_p5[0][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][3] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y48_N21
dffeas \SRRC_test|af2|delay_p5[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N19
dffeas \SRRC_test|af2|delay_p5[0][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][2] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y48_N19
dffeas \SRRC_test|af2|delay_p5[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N17
dffeas \SRRC_test|af2|delay_p5[0][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][1] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y48_N17
dffeas \SRRC_test|af2|delay_p5[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|delay_p5[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y48_N15
dffeas \SRRC_test|af2|pipe_2[0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|pipe_2[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|pipe_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|pipe_2[0] .is_wysiwyg = "true";
defparam \SRRC_test|af2|pipe_2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y48_N15
dffeas \SRRC_test|af2|delay_p5[1][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|pipe_2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[1][0] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N28
cycloneive_lcell_comb \SRRC_test|af2|delay_p4[1][17]~feeder (
// Equation(s):
// \SRRC_test|af2|delay_p4[1][17]~feeder_combout  = \SRRC_test|af2|delay_p3[1][17]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p3[1][17]~q ),
	.cin(gnd),
	.combout(\SRRC_test|af2|delay_p4[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][17]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|af2|delay_p4[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N29
dffeas \SRRC_test|af2|delay_p4[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p4[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p4[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p4[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p4[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N16
cycloneive_lcell_comb \SRRC_test|af2|delay_p5[0][17]~49 (
// Equation(s):
// \SRRC_test|af2|delay_p5[0][17]~49_combout  = \SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT33  $ (\SRRC_test|af2|delay_p5[0][16]~48  $ (\SRRC_test|af2|delay_p4[1][17]~q ))

	.dataa(gnd),
	.datab(\SRRC_test|af2|Mult1|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(\SRRC_test|af2|delay_p4[1][17]~q ),
	.cin(\SRRC_test|af2|delay_p5[0][16]~48 ),
	.combout(\SRRC_test|af2|delay_p5[0][17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][17]~49 .lut_mask = 16'hC33C;
defparam \SRRC_test|af2|delay_p5[0][17]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N17
dffeas \SRRC_test|af2|delay_p5[0][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|delay_p5[0][17]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|delay_p5[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|delay_p5[0][17] .is_wysiwyg = "true";
defparam \SRRC_test|af2|delay_p5[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N4
cycloneive_lcell_comb \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 (
// Equation(s):
// \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1  = CARRY(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ),
	.cout(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 .lut_mask = 16'h33CC;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N6
cycloneive_lcell_comb \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 (
// Equation(s):
// \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout  = (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 )) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ) # (GND)))
// \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3  = CARRY((!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ),
	.combout(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ),
	.cout(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 .lut_mask = 16'h5A5F;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N10
cycloneive_lcell_comb \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout  & (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  & 
// ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.datac(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h2202;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y43_N11
dffeas \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N8
cycloneive_lcell_comb \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 (
// Equation(s):
// \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  = !\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ),
	.combout(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 .lut_mask = 16'h0F0F;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N24
cycloneive_lcell_comb \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  & (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout  & 
// ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ),
	.datac(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h4044;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y43_N25
dffeas \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N26
cycloneive_lcell_comb \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[0]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[0]~feeder_combout  = \SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[0]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y43_N27
dffeas \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N12
cycloneive_lcell_comb \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1]~0 (
// Equation(s):
// \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1]~0_combout  = !\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1]~0 .lut_mask = 16'h00FF;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y43_N13
dffeas \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N14
cycloneive_lcell_comb \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1]~_wirecell (
// Equation(s):
// \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout  = !\SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a [1]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1]~_wirecell .lut_mask = 16'h00FF;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\SRRC_test|af2|delay_p2[1][1]~q ,\SRRC_test|af2|delay_p2[1][2]~q ,\SRRC_test|af2|delay_p2[1][3]~q ,\SRRC_test|af2|delay_p2[1][4]~q ,\SRRC_test|af2|delay_p2[1][5]~q ,\SRRC_test|af2|delay_p2[1][6]~q ,\SRRC_test|af2|delay_p2[1][7]~q ,
\SRRC_test|af2|delay_p2[1][8]~q ,\SRRC_test|af2|delay_p2[1][9]~q ,\SRRC_test|af2|delay_p2[1][10]~q ,\SRRC_test|af2|delay_p2[1][11]~q ,\SRRC_test|af2|delay_p2[1][12]~q ,\SRRC_test|af2|delay_p2[1][13]~q ,\SRRC_test|af2|delay_p2[1][14]~q ,
\SRRC_test|af2|delay_p2[1][15]~q ,\SRRC_test|af2|delay_p2[1][16]~q ,\SRRC_test|af2|delay_p2[1][17]~q ,\SRRC_test|a2|delay_p2[1][1]~q ,\SRRC_test|a2|delay_p2[1][2]~q ,\SRRC_test|a2|delay_p2[1][3]~q ,\SRRC_test|a2|delay_p2[1][4]~q ,\SRRC_test|a2|delay_p2[1][5]~q ,
\SRRC_test|a2|delay_p2[1][6]~q ,\SRRC_test|a2|delay_p2[1][7]~q ,\SRRC_test|a2|delay_p2[1][8]~q ,\SRRC_test|a2|delay_p2[1][9]~q ,\SRRC_test|a2|delay_p2[1][10]~q ,\SRRC_test|a2|delay_p2[1][11]~q ,\SRRC_test|a2|delay_p2[1][12]~q ,\SRRC_test|a2|delay_p2[1][13]~q ,
\SRRC_test|a2|delay_p2[1][14]~q ,\SRRC_test|a2|delay_p2[1][15]~q ,\SRRC_test|a2|delay_p2[1][16]~q ,\SRRC_test|a2|delay_p2[1][17]~q }),
	.portaaddr({\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\SRRC_test|a2|delay_p1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\SRRC_test|a2|delay_p1_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .logical_ram_name = "EE465_filter_test_baseband:SRRC_test|antialiasing_filter2:a2|altshift_taps:delay_p1_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ALTSYNCRAM";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .operation_mode = "dual_port";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_address_clear = "none";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_address_width = 2;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_out_clear = "none";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_out_clock = "none";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_width = 36;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_first_address = 0;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_first_bit_number = 0;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_last_address = 3;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_logical_ram_depth = 3;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_logical_ram_width = 34;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_clear = "none";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_clock = "clock0";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_width = 2;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_out_clear = "none";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_out_clock = "clock0";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_width = 36;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_first_address = 0;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_first_bit_number = 0;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_last_address = 3;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_logical_ram_depth = 3;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_logical_ram_width = 34;
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_read_enable_clock = "clock0";
defparam \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N14
cycloneive_lcell_comb \SRRC_test|af2|sig_out[1]~18 (
// Equation(s):
// \SRRC_test|af2|sig_out[1]~18_cout  = CARRY((\SRRC_test|af2|pipe_2 [0] & \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a33 ))

	.dataa(\SRRC_test|af2|pipe_2 [0]),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\SRRC_test|af2|sig_out[1]~18_cout ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[1]~18 .lut_mask = 16'h0088;
defparam \SRRC_test|af2|sig_out[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N16
cycloneive_lcell_comb \SRRC_test|af2|sig_out[1]~19 (
// Equation(s):
// \SRRC_test|af2|sig_out[1]~19_combout  = (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32  & ((\SRRC_test|af2|delay_p5[0][1]~q  & (\SRRC_test|af2|sig_out[1]~18_cout  & VCC)) # (!\SRRC_test|af2|delay_p5[0][1]~q  & 
// (!\SRRC_test|af2|sig_out[1]~18_cout )))) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32  & ((\SRRC_test|af2|delay_p5[0][1]~q  & (!\SRRC_test|af2|sig_out[1]~18_cout )) # (!\SRRC_test|af2|delay_p5[0][1]~q  & 
// ((\SRRC_test|af2|sig_out[1]~18_cout ) # (GND)))))
// \SRRC_test|af2|sig_out[1]~20  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32  & (!\SRRC_test|af2|delay_p5[0][1]~q  & !\SRRC_test|af2|sig_out[1]~18_cout )) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32  & ((!\SRRC_test|af2|sig_out[1]~18_cout ) # (!\SRRC_test|af2|delay_p5[0][1]~q ))))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a32 ),
	.datab(\SRRC_test|af2|delay_p5[0][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[1]~18_cout ),
	.combout(\SRRC_test|af2|sig_out[1]~19_combout ),
	.cout(\SRRC_test|af2|sig_out[1]~20 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[1]~19 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|sig_out[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y48_N17
dffeas \SRRC_test|af2|sig_out[1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[1] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N5
dffeas \SRRC_test|a2|delay_p1[0][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|sig_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p1[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p1[0][1] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p1[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N2
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[1][1]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[1][1]~feeder_combout  = \SRRC_test|a2|delay_p1[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p1[0][1]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][1]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N3
dffeas \SRRC_test|a2|delay_p2[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N18
cycloneive_lcell_comb \SRRC_test|af2|sig_out[2]~21 (
// Equation(s):
// \SRRC_test|af2|sig_out[2]~21_combout  = ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a31  $ (\SRRC_test|af2|delay_p5[0][2]~q  $ (!\SRRC_test|af2|sig_out[1]~20 )))) # (GND)
// \SRRC_test|af2|sig_out[2]~22  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a31  & ((\SRRC_test|af2|delay_p5[0][2]~q ) # (!\SRRC_test|af2|sig_out[1]~20 ))) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a31  & (\SRRC_test|af2|delay_p5[0][2]~q  & !\SRRC_test|af2|sig_out[1]~20 )))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a31 ),
	.datab(\SRRC_test|af2|delay_p5[0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[1]~20 ),
	.combout(\SRRC_test|af2|sig_out[2]~21_combout ),
	.cout(\SRRC_test|af2|sig_out[2]~22 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[2]~21 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|sig_out[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y48_N19
dffeas \SRRC_test|af2|sig_out[2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[2] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N10
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[0][2]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[0][2]~feeder_combout  = \SRRC_test|af2|sig_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|sig_out [2]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][2]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y46_N11
dffeas \SRRC_test|a2|delay_p2[0][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][2] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N24
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[1][2]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[1][2]~feeder_combout  = \SRRC_test|a2|delay_p2[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p2[0][2]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][2]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y46_N25
dffeas \SRRC_test|a2|delay_p2[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N20
cycloneive_lcell_comb \SRRC_test|af2|sig_out[3]~23 (
// Equation(s):
// \SRRC_test|af2|sig_out[3]~23_combout  = (\SRRC_test|af2|delay_p5[0][3]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30  & (\SRRC_test|af2|sig_out[2]~22  & VCC)) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30  & (!\SRRC_test|af2|sig_out[2]~22 )))) # (!\SRRC_test|af2|delay_p5[0][3]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30  & (!\SRRC_test|af2|sig_out[2]~22 
// )) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30  & ((\SRRC_test|af2|sig_out[2]~22 ) # (GND)))))
// \SRRC_test|af2|sig_out[3]~24  = CARRY((\SRRC_test|af2|delay_p5[0][3]~q  & (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30  & !\SRRC_test|af2|sig_out[2]~22 )) # (!\SRRC_test|af2|delay_p5[0][3]~q  & ((!\SRRC_test|af2|sig_out[2]~22 ) 
// # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30 ))))

	.dataa(\SRRC_test|af2|delay_p5[0][3]~q ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[2]~22 ),
	.combout(\SRRC_test|af2|sig_out[3]~23_combout ),
	.cout(\SRRC_test|af2|sig_out[3]~24 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[3]~23 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|sig_out[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y48_N21
dffeas \SRRC_test|af2|sig_out[3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[3] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N11
dffeas \SRRC_test|a2|delay_p2[0][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|sig_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][3] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N8
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[1][3]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[1][3]~feeder_combout  = \SRRC_test|a2|delay_p2[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p2[0][3]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][3]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N9
dffeas \SRRC_test|a2|delay_p2[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N22
cycloneive_lcell_comb \SRRC_test|af2|sig_out[4]~25 (
// Equation(s):
// \SRRC_test|af2|sig_out[4]~25_combout  = ((\SRRC_test|af2|delay_p5[0][4]~q  $ (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a29  $ (!\SRRC_test|af2|sig_out[3]~24 )))) # (GND)
// \SRRC_test|af2|sig_out[4]~26  = CARRY((\SRRC_test|af2|delay_p5[0][4]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a29 ) # (!\SRRC_test|af2|sig_out[3]~24 ))) # (!\SRRC_test|af2|delay_p5[0][4]~q  & 
// (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a29  & !\SRRC_test|af2|sig_out[3]~24 )))

	.dataa(\SRRC_test|af2|delay_p5[0][4]~q ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[3]~24 ),
	.combout(\SRRC_test|af2|sig_out[4]~25_combout ),
	.cout(\SRRC_test|af2|sig_out[4]~26 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[4]~25 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|sig_out[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y48_N23
dffeas \SRRC_test|af2|sig_out[4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[4] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N1
dffeas \SRRC_test|a2|delay_p2[0][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|sig_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][4] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N10
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[1][4]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[1][4]~feeder_combout  = \SRRC_test|a2|delay_p2[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p2[0][4]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][4]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y45_N11
dffeas \SRRC_test|a2|delay_p2[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N24
cycloneive_lcell_comb \SRRC_test|af2|sig_out[5]~27 (
// Equation(s):
// \SRRC_test|af2|sig_out[5]~27_combout  = (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a28  & ((\SRRC_test|af2|delay_p5[0][5]~q  & (\SRRC_test|af2|sig_out[4]~26  & VCC)) # (!\SRRC_test|af2|delay_p5[0][5]~q  & 
// (!\SRRC_test|af2|sig_out[4]~26 )))) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a28  & ((\SRRC_test|af2|delay_p5[0][5]~q  & (!\SRRC_test|af2|sig_out[4]~26 )) # (!\SRRC_test|af2|delay_p5[0][5]~q  & ((\SRRC_test|af2|sig_out[4]~26 ) 
// # (GND)))))
// \SRRC_test|af2|sig_out[5]~28  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a28  & (!\SRRC_test|af2|delay_p5[0][5]~q  & !\SRRC_test|af2|sig_out[4]~26 )) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a28 
//  & ((!\SRRC_test|af2|sig_out[4]~26 ) # (!\SRRC_test|af2|delay_p5[0][5]~q ))))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a28 ),
	.datab(\SRRC_test|af2|delay_p5[0][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[4]~26 ),
	.combout(\SRRC_test|af2|sig_out[5]~27_combout ),
	.cout(\SRRC_test|af2|sig_out[5]~28 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[5]~27 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|sig_out[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y48_N25
dffeas \SRRC_test|af2|sig_out[5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[5] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N10
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[0][5]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[0][5]~feeder_combout  = \SRRC_test|af2|sig_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|sig_out [5]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][5]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N11
dffeas \SRRC_test|a2|delay_p2[0][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][5] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N24
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[1][5]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[1][5]~feeder_combout  = \SRRC_test|a2|delay_p2[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p2[0][5]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][5]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N25
dffeas \SRRC_test|a2|delay_p2[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N26
cycloneive_lcell_comb \SRRC_test|af2|sig_out[6]~29 (
// Equation(s):
// \SRRC_test|af2|sig_out[6]~29_combout  = ((\SRRC_test|af2|delay_p5[0][6]~q  $ (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a27  $ (!\SRRC_test|af2|sig_out[5]~28 )))) # (GND)
// \SRRC_test|af2|sig_out[6]~30  = CARRY((\SRRC_test|af2|delay_p5[0][6]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a27 ) # (!\SRRC_test|af2|sig_out[5]~28 ))) # (!\SRRC_test|af2|delay_p5[0][6]~q  & 
// (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a27  & !\SRRC_test|af2|sig_out[5]~28 )))

	.dataa(\SRRC_test|af2|delay_p5[0][6]~q ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[5]~28 ),
	.combout(\SRRC_test|af2|sig_out[6]~29_combout ),
	.cout(\SRRC_test|af2|sig_out[6]~30 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[6]~29 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|sig_out[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y48_N27
dffeas \SRRC_test|af2|sig_out[6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[6] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N12
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[0][6]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[0][6]~feeder_combout  = \SRRC_test|af2|sig_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|sig_out [6]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][6]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y45_N13
dffeas \SRRC_test|a2|delay_p2[0][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][6] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N5
dffeas \SRRC_test|a2|delay_p2[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p2[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N28
cycloneive_lcell_comb \SRRC_test|af2|sig_out[7]~31 (
// Equation(s):
// \SRRC_test|af2|sig_out[7]~31_combout  = (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a26  & ((\SRRC_test|af2|delay_p5[0][7]~q  & (\SRRC_test|af2|sig_out[6]~30  & VCC)) # (!\SRRC_test|af2|delay_p5[0][7]~q  & 
// (!\SRRC_test|af2|sig_out[6]~30 )))) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a26  & ((\SRRC_test|af2|delay_p5[0][7]~q  & (!\SRRC_test|af2|sig_out[6]~30 )) # (!\SRRC_test|af2|delay_p5[0][7]~q  & ((\SRRC_test|af2|sig_out[6]~30 ) 
// # (GND)))))
// \SRRC_test|af2|sig_out[7]~32  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a26  & (!\SRRC_test|af2|delay_p5[0][7]~q  & !\SRRC_test|af2|sig_out[6]~30 )) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a26 
//  & ((!\SRRC_test|af2|sig_out[6]~30 ) # (!\SRRC_test|af2|delay_p5[0][7]~q ))))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a26 ),
	.datab(\SRRC_test|af2|delay_p5[0][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[6]~30 ),
	.combout(\SRRC_test|af2|sig_out[7]~31_combout ),
	.cout(\SRRC_test|af2|sig_out[7]~32 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[7]~31 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|sig_out[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y48_N29
dffeas \SRRC_test|af2|sig_out[7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[7] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N2
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[0][7]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[0][7]~feeder_combout  = \SRRC_test|af2|sig_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|sig_out [7]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][7]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y45_N3
dffeas \SRRC_test|a2|delay_p2[0][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][7] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N6
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[1][7]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[1][7]~feeder_combout  = \SRRC_test|a2|delay_p2[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p2[0][7]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][7]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N7
dffeas \SRRC_test|a2|delay_p2[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N30
cycloneive_lcell_comb \SRRC_test|af2|sig_out[8]~33 (
// Equation(s):
// \SRRC_test|af2|sig_out[8]~33_combout  = ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a25  $ (\SRRC_test|af2|delay_p5[0][8]~q  $ (!\SRRC_test|af2|sig_out[7]~32 )))) # (GND)
// \SRRC_test|af2|sig_out[8]~34  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a25  & ((\SRRC_test|af2|delay_p5[0][8]~q ) # (!\SRRC_test|af2|sig_out[7]~32 ))) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a25  & (\SRRC_test|af2|delay_p5[0][8]~q  & !\SRRC_test|af2|sig_out[7]~32 )))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a25 ),
	.datab(\SRRC_test|af2|delay_p5[0][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[7]~32 ),
	.combout(\SRRC_test|af2|sig_out[8]~33_combout ),
	.cout(\SRRC_test|af2|sig_out[8]~34 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[8]~33 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|sig_out[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y48_N31
dffeas \SRRC_test|af2|sig_out[8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[8] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N12
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[0][8]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[0][8]~feeder_combout  = \SRRC_test|af2|sig_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|sig_out [8]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][8]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N13
dffeas \SRRC_test|a2|delay_p2[0][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][8] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N0
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[1][8]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[1][8]~feeder_combout  = \SRRC_test|a2|delay_p2[0][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p2[0][8]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][8]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N1
dffeas \SRRC_test|a2|delay_p2[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N0
cycloneive_lcell_comb \SRRC_test|af2|sig_out[9]~35 (
// Equation(s):
// \SRRC_test|af2|sig_out[9]~35_combout  = (\SRRC_test|af2|delay_p5[0][9]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24  & (\SRRC_test|af2|sig_out[8]~34  & VCC)) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24  & (!\SRRC_test|af2|sig_out[8]~34 )))) # (!\SRRC_test|af2|delay_p5[0][9]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24  & (!\SRRC_test|af2|sig_out[8]~34 
// )) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24  & ((\SRRC_test|af2|sig_out[8]~34 ) # (GND)))))
// \SRRC_test|af2|sig_out[9]~36  = CARRY((\SRRC_test|af2|delay_p5[0][9]~q  & (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24  & !\SRRC_test|af2|sig_out[8]~34 )) # (!\SRRC_test|af2|delay_p5[0][9]~q  & ((!\SRRC_test|af2|sig_out[8]~34 ) 
// # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24 ))))

	.dataa(\SRRC_test|af2|delay_p5[0][9]~q ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[8]~34 ),
	.combout(\SRRC_test|af2|sig_out[9]~35_combout ),
	.cout(\SRRC_test|af2|sig_out[9]~36 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[9]~35 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|sig_out[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y47_N1
dffeas \SRRC_test|af2|sig_out[9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[9] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N10
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[0][9]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[0][9]~feeder_combout  = \SRRC_test|af2|sig_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|sig_out [9]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][9]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N11
dffeas \SRRC_test|a2|delay_p2[0][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][9] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N16
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[1][9]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[1][9]~feeder_combout  = \SRRC_test|a2|delay_p2[0][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p2[0][9]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][9]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N17
dffeas \SRRC_test|a2|delay_p2[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N2
cycloneive_lcell_comb \SRRC_test|af2|sig_out[10]~37 (
// Equation(s):
// \SRRC_test|af2|sig_out[10]~37_combout  = ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a23  $ (\SRRC_test|af2|delay_p5[0][10]~q  $ (!\SRRC_test|af2|sig_out[9]~36 )))) # (GND)
// \SRRC_test|af2|sig_out[10]~38  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a23  & ((\SRRC_test|af2|delay_p5[0][10]~q ) # (!\SRRC_test|af2|sig_out[9]~36 ))) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a23  & (\SRRC_test|af2|delay_p5[0][10]~q  & !\SRRC_test|af2|sig_out[9]~36 )))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a23 ),
	.datab(\SRRC_test|af2|delay_p5[0][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[9]~36 ),
	.combout(\SRRC_test|af2|sig_out[10]~37_combout ),
	.cout(\SRRC_test|af2|sig_out[10]~38 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[10]~37 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|sig_out[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y47_N3
dffeas \SRRC_test|af2|sig_out[10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[10] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y44_N19
dffeas \SRRC_test|a2|delay_p2[0][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|sig_out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][10] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N26
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[1][10]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[1][10]~feeder_combout  = \SRRC_test|a2|delay_p2[0][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p2[0][10]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][10]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y44_N27
dffeas \SRRC_test|a2|delay_p2[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N4
cycloneive_lcell_comb \SRRC_test|af2|sig_out[11]~39 (
// Equation(s):
// \SRRC_test|af2|sig_out[11]~39_combout  = (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a22  & ((\SRRC_test|af2|delay_p5[0][11]~q  & (\SRRC_test|af2|sig_out[10]~38  & VCC)) # (!\SRRC_test|af2|delay_p5[0][11]~q  & 
// (!\SRRC_test|af2|sig_out[10]~38 )))) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a22  & ((\SRRC_test|af2|delay_p5[0][11]~q  & (!\SRRC_test|af2|sig_out[10]~38 )) # (!\SRRC_test|af2|delay_p5[0][11]~q  & 
// ((\SRRC_test|af2|sig_out[10]~38 ) # (GND)))))
// \SRRC_test|af2|sig_out[11]~40  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a22  & (!\SRRC_test|af2|delay_p5[0][11]~q  & !\SRRC_test|af2|sig_out[10]~38 )) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a22  & ((!\SRRC_test|af2|sig_out[10]~38 ) # (!\SRRC_test|af2|delay_p5[0][11]~q ))))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a22 ),
	.datab(\SRRC_test|af2|delay_p5[0][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[10]~38 ),
	.combout(\SRRC_test|af2|sig_out[11]~39_combout ),
	.cout(\SRRC_test|af2|sig_out[11]~40 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[11]~39 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|sig_out[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y47_N5
dffeas \SRRC_test|af2|sig_out[11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[11] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y44_N27
dffeas \SRRC_test|a2|delay_p2[0][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|sig_out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][11] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y44_N19
dffeas \SRRC_test|a2|delay_p2[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p2[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N6
cycloneive_lcell_comb \SRRC_test|af2|sig_out[12]~41 (
// Equation(s):
// \SRRC_test|af2|sig_out[12]~41_combout  = ((\SRRC_test|af2|delay_p5[0][12]~q  $ (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a21  $ (!\SRRC_test|af2|sig_out[11]~40 )))) # (GND)
// \SRRC_test|af2|sig_out[12]~42  = CARRY((\SRRC_test|af2|delay_p5[0][12]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a21 ) # (!\SRRC_test|af2|sig_out[11]~40 ))) # (!\SRRC_test|af2|delay_p5[0][12]~q  & 
// (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a21  & !\SRRC_test|af2|sig_out[11]~40 )))

	.dataa(\SRRC_test|af2|delay_p5[0][12]~q ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[11]~40 ),
	.combout(\SRRC_test|af2|sig_out[12]~41_combout ),
	.cout(\SRRC_test|af2|sig_out[12]~42 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[12]~41 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|sig_out[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y47_N7
dffeas \SRRC_test|af2|sig_out[12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[12] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N28
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[0][12]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[0][12]~feeder_combout  = \SRRC_test|af2|sig_out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|sig_out [12]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][12]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y44_N29
dffeas \SRRC_test|a2|delay_p2[0][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][12] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N20
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[1][12]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[1][12]~feeder_combout  = \SRRC_test|a2|delay_p2[0][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p2[0][12]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][12]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N21
dffeas \SRRC_test|a2|delay_p2[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N8
cycloneive_lcell_comb \SRRC_test|af2|sig_out[13]~43 (
// Equation(s):
// \SRRC_test|af2|sig_out[13]~43_combout  = (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20  & ((\SRRC_test|af2|delay_p5[0][13]~q  & (\SRRC_test|af2|sig_out[12]~42  & VCC)) # (!\SRRC_test|af2|delay_p5[0][13]~q  & 
// (!\SRRC_test|af2|sig_out[12]~42 )))) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20  & ((\SRRC_test|af2|delay_p5[0][13]~q  & (!\SRRC_test|af2|sig_out[12]~42 )) # (!\SRRC_test|af2|delay_p5[0][13]~q  & 
// ((\SRRC_test|af2|sig_out[12]~42 ) # (GND)))))
// \SRRC_test|af2|sig_out[13]~44  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20  & (!\SRRC_test|af2|delay_p5[0][13]~q  & !\SRRC_test|af2|sig_out[12]~42 )) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20  & ((!\SRRC_test|af2|sig_out[12]~42 ) # (!\SRRC_test|af2|delay_p5[0][13]~q ))))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a20 ),
	.datab(\SRRC_test|af2|delay_p5[0][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[12]~42 ),
	.combout(\SRRC_test|af2|sig_out[13]~43_combout ),
	.cout(\SRRC_test|af2|sig_out[13]~44 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[13]~43 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|sig_out[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y47_N9
dffeas \SRRC_test|af2|sig_out[13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[13] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y44_N29
dffeas \SRRC_test|a2|delay_p2[0][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|sig_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][13] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N22
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[1][13]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[1][13]~feeder_combout  = \SRRC_test|a2|delay_p2[0][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p2[0][13]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][13]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N23
dffeas \SRRC_test|a2|delay_p2[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N10
cycloneive_lcell_comb \SRRC_test|af2|sig_out[14]~45 (
// Equation(s):
// \SRRC_test|af2|sig_out[14]~45_combout  = ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a19  $ (\SRRC_test|af2|delay_p5[0][14]~q  $ (!\SRRC_test|af2|sig_out[13]~44 )))) # (GND)
// \SRRC_test|af2|sig_out[14]~46  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a19  & ((\SRRC_test|af2|delay_p5[0][14]~q ) # (!\SRRC_test|af2|sig_out[13]~44 ))) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a19  & (\SRRC_test|af2|delay_p5[0][14]~q  & !\SRRC_test|af2|sig_out[13]~44 )))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a19 ),
	.datab(\SRRC_test|af2|delay_p5[0][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[13]~44 ),
	.combout(\SRRC_test|af2|sig_out[14]~45_combout ),
	.cout(\SRRC_test|af2|sig_out[14]~46 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[14]~45 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|sig_out[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y47_N11
dffeas \SRRC_test|af2|sig_out[14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[14] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N12
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[0][14]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[0][14]~feeder_combout  = \SRRC_test|af2|sig_out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|sig_out [14]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][14]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N13
dffeas \SRRC_test|a2|delay_p2[0][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][14] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N24
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[1][14]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[1][14]~feeder_combout  = \SRRC_test|a2|delay_p2[0][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p2[0][14]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][14]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N25
dffeas \SRRC_test|a2|delay_p2[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N12
cycloneive_lcell_comb \SRRC_test|af2|sig_out[15]~47 (
// Equation(s):
// \SRRC_test|af2|sig_out[15]~47_combout  = (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18  & ((\SRRC_test|af2|delay_p5[0][15]~q  & (\SRRC_test|af2|sig_out[14]~46  & VCC)) # (!\SRRC_test|af2|delay_p5[0][15]~q  & 
// (!\SRRC_test|af2|sig_out[14]~46 )))) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18  & ((\SRRC_test|af2|delay_p5[0][15]~q  & (!\SRRC_test|af2|sig_out[14]~46 )) # (!\SRRC_test|af2|delay_p5[0][15]~q  & 
// ((\SRRC_test|af2|sig_out[14]~46 ) # (GND)))))
// \SRRC_test|af2|sig_out[15]~48  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18  & (!\SRRC_test|af2|delay_p5[0][15]~q  & !\SRRC_test|af2|sig_out[14]~46 )) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18  & ((!\SRRC_test|af2|sig_out[14]~46 ) # (!\SRRC_test|af2|delay_p5[0][15]~q ))))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a18 ),
	.datab(\SRRC_test|af2|delay_p5[0][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[14]~46 ),
	.combout(\SRRC_test|af2|sig_out[15]~47_combout ),
	.cout(\SRRC_test|af2|sig_out[15]~48 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[15]~47 .lut_mask = 16'h9617;
defparam \SRRC_test|af2|sig_out[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y47_N13
dffeas \SRRC_test|af2|sig_out[15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[15] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N20
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[0][15]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[0][15]~feeder_combout  = \SRRC_test|af2|sig_out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|sig_out [15]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][15]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y44_N21
dffeas \SRRC_test|a2|delay_p2[0][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][15] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N24
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[1][15]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[1][15]~feeder_combout  = \SRRC_test|a2|delay_p2[0][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p2[0][15]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][15]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y44_N25
dffeas \SRRC_test|a2|delay_p2[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N14
cycloneive_lcell_comb \SRRC_test|af2|sig_out[16]~49 (
// Equation(s):
// \SRRC_test|af2|sig_out[16]~49_combout  = ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17  $ (\SRRC_test|af2|delay_p5[0][16]~q  $ (!\SRRC_test|af2|sig_out[15]~48 )))) # (GND)
// \SRRC_test|af2|sig_out[16]~50  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17  & ((\SRRC_test|af2|delay_p5[0][16]~q ) # (!\SRRC_test|af2|sig_out[15]~48 ))) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17  & (\SRRC_test|af2|delay_p5[0][16]~q  & !\SRRC_test|af2|sig_out[15]~48 )))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17 ),
	.datab(\SRRC_test|af2|delay_p5[0][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|af2|sig_out[15]~48 ),
	.combout(\SRRC_test|af2|sig_out[16]~49_combout ),
	.cout(\SRRC_test|af2|sig_out[16]~50 ));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[16]~49 .lut_mask = 16'h698E;
defparam \SRRC_test|af2|sig_out[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y47_N15
dffeas \SRRC_test|af2|sig_out[16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[16] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y44_N31
dffeas \SRRC_test|a2|delay_p2[0][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|af2|sig_out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][16] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y44_N25
dffeas \SRRC_test|a2|delay_p2[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p2[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N16
cycloneive_lcell_comb \SRRC_test|af2|sig_out[17]~51 (
// Equation(s):
// \SRRC_test|af2|sig_out[17]~51_combout  = \SRRC_test|af2|delay_p5[0][17]~q  $ (\SRRC_test|af2|sig_out[16]~50  $ (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17 ))

	.dataa(gnd),
	.datab(\SRRC_test|af2|delay_p5[0][17]~q ),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a17 ),
	.cin(\SRRC_test|af2|sig_out[16]~50 ),
	.combout(\SRRC_test|af2|sig_out[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[17]~51 .lut_mask = 16'hC33C;
defparam \SRRC_test|af2|sig_out[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y47_N17
dffeas \SRRC_test|af2|sig_out[17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|af2|sig_out[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|af2|sig_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|af2|sig_out[17] .is_wysiwyg = "true";
defparam \SRRC_test|af2|sig_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N6
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[0][17]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[0][17]~feeder_combout  = \SRRC_test|af2|sig_out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|af2|sig_out [17]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][17]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N7
dffeas \SRRC_test|a2|delay_p2[0][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[0][17] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N2
cycloneive_lcell_comb \SRRC_test|a2|delay_p2[1][17]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p2[1][17]~feeder_combout  = \SRRC_test|a2|delay_p2[0][17]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p2[0][17]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p2[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][17]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p2[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N3
dffeas \SRRC_test|a2|delay_p2[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p2[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p2[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p2[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p2[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N15
dffeas \SRRC_test|a2|delay_p4[0][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p3[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[0][0] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N14
cycloneive_lcell_comb \SRRC_test|a2|adder_2[0]~0 (
// Equation(s):
// \SRRC_test|a2|adder_2[0]~0_combout  = (\SRRC_test|af2|sig_out [1] & ((GND) # (!\SRRC_test|a2|delay_p4[0][0]~q ))) # (!\SRRC_test|af2|sig_out [1] & (\SRRC_test|a2|delay_p4[0][0]~q  $ (GND)))
// \SRRC_test|a2|adder_2[0]~1  = CARRY((\SRRC_test|af2|sig_out [1]) # (!\SRRC_test|a2|delay_p4[0][0]~q ))

	.dataa(\SRRC_test|af2|sig_out [1]),
	.datab(\SRRC_test|a2|delay_p4[0][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|a2|adder_2[0]~0_combout ),
	.cout(\SRRC_test|a2|adder_2[0]~1 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[0]~0 .lut_mask = 16'h66BB;
defparam \SRRC_test|a2|adder_2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X71_Y45_N0
cycloneive_mac_mult \SRRC_test|a2|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|a2|adder_2[17]~34_combout ,\SRRC_test|a2|adder_2[16]~32_combout ,\SRRC_test|a2|adder_2[15]~30_combout ,\SRRC_test|a2|adder_2[14]~28_combout ,\SRRC_test|a2|adder_2[13]~26_combout ,\SRRC_test|a2|adder_2[12]~24_combout ,
\SRRC_test|a2|adder_2[11]~22_combout ,\SRRC_test|a2|adder_2[10]~20_combout ,\SRRC_test|a2|adder_2[9]~18_combout ,\SRRC_test|a2|adder_2[8]~16_combout ,\SRRC_test|a2|adder_2[7]~14_combout ,\SRRC_test|a2|adder_2[6]~12_combout ,\SRRC_test|a2|adder_2[5]~10_combout ,
\SRRC_test|a2|adder_2[4]~8_combout ,\SRRC_test|a2|adder_2[3]~6_combout ,\SRRC_test|a2|adder_2[2]~4_combout ,\SRRC_test|a2|adder_2[1]~2_combout ,\SRRC_test|a2|adder_2[0]~0_combout }),
	.datab({gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,vcc,vcc,gnd,vcc,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|a2|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|a2|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \SRRC_test|a2|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \SRRC_test|a2|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \SRRC_test|a2|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \SRRC_test|a2|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \SRRC_test|a2|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y45_N2
cycloneive_mac_out \SRRC_test|a2|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\SRRC_test|a2|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|a2|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|a2|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \SRRC_test|a2|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N14
cycloneive_lcell_comb \SRRC_test|a2|delay_p3[0][0]~1 (
// Equation(s):
// \SRRC_test|a2|delay_p3[0][0]~1_combout  = (\SRRC_test|a2|delay_p2[1][1]~q  & (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT17  $ (VCC))) # (!\SRRC_test|a2|delay_p2[1][1]~q  & (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT17  & VCC))
// \SRRC_test|a2|delay_p3[0][0]~2  = CARRY((\SRRC_test|a2|delay_p2[1][1]~q  & \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT17 ))

	.dataa(\SRRC_test|a2|delay_p2[1][1]~q ),
	.datab(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p3[0][0]~1_combout ),
	.cout(\SRRC_test|a2|delay_p3[0][0]~2 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[0][0]~1 .lut_mask = 16'h6688;
defparam \SRRC_test|a2|delay_p3[0][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N16
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[1]~17 (
// Equation(s):
// \SRRC_test|a2|pipe_1[1]~17_combout  = (\SRRC_test|a2|delay_p2[1][2]~q  & ((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT18  & (\SRRC_test|a2|delay_p3[0][0]~2  & VCC)) # (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// (!\SRRC_test|a2|delay_p3[0][0]~2 )))) # (!\SRRC_test|a2|delay_p2[1][2]~q  & ((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT18  & (!\SRRC_test|a2|delay_p3[0][0]~2 )) # (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// ((\SRRC_test|a2|delay_p3[0][0]~2 ) # (GND)))))
// \SRRC_test|a2|pipe_1[1]~18  = CARRY((\SRRC_test|a2|delay_p2[1][2]~q  & (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT18  & !\SRRC_test|a2|delay_p3[0][0]~2 )) # (!\SRRC_test|a2|delay_p2[1][2]~q  & ((!\SRRC_test|a2|delay_p3[0][0]~2 ) # 
// (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT18 ))))

	.dataa(\SRRC_test|a2|delay_p2[1][2]~q ),
	.datab(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p3[0][0]~2 ),
	.combout(\SRRC_test|a2|pipe_1[1]~17_combout ),
	.cout(\SRRC_test|a2|pipe_1[1]~18 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[1]~17 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|pipe_1[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N18
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[2]~19 (
// Equation(s):
// \SRRC_test|a2|pipe_1[2]~19_combout  = ((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT19  $ (\SRRC_test|a2|delay_p2[1][3]~q  $ (!\SRRC_test|a2|pipe_1[1]~18 )))) # (GND)
// \SRRC_test|a2|pipe_1[2]~20  = CARRY((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\SRRC_test|a2|delay_p2[1][3]~q ) # (!\SRRC_test|a2|pipe_1[1]~18 ))) # (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// (\SRRC_test|a2|delay_p2[1][3]~q  & !\SRRC_test|a2|pipe_1[1]~18 )))

	.dataa(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\SRRC_test|a2|delay_p2[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_1[1]~18 ),
	.combout(\SRRC_test|a2|pipe_1[2]~19_combout ),
	.cout(\SRRC_test|a2|pipe_1[2]~20 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[2]~19 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|pipe_1[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N20
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[3]~21 (
// Equation(s):
// \SRRC_test|a2|pipe_1[3]~21_combout  = (\SRRC_test|a2|delay_p2[1][4]~q  & ((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT20  & (\SRRC_test|a2|pipe_1[2]~20  & VCC)) # (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT20  & 
// (!\SRRC_test|a2|pipe_1[2]~20 )))) # (!\SRRC_test|a2|delay_p2[1][4]~q  & ((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT20  & (!\SRRC_test|a2|pipe_1[2]~20 )) # (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\SRRC_test|a2|pipe_1[2]~20 ) 
// # (GND)))))
// \SRRC_test|a2|pipe_1[3]~22  = CARRY((\SRRC_test|a2|delay_p2[1][4]~q  & (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT20  & !\SRRC_test|a2|pipe_1[2]~20 )) # (!\SRRC_test|a2|delay_p2[1][4]~q  & ((!\SRRC_test|a2|pipe_1[2]~20 ) # 
// (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT20 ))))

	.dataa(\SRRC_test|a2|delay_p2[1][4]~q ),
	.datab(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_1[2]~20 ),
	.combout(\SRRC_test|a2|pipe_1[3]~21_combout ),
	.cout(\SRRC_test|a2|pipe_1[3]~22 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[3]~21 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|pipe_1[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N22
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[4]~23 (
// Equation(s):
// \SRRC_test|a2|pipe_1[4]~23_combout  = ((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT21  $ (\SRRC_test|a2|delay_p2[1][5]~q  $ (!\SRRC_test|a2|pipe_1[3]~22 )))) # (GND)
// \SRRC_test|a2|pipe_1[4]~24  = CARRY((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\SRRC_test|a2|delay_p2[1][5]~q ) # (!\SRRC_test|a2|pipe_1[3]~22 ))) # (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// (\SRRC_test|a2|delay_p2[1][5]~q  & !\SRRC_test|a2|pipe_1[3]~22 )))

	.dataa(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\SRRC_test|a2|delay_p2[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_1[3]~22 ),
	.combout(\SRRC_test|a2|pipe_1[4]~23_combout ),
	.cout(\SRRC_test|a2|pipe_1[4]~24 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[4]~23 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|pipe_1[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N24
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[5]~25 (
// Equation(s):
// \SRRC_test|a2|pipe_1[5]~25_combout  = (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\SRRC_test|a2|delay_p2[1][6]~q  & (\SRRC_test|a2|pipe_1[4]~24  & VCC)) # (!\SRRC_test|a2|delay_p2[1][6]~q  & (!\SRRC_test|a2|pipe_1[4]~24 )))) # 
// (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\SRRC_test|a2|delay_p2[1][6]~q  & (!\SRRC_test|a2|pipe_1[4]~24 )) # (!\SRRC_test|a2|delay_p2[1][6]~q  & ((\SRRC_test|a2|pipe_1[4]~24 ) # (GND)))))
// \SRRC_test|a2|pipe_1[5]~26  = CARRY((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT22  & (!\SRRC_test|a2|delay_p2[1][6]~q  & !\SRRC_test|a2|pipe_1[4]~24 )) # (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT22  & ((!\SRRC_test|a2|pipe_1[4]~24 ) # 
// (!\SRRC_test|a2|delay_p2[1][6]~q ))))

	.dataa(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\SRRC_test|a2|delay_p2[1][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_1[4]~24 ),
	.combout(\SRRC_test|a2|pipe_1[5]~25_combout ),
	.cout(\SRRC_test|a2|pipe_1[5]~26 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[5]~25 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|pipe_1[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N26
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[6]~27 (
// Equation(s):
// \SRRC_test|a2|pipe_1[6]~27_combout  = ((\SRRC_test|a2|delay_p2[1][7]~q  $ (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT23  $ (!\SRRC_test|a2|pipe_1[5]~26 )))) # (GND)
// \SRRC_test|a2|pipe_1[6]~28  = CARRY((\SRRC_test|a2|delay_p2[1][7]~q  & ((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT23 ) # (!\SRRC_test|a2|pipe_1[5]~26 ))) # (!\SRRC_test|a2|delay_p2[1][7]~q  & 
// (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT23  & !\SRRC_test|a2|pipe_1[5]~26 )))

	.dataa(\SRRC_test|a2|delay_p2[1][7]~q ),
	.datab(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_1[5]~26 ),
	.combout(\SRRC_test|a2|pipe_1[6]~27_combout ),
	.cout(\SRRC_test|a2|pipe_1[6]~28 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[6]~27 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|pipe_1[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N28
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[7]~29 (
// Equation(s):
// \SRRC_test|a2|pipe_1[7]~29_combout  = (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\SRRC_test|a2|delay_p2[1][8]~q  & (\SRRC_test|a2|pipe_1[6]~28  & VCC)) # (!\SRRC_test|a2|delay_p2[1][8]~q  & (!\SRRC_test|a2|pipe_1[6]~28 )))) # 
// (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\SRRC_test|a2|delay_p2[1][8]~q  & (!\SRRC_test|a2|pipe_1[6]~28 )) # (!\SRRC_test|a2|delay_p2[1][8]~q  & ((\SRRC_test|a2|pipe_1[6]~28 ) # (GND)))))
// \SRRC_test|a2|pipe_1[7]~30  = CARRY((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT24  & (!\SRRC_test|a2|delay_p2[1][8]~q  & !\SRRC_test|a2|pipe_1[6]~28 )) # (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT24  & ((!\SRRC_test|a2|pipe_1[6]~28 ) # 
// (!\SRRC_test|a2|delay_p2[1][8]~q ))))

	.dataa(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\SRRC_test|a2|delay_p2[1][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_1[6]~28 ),
	.combout(\SRRC_test|a2|pipe_1[7]~29_combout ),
	.cout(\SRRC_test|a2|pipe_1[7]~30 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[7]~29 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|pipe_1[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N30
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[8]~31 (
// Equation(s):
// \SRRC_test|a2|pipe_1[8]~31_combout  = ((\SRRC_test|a2|delay_p2[1][9]~q  $ (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT25  $ (!\SRRC_test|a2|pipe_1[7]~30 )))) # (GND)
// \SRRC_test|a2|pipe_1[8]~32  = CARRY((\SRRC_test|a2|delay_p2[1][9]~q  & ((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT25 ) # (!\SRRC_test|a2|pipe_1[7]~30 ))) # (!\SRRC_test|a2|delay_p2[1][9]~q  & 
// (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT25  & !\SRRC_test|a2|pipe_1[7]~30 )))

	.dataa(\SRRC_test|a2|delay_p2[1][9]~q ),
	.datab(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_1[7]~30 ),
	.combout(\SRRC_test|a2|pipe_1[8]~31_combout ),
	.cout(\SRRC_test|a2|pipe_1[8]~32 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[8]~31 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|pipe_1[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N0
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[9]~33 (
// Equation(s):
// \SRRC_test|a2|pipe_1[9]~33_combout  = (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\SRRC_test|a2|delay_p2[1][10]~q  & (\SRRC_test|a2|pipe_1[8]~32  & VCC)) # (!\SRRC_test|a2|delay_p2[1][10]~q  & (!\SRRC_test|a2|pipe_1[8]~32 )))) # 
// (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\SRRC_test|a2|delay_p2[1][10]~q  & (!\SRRC_test|a2|pipe_1[8]~32 )) # (!\SRRC_test|a2|delay_p2[1][10]~q  & ((\SRRC_test|a2|pipe_1[8]~32 ) # (GND)))))
// \SRRC_test|a2|pipe_1[9]~34  = CARRY((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT26  & (!\SRRC_test|a2|delay_p2[1][10]~q  & !\SRRC_test|a2|pipe_1[8]~32 )) # (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT26  & ((!\SRRC_test|a2|pipe_1[8]~32 ) 
// # (!\SRRC_test|a2|delay_p2[1][10]~q ))))

	.dataa(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\SRRC_test|a2|delay_p2[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_1[8]~32 ),
	.combout(\SRRC_test|a2|pipe_1[9]~33_combout ),
	.cout(\SRRC_test|a2|pipe_1[9]~34 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[9]~33 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|pipe_1[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N2
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[10]~35 (
// Equation(s):
// \SRRC_test|a2|pipe_1[10]~35_combout  = ((\SRRC_test|a2|delay_p2[1][11]~q  $ (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT27  $ (!\SRRC_test|a2|pipe_1[9]~34 )))) # (GND)
// \SRRC_test|a2|pipe_1[10]~36  = CARRY((\SRRC_test|a2|delay_p2[1][11]~q  & ((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT27 ) # (!\SRRC_test|a2|pipe_1[9]~34 ))) # (!\SRRC_test|a2|delay_p2[1][11]~q  & 
// (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT27  & !\SRRC_test|a2|pipe_1[9]~34 )))

	.dataa(\SRRC_test|a2|delay_p2[1][11]~q ),
	.datab(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_1[9]~34 ),
	.combout(\SRRC_test|a2|pipe_1[10]~35_combout ),
	.cout(\SRRC_test|a2|pipe_1[10]~36 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[10]~35 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|pipe_1[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N4
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[11]~37 (
// Equation(s):
// \SRRC_test|a2|pipe_1[11]~37_combout  = (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\SRRC_test|a2|delay_p2[1][12]~q  & (\SRRC_test|a2|pipe_1[10]~36  & VCC)) # (!\SRRC_test|a2|delay_p2[1][12]~q  & (!\SRRC_test|a2|pipe_1[10]~36 )))) # 
// (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\SRRC_test|a2|delay_p2[1][12]~q  & (!\SRRC_test|a2|pipe_1[10]~36 )) # (!\SRRC_test|a2|delay_p2[1][12]~q  & ((\SRRC_test|a2|pipe_1[10]~36 ) # (GND)))))
// \SRRC_test|a2|pipe_1[11]~38  = CARRY((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT28  & (!\SRRC_test|a2|delay_p2[1][12]~q  & !\SRRC_test|a2|pipe_1[10]~36 )) # (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT28  & ((!\SRRC_test|a2|pipe_1[10]~36 
// ) # (!\SRRC_test|a2|delay_p2[1][12]~q ))))

	.dataa(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\SRRC_test|a2|delay_p2[1][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_1[10]~36 ),
	.combout(\SRRC_test|a2|pipe_1[11]~37_combout ),
	.cout(\SRRC_test|a2|pipe_1[11]~38 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[11]~37 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|pipe_1[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N6
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[12]~39 (
// Equation(s):
// \SRRC_test|a2|pipe_1[12]~39_combout  = ((\SRRC_test|a2|delay_p2[1][13]~q  $ (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT29  $ (!\SRRC_test|a2|pipe_1[11]~38 )))) # (GND)
// \SRRC_test|a2|pipe_1[12]~40  = CARRY((\SRRC_test|a2|delay_p2[1][13]~q  & ((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT29 ) # (!\SRRC_test|a2|pipe_1[11]~38 ))) # (!\SRRC_test|a2|delay_p2[1][13]~q  & 
// (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT29  & !\SRRC_test|a2|pipe_1[11]~38 )))

	.dataa(\SRRC_test|a2|delay_p2[1][13]~q ),
	.datab(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_1[11]~38 ),
	.combout(\SRRC_test|a2|pipe_1[12]~39_combout ),
	.cout(\SRRC_test|a2|pipe_1[12]~40 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[12]~39 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|pipe_1[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N8
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[13]~41 (
// Equation(s):
// \SRRC_test|a2|pipe_1[13]~41_combout  = (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\SRRC_test|a2|delay_p2[1][14]~q  & (\SRRC_test|a2|pipe_1[12]~40  & VCC)) # (!\SRRC_test|a2|delay_p2[1][14]~q  & (!\SRRC_test|a2|pipe_1[12]~40 )))) # 
// (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\SRRC_test|a2|delay_p2[1][14]~q  & (!\SRRC_test|a2|pipe_1[12]~40 )) # (!\SRRC_test|a2|delay_p2[1][14]~q  & ((\SRRC_test|a2|pipe_1[12]~40 ) # (GND)))))
// \SRRC_test|a2|pipe_1[13]~42  = CARRY((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT30  & (!\SRRC_test|a2|delay_p2[1][14]~q  & !\SRRC_test|a2|pipe_1[12]~40 )) # (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT30  & ((!\SRRC_test|a2|pipe_1[12]~40 
// ) # (!\SRRC_test|a2|delay_p2[1][14]~q ))))

	.dataa(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\SRRC_test|a2|delay_p2[1][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_1[12]~40 ),
	.combout(\SRRC_test|a2|pipe_1[13]~41_combout ),
	.cout(\SRRC_test|a2|pipe_1[13]~42 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[13]~41 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|pipe_1[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N10
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[14]~43 (
// Equation(s):
// \SRRC_test|a2|pipe_1[14]~43_combout  = ((\SRRC_test|a2|delay_p2[1][15]~q  $ (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT31  $ (!\SRRC_test|a2|pipe_1[13]~42 )))) # (GND)
// \SRRC_test|a2|pipe_1[14]~44  = CARRY((\SRRC_test|a2|delay_p2[1][15]~q  & ((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT31 ) # (!\SRRC_test|a2|pipe_1[13]~42 ))) # (!\SRRC_test|a2|delay_p2[1][15]~q  & 
// (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT31  & !\SRRC_test|a2|pipe_1[13]~42 )))

	.dataa(\SRRC_test|a2|delay_p2[1][15]~q ),
	.datab(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_1[13]~42 ),
	.combout(\SRRC_test|a2|pipe_1[14]~43_combout ),
	.cout(\SRRC_test|a2|pipe_1[14]~44 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[14]~43 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|pipe_1[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N12
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[15]~45 (
// Equation(s):
// \SRRC_test|a2|pipe_1[15]~45_combout  = (\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT32  & ((\SRRC_test|a2|delay_p2[1][16]~q  & (\SRRC_test|a2|pipe_1[14]~44  & VCC)) # (!\SRRC_test|a2|delay_p2[1][16]~q  & (!\SRRC_test|a2|pipe_1[14]~44 )))) # 
// (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT32  & ((\SRRC_test|a2|delay_p2[1][16]~q  & (!\SRRC_test|a2|pipe_1[14]~44 )) # (!\SRRC_test|a2|delay_p2[1][16]~q  & ((\SRRC_test|a2|pipe_1[14]~44 ) # (GND)))))
// \SRRC_test|a2|pipe_1[15]~46  = CARRY((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT32  & (!\SRRC_test|a2|delay_p2[1][16]~q  & !\SRRC_test|a2|pipe_1[14]~44 )) # (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT32  & ((!\SRRC_test|a2|pipe_1[14]~44 
// ) # (!\SRRC_test|a2|delay_p2[1][16]~q ))))

	.dataa(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datab(\SRRC_test|a2|delay_p2[1][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_1[14]~44 ),
	.combout(\SRRC_test|a2|pipe_1[15]~45_combout ),
	.cout(\SRRC_test|a2|pipe_1[15]~46 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[15]~45 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|pipe_1[15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N14
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[16]~47 (
// Equation(s):
// \SRRC_test|a2|pipe_1[16]~47_combout  = ((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT33  $ (\SRRC_test|a2|delay_p2[1][17]~q  $ (!\SRRC_test|a2|pipe_1[15]~46 )))) # (GND)
// \SRRC_test|a2|pipe_1[16]~48  = CARRY((\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\SRRC_test|a2|delay_p2[1][17]~q ) # (!\SRRC_test|a2|pipe_1[15]~46 ))) # (!\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT33  & 
// (\SRRC_test|a2|delay_p2[1][17]~q  & !\SRRC_test|a2|pipe_1[15]~46 )))

	.dataa(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datab(\SRRC_test|a2|delay_p2[1][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_1[15]~46 ),
	.combout(\SRRC_test|a2|pipe_1[16]~47_combout ),
	.cout(\SRRC_test|a2|pipe_1[16]~48 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[16]~47 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|pipe_1[16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N16
cycloneive_lcell_comb \SRRC_test|a2|pipe_1[17]~49 (
// Equation(s):
// \SRRC_test|a2|pipe_1[17]~49_combout  = \SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT34  $ (\SRRC_test|a2|pipe_1[16]~48  $ (\SRRC_test|a2|delay_p2[1][17]~q ))

	.dataa(\SRRC_test|a2|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p2[1][17]~q ),
	.cin(\SRRC_test|a2|pipe_1[16]~48 ),
	.combout(\SRRC_test|a2|pipe_1[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[17]~49 .lut_mask = 16'hA55A;
defparam \SRRC_test|a2|pipe_1[17]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y44_N17
dffeas \SRRC_test|a2|pipe_1[17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[17]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[17] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y44_N17
dffeas \SRRC_test|a2|delay_p3[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_1 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N16
cycloneive_lcell_comb \SRRC_test|a2|adder_2[1]~2 (
// Equation(s):
// \SRRC_test|a2|adder_2[1]~2_combout  = (\SRRC_test|af2|sig_out [2] & ((\SRRC_test|a2|delay_p3[1][1]~q  & (!\SRRC_test|a2|adder_2[0]~1 )) # (!\SRRC_test|a2|delay_p3[1][1]~q  & (\SRRC_test|a2|adder_2[0]~1  & VCC)))) # (!\SRRC_test|af2|sig_out [2] & 
// ((\SRRC_test|a2|delay_p3[1][1]~q  & ((\SRRC_test|a2|adder_2[0]~1 ) # (GND))) # (!\SRRC_test|a2|delay_p3[1][1]~q  & (!\SRRC_test|a2|adder_2[0]~1 ))))
// \SRRC_test|a2|adder_2[1]~3  = CARRY((\SRRC_test|af2|sig_out [2] & (\SRRC_test|a2|delay_p3[1][1]~q  & !\SRRC_test|a2|adder_2[0]~1 )) # (!\SRRC_test|af2|sig_out [2] & ((\SRRC_test|a2|delay_p3[1][1]~q ) # (!\SRRC_test|a2|adder_2[0]~1 ))))

	.dataa(\SRRC_test|af2|sig_out [2]),
	.datab(\SRRC_test|a2|delay_p3[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[0]~1 ),
	.combout(\SRRC_test|a2|adder_2[1]~2_combout ),
	.cout(\SRRC_test|a2|adder_2[1]~3 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[1]~2 .lut_mask = 16'h694D;
defparam \SRRC_test|a2|adder_2[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N18
cycloneive_lcell_comb \SRRC_test|a2|adder_2[2]~4 (
// Equation(s):
// \SRRC_test|a2|adder_2[2]~4_combout  = ((\SRRC_test|af2|sig_out [3] $ (\SRRC_test|a2|delay_p3[1][2]~q  $ (\SRRC_test|a2|adder_2[1]~3 )))) # (GND)
// \SRRC_test|a2|adder_2[2]~5  = CARRY((\SRRC_test|af2|sig_out [3] & ((!\SRRC_test|a2|adder_2[1]~3 ) # (!\SRRC_test|a2|delay_p3[1][2]~q ))) # (!\SRRC_test|af2|sig_out [3] & (!\SRRC_test|a2|delay_p3[1][2]~q  & !\SRRC_test|a2|adder_2[1]~3 )))

	.dataa(\SRRC_test|af2|sig_out [3]),
	.datab(\SRRC_test|a2|delay_p3[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[1]~3 ),
	.combout(\SRRC_test|a2|adder_2[2]~4_combout ),
	.cout(\SRRC_test|a2|adder_2[2]~5 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[2]~4 .lut_mask = 16'h962B;
defparam \SRRC_test|a2|adder_2[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N20
cycloneive_lcell_comb \SRRC_test|a2|adder_2[3]~6 (
// Equation(s):
// \SRRC_test|a2|adder_2[3]~6_combout  = (\SRRC_test|af2|sig_out [4] & ((\SRRC_test|a2|delay_p3[1][3]~q  & (!\SRRC_test|a2|adder_2[2]~5 )) # (!\SRRC_test|a2|delay_p3[1][3]~q  & (\SRRC_test|a2|adder_2[2]~5  & VCC)))) # (!\SRRC_test|af2|sig_out [4] & 
// ((\SRRC_test|a2|delay_p3[1][3]~q  & ((\SRRC_test|a2|adder_2[2]~5 ) # (GND))) # (!\SRRC_test|a2|delay_p3[1][3]~q  & (!\SRRC_test|a2|adder_2[2]~5 ))))
// \SRRC_test|a2|adder_2[3]~7  = CARRY((\SRRC_test|af2|sig_out [4] & (\SRRC_test|a2|delay_p3[1][3]~q  & !\SRRC_test|a2|adder_2[2]~5 )) # (!\SRRC_test|af2|sig_out [4] & ((\SRRC_test|a2|delay_p3[1][3]~q ) # (!\SRRC_test|a2|adder_2[2]~5 ))))

	.dataa(\SRRC_test|af2|sig_out [4]),
	.datab(\SRRC_test|a2|delay_p3[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[2]~5 ),
	.combout(\SRRC_test|a2|adder_2[3]~6_combout ),
	.cout(\SRRC_test|a2|adder_2[3]~7 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[3]~6 .lut_mask = 16'h694D;
defparam \SRRC_test|a2|adder_2[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N22
cycloneive_lcell_comb \SRRC_test|a2|adder_2[4]~8 (
// Equation(s):
// \SRRC_test|a2|adder_2[4]~8_combout  = ((\SRRC_test|af2|sig_out [5] $ (\SRRC_test|a2|delay_p3[1][4]~q  $ (\SRRC_test|a2|adder_2[3]~7 )))) # (GND)
// \SRRC_test|a2|adder_2[4]~9  = CARRY((\SRRC_test|af2|sig_out [5] & ((!\SRRC_test|a2|adder_2[3]~7 ) # (!\SRRC_test|a2|delay_p3[1][4]~q ))) # (!\SRRC_test|af2|sig_out [5] & (!\SRRC_test|a2|delay_p3[1][4]~q  & !\SRRC_test|a2|adder_2[3]~7 )))

	.dataa(\SRRC_test|af2|sig_out [5]),
	.datab(\SRRC_test|a2|delay_p3[1][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[3]~7 ),
	.combout(\SRRC_test|a2|adder_2[4]~8_combout ),
	.cout(\SRRC_test|a2|adder_2[4]~9 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[4]~8 .lut_mask = 16'h962B;
defparam \SRRC_test|a2|adder_2[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N24
cycloneive_lcell_comb \SRRC_test|a2|adder_2[5]~10 (
// Equation(s):
// \SRRC_test|a2|adder_2[5]~10_combout  = (\SRRC_test|af2|sig_out [6] & ((\SRRC_test|a2|delay_p3[1][5]~q  & (!\SRRC_test|a2|adder_2[4]~9 )) # (!\SRRC_test|a2|delay_p3[1][5]~q  & (\SRRC_test|a2|adder_2[4]~9  & VCC)))) # (!\SRRC_test|af2|sig_out [6] & 
// ((\SRRC_test|a2|delay_p3[1][5]~q  & ((\SRRC_test|a2|adder_2[4]~9 ) # (GND))) # (!\SRRC_test|a2|delay_p3[1][5]~q  & (!\SRRC_test|a2|adder_2[4]~9 ))))
// \SRRC_test|a2|adder_2[5]~11  = CARRY((\SRRC_test|af2|sig_out [6] & (\SRRC_test|a2|delay_p3[1][5]~q  & !\SRRC_test|a2|adder_2[4]~9 )) # (!\SRRC_test|af2|sig_out [6] & ((\SRRC_test|a2|delay_p3[1][5]~q ) # (!\SRRC_test|a2|adder_2[4]~9 ))))

	.dataa(\SRRC_test|af2|sig_out [6]),
	.datab(\SRRC_test|a2|delay_p3[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[4]~9 ),
	.combout(\SRRC_test|a2|adder_2[5]~10_combout ),
	.cout(\SRRC_test|a2|adder_2[5]~11 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[5]~10 .lut_mask = 16'h694D;
defparam \SRRC_test|a2|adder_2[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N26
cycloneive_lcell_comb \SRRC_test|a2|adder_2[6]~12 (
// Equation(s):
// \SRRC_test|a2|adder_2[6]~12_combout  = ((\SRRC_test|a2|delay_p3[1][6]~q  $ (\SRRC_test|af2|sig_out [7] $ (\SRRC_test|a2|adder_2[5]~11 )))) # (GND)
// \SRRC_test|a2|adder_2[6]~13  = CARRY((\SRRC_test|a2|delay_p3[1][6]~q  & (\SRRC_test|af2|sig_out [7] & !\SRRC_test|a2|adder_2[5]~11 )) # (!\SRRC_test|a2|delay_p3[1][6]~q  & ((\SRRC_test|af2|sig_out [7]) # (!\SRRC_test|a2|adder_2[5]~11 ))))

	.dataa(\SRRC_test|a2|delay_p3[1][6]~q ),
	.datab(\SRRC_test|af2|sig_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[5]~11 ),
	.combout(\SRRC_test|a2|adder_2[6]~12_combout ),
	.cout(\SRRC_test|a2|adder_2[6]~13 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[6]~12 .lut_mask = 16'h964D;
defparam \SRRC_test|a2|adder_2[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N28
cycloneive_lcell_comb \SRRC_test|a2|adder_2[7]~14 (
// Equation(s):
// \SRRC_test|a2|adder_2[7]~14_combout  = (\SRRC_test|af2|sig_out [8] & ((\SRRC_test|a2|delay_p3[1][7]~q  & (!\SRRC_test|a2|adder_2[6]~13 )) # (!\SRRC_test|a2|delay_p3[1][7]~q  & (\SRRC_test|a2|adder_2[6]~13  & VCC)))) # (!\SRRC_test|af2|sig_out [8] & 
// ((\SRRC_test|a2|delay_p3[1][7]~q  & ((\SRRC_test|a2|adder_2[6]~13 ) # (GND))) # (!\SRRC_test|a2|delay_p3[1][7]~q  & (!\SRRC_test|a2|adder_2[6]~13 ))))
// \SRRC_test|a2|adder_2[7]~15  = CARRY((\SRRC_test|af2|sig_out [8] & (\SRRC_test|a2|delay_p3[1][7]~q  & !\SRRC_test|a2|adder_2[6]~13 )) # (!\SRRC_test|af2|sig_out [8] & ((\SRRC_test|a2|delay_p3[1][7]~q ) # (!\SRRC_test|a2|adder_2[6]~13 ))))

	.dataa(\SRRC_test|af2|sig_out [8]),
	.datab(\SRRC_test|a2|delay_p3[1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[6]~13 ),
	.combout(\SRRC_test|a2|adder_2[7]~14_combout ),
	.cout(\SRRC_test|a2|adder_2[7]~15 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[7]~14 .lut_mask = 16'h694D;
defparam \SRRC_test|a2|adder_2[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N30
cycloneive_lcell_comb \SRRC_test|a2|adder_2[8]~16 (
// Equation(s):
// \SRRC_test|a2|adder_2[8]~16_combout  = ((\SRRC_test|a2|delay_p3[1][8]~q  $ (\SRRC_test|af2|sig_out [9] $ (\SRRC_test|a2|adder_2[7]~15 )))) # (GND)
// \SRRC_test|a2|adder_2[8]~17  = CARRY((\SRRC_test|a2|delay_p3[1][8]~q  & (\SRRC_test|af2|sig_out [9] & !\SRRC_test|a2|adder_2[7]~15 )) # (!\SRRC_test|a2|delay_p3[1][8]~q  & ((\SRRC_test|af2|sig_out [9]) # (!\SRRC_test|a2|adder_2[7]~15 ))))

	.dataa(\SRRC_test|a2|delay_p3[1][8]~q ),
	.datab(\SRRC_test|af2|sig_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[7]~15 ),
	.combout(\SRRC_test|a2|adder_2[8]~16_combout ),
	.cout(\SRRC_test|a2|adder_2[8]~17 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[8]~16 .lut_mask = 16'h964D;
defparam \SRRC_test|a2|adder_2[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N0
cycloneive_lcell_comb \SRRC_test|a2|adder_2[9]~18 (
// Equation(s):
// \SRRC_test|a2|adder_2[9]~18_combout  = (\SRRC_test|af2|sig_out [10] & ((\SRRC_test|a2|delay_p3[1][9]~q  & (!\SRRC_test|a2|adder_2[8]~17 )) # (!\SRRC_test|a2|delay_p3[1][9]~q  & (\SRRC_test|a2|adder_2[8]~17  & VCC)))) # (!\SRRC_test|af2|sig_out [10] & 
// ((\SRRC_test|a2|delay_p3[1][9]~q  & ((\SRRC_test|a2|adder_2[8]~17 ) # (GND))) # (!\SRRC_test|a2|delay_p3[1][9]~q  & (!\SRRC_test|a2|adder_2[8]~17 ))))
// \SRRC_test|a2|adder_2[9]~19  = CARRY((\SRRC_test|af2|sig_out [10] & (\SRRC_test|a2|delay_p3[1][9]~q  & !\SRRC_test|a2|adder_2[8]~17 )) # (!\SRRC_test|af2|sig_out [10] & ((\SRRC_test|a2|delay_p3[1][9]~q ) # (!\SRRC_test|a2|adder_2[8]~17 ))))

	.dataa(\SRRC_test|af2|sig_out [10]),
	.datab(\SRRC_test|a2|delay_p3[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[8]~17 ),
	.combout(\SRRC_test|a2|adder_2[9]~18_combout ),
	.cout(\SRRC_test|a2|adder_2[9]~19 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[9]~18 .lut_mask = 16'h694D;
defparam \SRRC_test|a2|adder_2[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N2
cycloneive_lcell_comb \SRRC_test|a2|adder_2[10]~20 (
// Equation(s):
// \SRRC_test|a2|adder_2[10]~20_combout  = ((\SRRC_test|a2|delay_p3[1][10]~q  $ (\SRRC_test|af2|sig_out [11] $ (\SRRC_test|a2|adder_2[9]~19 )))) # (GND)
// \SRRC_test|a2|adder_2[10]~21  = CARRY((\SRRC_test|a2|delay_p3[1][10]~q  & (\SRRC_test|af2|sig_out [11] & !\SRRC_test|a2|adder_2[9]~19 )) # (!\SRRC_test|a2|delay_p3[1][10]~q  & ((\SRRC_test|af2|sig_out [11]) # (!\SRRC_test|a2|adder_2[9]~19 ))))

	.dataa(\SRRC_test|a2|delay_p3[1][10]~q ),
	.datab(\SRRC_test|af2|sig_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[9]~19 ),
	.combout(\SRRC_test|a2|adder_2[10]~20_combout ),
	.cout(\SRRC_test|a2|adder_2[10]~21 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[10]~20 .lut_mask = 16'h964D;
defparam \SRRC_test|a2|adder_2[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N4
cycloneive_lcell_comb \SRRC_test|a2|adder_2[11]~22 (
// Equation(s):
// \SRRC_test|a2|adder_2[11]~22_combout  = (\SRRC_test|af2|sig_out [12] & ((\SRRC_test|a2|delay_p3[1][11]~q  & (!\SRRC_test|a2|adder_2[10]~21 )) # (!\SRRC_test|a2|delay_p3[1][11]~q  & (\SRRC_test|a2|adder_2[10]~21  & VCC)))) # (!\SRRC_test|af2|sig_out [12] & 
// ((\SRRC_test|a2|delay_p3[1][11]~q  & ((\SRRC_test|a2|adder_2[10]~21 ) # (GND))) # (!\SRRC_test|a2|delay_p3[1][11]~q  & (!\SRRC_test|a2|adder_2[10]~21 ))))
// \SRRC_test|a2|adder_2[11]~23  = CARRY((\SRRC_test|af2|sig_out [12] & (\SRRC_test|a2|delay_p3[1][11]~q  & !\SRRC_test|a2|adder_2[10]~21 )) # (!\SRRC_test|af2|sig_out [12] & ((\SRRC_test|a2|delay_p3[1][11]~q ) # (!\SRRC_test|a2|adder_2[10]~21 ))))

	.dataa(\SRRC_test|af2|sig_out [12]),
	.datab(\SRRC_test|a2|delay_p3[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[10]~21 ),
	.combout(\SRRC_test|a2|adder_2[11]~22_combout ),
	.cout(\SRRC_test|a2|adder_2[11]~23 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[11]~22 .lut_mask = 16'h694D;
defparam \SRRC_test|a2|adder_2[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N6
cycloneive_lcell_comb \SRRC_test|a2|adder_2[12]~24 (
// Equation(s):
// \SRRC_test|a2|adder_2[12]~24_combout  = ((\SRRC_test|a2|delay_p3[1][12]~q  $ (\SRRC_test|af2|sig_out [13] $ (\SRRC_test|a2|adder_2[11]~23 )))) # (GND)
// \SRRC_test|a2|adder_2[12]~25  = CARRY((\SRRC_test|a2|delay_p3[1][12]~q  & (\SRRC_test|af2|sig_out [13] & !\SRRC_test|a2|adder_2[11]~23 )) # (!\SRRC_test|a2|delay_p3[1][12]~q  & ((\SRRC_test|af2|sig_out [13]) # (!\SRRC_test|a2|adder_2[11]~23 ))))

	.dataa(\SRRC_test|a2|delay_p3[1][12]~q ),
	.datab(\SRRC_test|af2|sig_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[11]~23 ),
	.combout(\SRRC_test|a2|adder_2[12]~24_combout ),
	.cout(\SRRC_test|a2|adder_2[12]~25 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[12]~24 .lut_mask = 16'h964D;
defparam \SRRC_test|a2|adder_2[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N8
cycloneive_lcell_comb \SRRC_test|a2|adder_2[13]~26 (
// Equation(s):
// \SRRC_test|a2|adder_2[13]~26_combout  = (\SRRC_test|af2|sig_out [14] & ((\SRRC_test|a2|delay_p3[1][13]~q  & (!\SRRC_test|a2|adder_2[12]~25 )) # (!\SRRC_test|a2|delay_p3[1][13]~q  & (\SRRC_test|a2|adder_2[12]~25  & VCC)))) # (!\SRRC_test|af2|sig_out [14] & 
// ((\SRRC_test|a2|delay_p3[1][13]~q  & ((\SRRC_test|a2|adder_2[12]~25 ) # (GND))) # (!\SRRC_test|a2|delay_p3[1][13]~q  & (!\SRRC_test|a2|adder_2[12]~25 ))))
// \SRRC_test|a2|adder_2[13]~27  = CARRY((\SRRC_test|af2|sig_out [14] & (\SRRC_test|a2|delay_p3[1][13]~q  & !\SRRC_test|a2|adder_2[12]~25 )) # (!\SRRC_test|af2|sig_out [14] & ((\SRRC_test|a2|delay_p3[1][13]~q ) # (!\SRRC_test|a2|adder_2[12]~25 ))))

	.dataa(\SRRC_test|af2|sig_out [14]),
	.datab(\SRRC_test|a2|delay_p3[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[12]~25 ),
	.combout(\SRRC_test|a2|adder_2[13]~26_combout ),
	.cout(\SRRC_test|a2|adder_2[13]~27 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[13]~26 .lut_mask = 16'h694D;
defparam \SRRC_test|a2|adder_2[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N10
cycloneive_lcell_comb \SRRC_test|a2|adder_2[14]~28 (
// Equation(s):
// \SRRC_test|a2|adder_2[14]~28_combout  = ((\SRRC_test|af2|sig_out [15] $ (\SRRC_test|a2|delay_p3[1][14]~q  $ (\SRRC_test|a2|adder_2[13]~27 )))) # (GND)
// \SRRC_test|a2|adder_2[14]~29  = CARRY((\SRRC_test|af2|sig_out [15] & ((!\SRRC_test|a2|adder_2[13]~27 ) # (!\SRRC_test|a2|delay_p3[1][14]~q ))) # (!\SRRC_test|af2|sig_out [15] & (!\SRRC_test|a2|delay_p3[1][14]~q  & !\SRRC_test|a2|adder_2[13]~27 )))

	.dataa(\SRRC_test|af2|sig_out [15]),
	.datab(\SRRC_test|a2|delay_p3[1][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[13]~27 ),
	.combout(\SRRC_test|a2|adder_2[14]~28_combout ),
	.cout(\SRRC_test|a2|adder_2[14]~29 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[14]~28 .lut_mask = 16'h962B;
defparam \SRRC_test|a2|adder_2[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N12
cycloneive_lcell_comb \SRRC_test|a2|adder_2[15]~30 (
// Equation(s):
// \SRRC_test|a2|adder_2[15]~30_combout  = (\SRRC_test|a2|delay_p3[1][15]~q  & ((\SRRC_test|af2|sig_out [16] & (!\SRRC_test|a2|adder_2[14]~29 )) # (!\SRRC_test|af2|sig_out [16] & ((\SRRC_test|a2|adder_2[14]~29 ) # (GND))))) # 
// (!\SRRC_test|a2|delay_p3[1][15]~q  & ((\SRRC_test|af2|sig_out [16] & (\SRRC_test|a2|adder_2[14]~29  & VCC)) # (!\SRRC_test|af2|sig_out [16] & (!\SRRC_test|a2|adder_2[14]~29 ))))
// \SRRC_test|a2|adder_2[15]~31  = CARRY((\SRRC_test|a2|delay_p3[1][15]~q  & ((!\SRRC_test|a2|adder_2[14]~29 ) # (!\SRRC_test|af2|sig_out [16]))) # (!\SRRC_test|a2|delay_p3[1][15]~q  & (!\SRRC_test|af2|sig_out [16] & !\SRRC_test|a2|adder_2[14]~29 )))

	.dataa(\SRRC_test|a2|delay_p3[1][15]~q ),
	.datab(\SRRC_test|af2|sig_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[14]~29 ),
	.combout(\SRRC_test|a2|adder_2[15]~30_combout ),
	.cout(\SRRC_test|a2|adder_2[15]~31 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[15]~30 .lut_mask = 16'h692B;
defparam \SRRC_test|a2|adder_2[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N14
cycloneive_lcell_comb \SRRC_test|a2|adder_2[16]~32 (
// Equation(s):
// \SRRC_test|a2|adder_2[16]~32_combout  = ((\SRRC_test|af2|sig_out [17] $ (\SRRC_test|a2|delay_p3[1][16]~q  $ (\SRRC_test|a2|adder_2[15]~31 )))) # (GND)
// \SRRC_test|a2|adder_2[16]~33  = CARRY((\SRRC_test|af2|sig_out [17] & ((!\SRRC_test|a2|adder_2[15]~31 ) # (!\SRRC_test|a2|delay_p3[1][16]~q ))) # (!\SRRC_test|af2|sig_out [17] & (!\SRRC_test|a2|delay_p3[1][16]~q  & !\SRRC_test|a2|adder_2[15]~31 )))

	.dataa(\SRRC_test|af2|sig_out [17]),
	.datab(\SRRC_test|a2|delay_p3[1][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_2[15]~31 ),
	.combout(\SRRC_test|a2|adder_2[16]~32_combout ),
	.cout(\SRRC_test|a2|adder_2[16]~33 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[16]~32 .lut_mask = 16'h962B;
defparam \SRRC_test|a2|adder_2[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N16
cycloneive_lcell_comb \SRRC_test|a2|adder_2[17]~34 (
// Equation(s):
// \SRRC_test|a2|adder_2[17]~34_combout  = \SRRC_test|af2|sig_out [17] $ (\SRRC_test|a2|adder_2[16]~33  $ (!\SRRC_test|a2|delay_p3[1][17]~q ))

	.dataa(\SRRC_test|af2|sig_out [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p3[1][17]~q ),
	.cin(\SRRC_test|a2|adder_2[16]~33 ),
	.combout(\SRRC_test|a2|adder_2[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|adder_2[17]~34 .lut_mask = 16'h5AA5;
defparam \SRRC_test|a2|adder_2[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y44_N15
dffeas \SRRC_test|a2|pipe_1[16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[16] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y44_N15
dffeas \SRRC_test|a2|delay_p3[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_1 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y44_N13
dffeas \SRRC_test|a2|pipe_1[15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[15]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[15] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y44_N13
dffeas \SRRC_test|a2|delay_p3[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y44_N11
dffeas \SRRC_test|a2|pipe_1[14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[14]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[14] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y44_N23
dffeas \SRRC_test|a2|delay_p3[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_1 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y44_N9
dffeas \SRRC_test|a2|pipe_1[13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[13] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y44_N9
dffeas \SRRC_test|a2|delay_p3[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y44_N7
dffeas \SRRC_test|a2|pipe_1[12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[12] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y44_N7
dffeas \SRRC_test|a2|delay_p3[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y44_N5
dffeas \SRRC_test|a2|pipe_1[11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[11] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y44_N5
dffeas \SRRC_test|a2|delay_p3[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y44_N3
dffeas \SRRC_test|a2|pipe_1[10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[10] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y44_N21
dffeas \SRRC_test|a2|delay_p3[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y44_N1
dffeas \SRRC_test|a2|pipe_1[9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[9] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y44_N1
dffeas \SRRC_test|a2|delay_p3[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N31
dffeas \SRRC_test|a2|pipe_1[8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[8] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N31
dffeas \SRRC_test|a2|delay_p3[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N29
dffeas \SRRC_test|a2|pipe_1[7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[7] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N29
dffeas \SRRC_test|a2|delay_p3[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N27
dffeas \SRRC_test|a2|pipe_1[6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[6] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N27
dffeas \SRRC_test|a2|delay_p3[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N25
dffeas \SRRC_test|a2|pipe_1[5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[5] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N25
dffeas \SRRC_test|a2|delay_p3[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N23
dffeas \SRRC_test|a2|pipe_1[4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[4] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N10
cycloneive_lcell_comb \SRRC_test|a2|delay_p3[1][4]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p3[1][4]~feeder_combout  = \SRRC_test|a2|pipe_1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|pipe_1 [4]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p3[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][4]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p3[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N11
dffeas \SRRC_test|a2|delay_p3[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p3[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N21
dffeas \SRRC_test|a2|pipe_1[3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[3] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N21
dffeas \SRRC_test|a2|delay_p3[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N19
dffeas \SRRC_test|a2|pipe_1[2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[2] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N12
cycloneive_lcell_comb \SRRC_test|a2|delay_p3[1][2]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p3[1][2]~feeder_combout  = \SRRC_test|a2|pipe_1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|pipe_1 [2]),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p3[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][2]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p3[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N13
dffeas \SRRC_test|a2|delay_p3[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p3[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N17
dffeas \SRRC_test|a2|pipe_1[1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_1[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_1[1] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N17
dffeas \SRRC_test|a2|delay_p3[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N15
dffeas \SRRC_test|a2|delay_p3[0][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p3[0][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p3[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p3[0][0] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p3[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N7
dffeas \SRRC_test|a2|delay_p4[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p3[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N23
dffeas \SRRC_test|a2|delay_p5[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N14
cycloneive_lcell_comb \SRRC_test|a2|adder_4[0]~0 (
// Equation(s):
// \SRRC_test|a2|adder_4[0]~0_combout  = (\SRRC_test|a2|delay_p3[0][0]~q  & ((GND) # (!\SRRC_test|a2|delay_p5[1][0]~q ))) # (!\SRRC_test|a2|delay_p3[0][0]~q  & (\SRRC_test|a2|delay_p5[1][0]~q  $ (GND)))
// \SRRC_test|a2|adder_4[0]~1  = CARRY((\SRRC_test|a2|delay_p3[0][0]~q ) # (!\SRRC_test|a2|delay_p5[1][0]~q ))

	.dataa(\SRRC_test|a2|delay_p3[0][0]~q ),
	.datab(\SRRC_test|a2|delay_p5[1][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|a2|adder_4[0]~0_combout ),
	.cout(\SRRC_test|a2|adder_4[0]~1 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[0]~0 .lut_mask = 16'h66BB;
defparam \SRRC_test|a2|adder_4[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N16
cycloneive_lcell_comb \SRRC_test|a2|adder_4[1]~2 (
// Equation(s):
// \SRRC_test|a2|adder_4[1]~2_combout  = (\SRRC_test|a2|pipe_1 [1] & ((\SRRC_test|a2|delay_p5[1][1]~q  & (!\SRRC_test|a2|adder_4[0]~1 )) # (!\SRRC_test|a2|delay_p5[1][1]~q  & (\SRRC_test|a2|adder_4[0]~1  & VCC)))) # (!\SRRC_test|a2|pipe_1 [1] & 
// ((\SRRC_test|a2|delay_p5[1][1]~q  & ((\SRRC_test|a2|adder_4[0]~1 ) # (GND))) # (!\SRRC_test|a2|delay_p5[1][1]~q  & (!\SRRC_test|a2|adder_4[0]~1 ))))
// \SRRC_test|a2|adder_4[1]~3  = CARRY((\SRRC_test|a2|pipe_1 [1] & (\SRRC_test|a2|delay_p5[1][1]~q  & !\SRRC_test|a2|adder_4[0]~1 )) # (!\SRRC_test|a2|pipe_1 [1] & ((\SRRC_test|a2|delay_p5[1][1]~q ) # (!\SRRC_test|a2|adder_4[0]~1 ))))

	.dataa(\SRRC_test|a2|pipe_1 [1]),
	.datab(\SRRC_test|a2|delay_p5[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[0]~1 ),
	.combout(\SRRC_test|a2|adder_4[1]~2_combout ),
	.cout(\SRRC_test|a2|adder_4[1]~3 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[1]~2 .lut_mask = 16'h694D;
defparam \SRRC_test|a2|adder_4[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N18
cycloneive_lcell_comb \SRRC_test|a2|adder_4[2]~4 (
// Equation(s):
// \SRRC_test|a2|adder_4[2]~4_combout  = ((\SRRC_test|a2|pipe_1 [2] $ (\SRRC_test|a2|delay_p5[1][2]~q  $ (\SRRC_test|a2|adder_4[1]~3 )))) # (GND)
// \SRRC_test|a2|adder_4[2]~5  = CARRY((\SRRC_test|a2|pipe_1 [2] & ((!\SRRC_test|a2|adder_4[1]~3 ) # (!\SRRC_test|a2|delay_p5[1][2]~q ))) # (!\SRRC_test|a2|pipe_1 [2] & (!\SRRC_test|a2|delay_p5[1][2]~q  & !\SRRC_test|a2|adder_4[1]~3 )))

	.dataa(\SRRC_test|a2|pipe_1 [2]),
	.datab(\SRRC_test|a2|delay_p5[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[1]~3 ),
	.combout(\SRRC_test|a2|adder_4[2]~4_combout ),
	.cout(\SRRC_test|a2|adder_4[2]~5 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[2]~4 .lut_mask = 16'h962B;
defparam \SRRC_test|a2|adder_4[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N20
cycloneive_lcell_comb \SRRC_test|a2|adder_4[3]~6 (
// Equation(s):
// \SRRC_test|a2|adder_4[3]~6_combout  = (\SRRC_test|a2|pipe_1 [3] & ((\SRRC_test|a2|delay_p5[1][3]~q  & (!\SRRC_test|a2|adder_4[2]~5 )) # (!\SRRC_test|a2|delay_p5[1][3]~q  & (\SRRC_test|a2|adder_4[2]~5  & VCC)))) # (!\SRRC_test|a2|pipe_1 [3] & 
// ((\SRRC_test|a2|delay_p5[1][3]~q  & ((\SRRC_test|a2|adder_4[2]~5 ) # (GND))) # (!\SRRC_test|a2|delay_p5[1][3]~q  & (!\SRRC_test|a2|adder_4[2]~5 ))))
// \SRRC_test|a2|adder_4[3]~7  = CARRY((\SRRC_test|a2|pipe_1 [3] & (\SRRC_test|a2|delay_p5[1][3]~q  & !\SRRC_test|a2|adder_4[2]~5 )) # (!\SRRC_test|a2|pipe_1 [3] & ((\SRRC_test|a2|delay_p5[1][3]~q ) # (!\SRRC_test|a2|adder_4[2]~5 ))))

	.dataa(\SRRC_test|a2|pipe_1 [3]),
	.datab(\SRRC_test|a2|delay_p5[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[2]~5 ),
	.combout(\SRRC_test|a2|adder_4[3]~6_combout ),
	.cout(\SRRC_test|a2|adder_4[3]~7 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[3]~6 .lut_mask = 16'h694D;
defparam \SRRC_test|a2|adder_4[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N22
cycloneive_lcell_comb \SRRC_test|a2|adder_4[4]~8 (
// Equation(s):
// \SRRC_test|a2|adder_4[4]~8_combout  = ((\SRRC_test|a2|delay_p5[1][4]~q  $ (\SRRC_test|a2|pipe_1 [4] $ (\SRRC_test|a2|adder_4[3]~7 )))) # (GND)
// \SRRC_test|a2|adder_4[4]~9  = CARRY((\SRRC_test|a2|delay_p5[1][4]~q  & (\SRRC_test|a2|pipe_1 [4] & !\SRRC_test|a2|adder_4[3]~7 )) # (!\SRRC_test|a2|delay_p5[1][4]~q  & ((\SRRC_test|a2|pipe_1 [4]) # (!\SRRC_test|a2|adder_4[3]~7 ))))

	.dataa(\SRRC_test|a2|delay_p5[1][4]~q ),
	.datab(\SRRC_test|a2|pipe_1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[3]~7 ),
	.combout(\SRRC_test|a2|adder_4[4]~8_combout ),
	.cout(\SRRC_test|a2|adder_4[4]~9 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[4]~8 .lut_mask = 16'h964D;
defparam \SRRC_test|a2|adder_4[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N9
dffeas \SRRC_test|a2|delay_p4[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p3[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y44_N3
dffeas \SRRC_test|a2|delay_p4[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p3[1][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N26
cycloneive_lcell_comb \SRRC_test|a2|delay_p4[1][10]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p4[1][10]~feeder_combout  = \SRRC_test|a2|delay_p3[1][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p3[1][10]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p4[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][10]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p4[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y44_N27
dffeas \SRRC_test|a2|delay_p4[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p4[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y44_N11
dffeas \SRRC_test|a2|delay_p4[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p3[1][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y44_N31
dffeas \SRRC_test|a2|delay_p4[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p3[1][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N18
cycloneive_lcell_comb \SRRC_test|a2|delay_p4[1][16]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p4[1][16]~feeder_combout  = \SRRC_test|a2|delay_p3[1][16]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p3[1][16]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p4[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][16]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p4[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y44_N19
dffeas \SRRC_test|a2|delay_p4[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p4[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N24
cycloneive_lcell_comb \SRRC_test|a2|delay_p4[1][15]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p4[1][15]~feeder_combout  = \SRRC_test|a2|delay_p3[1][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p3[1][15]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p4[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][15]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p4[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y44_N25
dffeas \SRRC_test|a2|delay_p4[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p4[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y44_N31
dffeas \SRRC_test|a2|delay_p4[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p3[1][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y44_N29
dffeas \SRRC_test|a2|delay_p4[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p3[1][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N19
dffeas \SRRC_test|a2|delay_p4[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p3[1][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N0
cycloneive_lcell_comb \SRRC_test|a2|delay_p4[1][7]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p4[1][7]~feeder_combout  = \SRRC_test|a2|delay_p3[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p3[1][7]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p4[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][7]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p4[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N1
dffeas \SRRC_test|a2|delay_p4[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p4[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N6
cycloneive_lcell_comb \SRRC_test|a2|delay_p4[1][5]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p4[1][5]~feeder_combout  = \SRRC_test|a2|delay_p3[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p3[1][5]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p4[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][5]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p4[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y45_N7
dffeas \SRRC_test|a2|delay_p4[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p4[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N8
cycloneive_lcell_comb \SRRC_test|a2|delay_p4[1][4]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p4[1][4]~feeder_combout  = \SRRC_test|a2|delay_p3[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p3[1][4]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p4[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][4]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p4[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N9
dffeas \SRRC_test|a2|delay_p4[1][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p4[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][4] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N2
cycloneive_lcell_comb \SRRC_test|a2|delay_p4[1][3]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p4[1][3]~feeder_combout  = \SRRC_test|a2|delay_p3[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p3[1][3]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p4[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][3]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p4[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N3
dffeas \SRRC_test|a2|delay_p4[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p4[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N4
cycloneive_lcell_comb \SRRC_test|a2|delay_p4[1][2]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p4[1][2]~feeder_combout  = \SRRC_test|a2|delay_p3[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p3[1][2]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p4[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][2]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p4[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N5
dffeas \SRRC_test|a2|delay_p4[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p4[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N23
dffeas \SRRC_test|a2|delay_p4[1][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p4[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][0] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N14
cycloneive_lcell_comb \SRRC_test|a2|pipe_2[0]~1 (
// Equation(s):
// \SRRC_test|a2|pipe_2[0]~1_combout  = (\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT18  & (\SRRC_test|a2|delay_p4[1][0]~q  $ (VCC))) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT18  & (\SRRC_test|a2|delay_p4[1][0]~q  & VCC))
// \SRRC_test|a2|pipe_2[0]~2  = CARRY((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT18  & \SRRC_test|a2|delay_p4[1][0]~q ))

	.dataa(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\SRRC_test|a2|delay_p4[1][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRRC_test|a2|pipe_2[0]~1_combout ),
	.cout(\SRRC_test|a2|pipe_2[0]~2 ));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_2[0]~1 .lut_mask = 16'h6688;
defparam \SRRC_test|a2|pipe_2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N16
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][1]~17 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][1]~17_combout  = (\SRRC_test|a2|delay_p4[1][1]~q  & ((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT19  & (\SRRC_test|a2|pipe_2[0]~2  & VCC)) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// (!\SRRC_test|a2|pipe_2[0]~2 )))) # (!\SRRC_test|a2|delay_p4[1][1]~q  & ((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\SRRC_test|a2|pipe_2[0]~2 )) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\SRRC_test|a2|pipe_2[0]~2 ) # 
// (GND)))))
// \SRRC_test|a2|delay_p5[0][1]~18  = CARRY((\SRRC_test|a2|delay_p4[1][1]~q  & (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT19  & !\SRRC_test|a2|pipe_2[0]~2 )) # (!\SRRC_test|a2|delay_p4[1][1]~q  & ((!\SRRC_test|a2|pipe_2[0]~2 ) # 
// (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\SRRC_test|a2|delay_p4[1][1]~q ),
	.datab(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|pipe_2[0]~2 ),
	.combout(\SRRC_test|a2|delay_p5[0][1]~17_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][1]~18 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][1]~17 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|delay_p5[0][1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N18
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][2]~19 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][2]~19_combout  = ((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT20  $ (\SRRC_test|a2|delay_p4[1][2]~q  $ (!\SRRC_test|a2|delay_p5[0][1]~18 )))) # (GND)
// \SRRC_test|a2|delay_p5[0][2]~20  = CARRY((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT20  & ((\SRRC_test|a2|delay_p4[1][2]~q ) # (!\SRRC_test|a2|delay_p5[0][1]~18 ))) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT20  & 
// (\SRRC_test|a2|delay_p4[1][2]~q  & !\SRRC_test|a2|delay_p5[0][1]~18 )))

	.dataa(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\SRRC_test|a2|delay_p4[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p5[0][1]~18 ),
	.combout(\SRRC_test|a2|delay_p5[0][2]~19_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][2]~20 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][2]~19 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|delay_p5[0][2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N20
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][3]~21 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][3]~21_combout  = (\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\SRRC_test|a2|delay_p4[1][3]~q  & (\SRRC_test|a2|delay_p5[0][2]~20  & VCC)) # (!\SRRC_test|a2|delay_p4[1][3]~q  & (!\SRRC_test|a2|delay_p5[0][2]~20 )))) 
// # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\SRRC_test|a2|delay_p4[1][3]~q  & (!\SRRC_test|a2|delay_p5[0][2]~20 )) # (!\SRRC_test|a2|delay_p4[1][3]~q  & ((\SRRC_test|a2|delay_p5[0][2]~20 ) # (GND)))))
// \SRRC_test|a2|delay_p5[0][3]~22  = CARRY((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\SRRC_test|a2|delay_p4[1][3]~q  & !\SRRC_test|a2|delay_p5[0][2]~20 )) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((!\SRRC_test|a2|delay_p5[0][2]~20 ) # (!\SRRC_test|a2|delay_p4[1][3]~q ))))

	.dataa(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\SRRC_test|a2|delay_p4[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p5[0][2]~20 ),
	.combout(\SRRC_test|a2|delay_p5[0][3]~21_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][3]~22 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][3]~21 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|delay_p5[0][3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N22
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][4]~23 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][4]~23_combout  = ((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT22  $ (\SRRC_test|a2|delay_p4[1][4]~q  $ (!\SRRC_test|a2|delay_p5[0][3]~22 )))) # (GND)
// \SRRC_test|a2|delay_p5[0][4]~24  = CARRY((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT22  & ((\SRRC_test|a2|delay_p4[1][4]~q ) # (!\SRRC_test|a2|delay_p5[0][3]~22 ))) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT22  & 
// (\SRRC_test|a2|delay_p4[1][4]~q  & !\SRRC_test|a2|delay_p5[0][3]~22 )))

	.dataa(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\SRRC_test|a2|delay_p4[1][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p5[0][3]~22 ),
	.combout(\SRRC_test|a2|delay_p5[0][4]~23_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][4]~24 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][4]~23 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|delay_p5[0][4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N24
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][5]~25 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][5]~25_combout  = (\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\SRRC_test|a2|delay_p4[1][5]~q  & (\SRRC_test|a2|delay_p5[0][4]~24  & VCC)) # (!\SRRC_test|a2|delay_p4[1][5]~q  & (!\SRRC_test|a2|delay_p5[0][4]~24 )))) 
// # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\SRRC_test|a2|delay_p4[1][5]~q  & (!\SRRC_test|a2|delay_p5[0][4]~24 )) # (!\SRRC_test|a2|delay_p4[1][5]~q  & ((\SRRC_test|a2|delay_p5[0][4]~24 ) # (GND)))))
// \SRRC_test|a2|delay_p5[0][5]~26  = CARRY((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\SRRC_test|a2|delay_p4[1][5]~q  & !\SRRC_test|a2|delay_p5[0][4]~24 )) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// ((!\SRRC_test|a2|delay_p5[0][4]~24 ) # (!\SRRC_test|a2|delay_p4[1][5]~q ))))

	.dataa(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\SRRC_test|a2|delay_p4[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p5[0][4]~24 ),
	.combout(\SRRC_test|a2|delay_p5[0][5]~25_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][5]~26 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][5]~25 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|delay_p5[0][5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N26
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][6]~27 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][6]~27_combout  = ((\SRRC_test|a2|delay_p4[1][6]~q  $ (\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT24  $ (!\SRRC_test|a2|delay_p5[0][5]~26 )))) # (GND)
// \SRRC_test|a2|delay_p5[0][6]~28  = CARRY((\SRRC_test|a2|delay_p4[1][6]~q  & ((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT24 ) # (!\SRRC_test|a2|delay_p5[0][5]~26 ))) # (!\SRRC_test|a2|delay_p4[1][6]~q  & 
// (\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT24  & !\SRRC_test|a2|delay_p5[0][5]~26 )))

	.dataa(\SRRC_test|a2|delay_p4[1][6]~q ),
	.datab(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p5[0][5]~26 ),
	.combout(\SRRC_test|a2|delay_p5[0][6]~27_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][6]~28 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][6]~27 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|delay_p5[0][6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N28
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][7]~29 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][7]~29_combout  = (\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\SRRC_test|a2|delay_p4[1][7]~q  & (\SRRC_test|a2|delay_p5[0][6]~28  & VCC)) # (!\SRRC_test|a2|delay_p4[1][7]~q  & (!\SRRC_test|a2|delay_p5[0][6]~28 )))) 
// # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\SRRC_test|a2|delay_p4[1][7]~q  & (!\SRRC_test|a2|delay_p5[0][6]~28 )) # (!\SRRC_test|a2|delay_p4[1][7]~q  & ((\SRRC_test|a2|delay_p5[0][6]~28 ) # (GND)))))
// \SRRC_test|a2|delay_p5[0][7]~30  = CARRY((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\SRRC_test|a2|delay_p4[1][7]~q  & !\SRRC_test|a2|delay_p5[0][6]~28 )) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// ((!\SRRC_test|a2|delay_p5[0][6]~28 ) # (!\SRRC_test|a2|delay_p4[1][7]~q ))))

	.dataa(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\SRRC_test|a2|delay_p4[1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p5[0][6]~28 ),
	.combout(\SRRC_test|a2|delay_p5[0][7]~29_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][7]~30 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][7]~29 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|delay_p5[0][7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N30
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][8]~31 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][8]~31_combout  = ((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT26  $ (\SRRC_test|a2|delay_p4[1][8]~q  $ (!\SRRC_test|a2|delay_p5[0][7]~30 )))) # (GND)
// \SRRC_test|a2|delay_p5[0][8]~32  = CARRY((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT26  & ((\SRRC_test|a2|delay_p4[1][8]~q ) # (!\SRRC_test|a2|delay_p5[0][7]~30 ))) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT26  & 
// (\SRRC_test|a2|delay_p4[1][8]~q  & !\SRRC_test|a2|delay_p5[0][7]~30 )))

	.dataa(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\SRRC_test|a2|delay_p4[1][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p5[0][7]~30 ),
	.combout(\SRRC_test|a2|delay_p5[0][8]~31_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][8]~32 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][8]~31 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|delay_p5[0][8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N0
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][9]~33 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][9]~33_combout  = (\SRRC_test|a2|delay_p4[1][9]~q  & ((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT27  & (\SRRC_test|a2|delay_p5[0][8]~32  & VCC)) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// (!\SRRC_test|a2|delay_p5[0][8]~32 )))) # (!\SRRC_test|a2|delay_p4[1][9]~q  & ((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\SRRC_test|a2|delay_p5[0][8]~32 )) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// ((\SRRC_test|a2|delay_p5[0][8]~32 ) # (GND)))))
// \SRRC_test|a2|delay_p5[0][9]~34  = CARRY((\SRRC_test|a2|delay_p4[1][9]~q  & (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT27  & !\SRRC_test|a2|delay_p5[0][8]~32 )) # (!\SRRC_test|a2|delay_p4[1][9]~q  & ((!\SRRC_test|a2|delay_p5[0][8]~32 ) # 
// (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\SRRC_test|a2|delay_p4[1][9]~q ),
	.datab(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p5[0][8]~32 ),
	.combout(\SRRC_test|a2|delay_p5[0][9]~33_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][9]~34 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][9]~33 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|delay_p5[0][9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N2
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][10]~35 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][10]~35_combout  = ((\SRRC_test|a2|delay_p4[1][10]~q  $ (\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT28  $ (!\SRRC_test|a2|delay_p5[0][9]~34 )))) # (GND)
// \SRRC_test|a2|delay_p5[0][10]~36  = CARRY((\SRRC_test|a2|delay_p4[1][10]~q  & ((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT28 ) # (!\SRRC_test|a2|delay_p5[0][9]~34 ))) # (!\SRRC_test|a2|delay_p4[1][10]~q  & 
// (\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT28  & !\SRRC_test|a2|delay_p5[0][9]~34 )))

	.dataa(\SRRC_test|a2|delay_p4[1][10]~q ),
	.datab(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p5[0][9]~34 ),
	.combout(\SRRC_test|a2|delay_p5[0][10]~35_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][10]~36 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][10]~35 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|delay_p5[0][10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N4
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][11]~37 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][11]~37_combout  = (\SRRC_test|a2|delay_p4[1][11]~q  & ((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT29  & (\SRRC_test|a2|delay_p5[0][10]~36  & VCC)) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// (!\SRRC_test|a2|delay_p5[0][10]~36 )))) # (!\SRRC_test|a2|delay_p4[1][11]~q  & ((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\SRRC_test|a2|delay_p5[0][10]~36 )) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// ((\SRRC_test|a2|delay_p5[0][10]~36 ) # (GND)))))
// \SRRC_test|a2|delay_p5[0][11]~38  = CARRY((\SRRC_test|a2|delay_p4[1][11]~q  & (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT29  & !\SRRC_test|a2|delay_p5[0][10]~36 )) # (!\SRRC_test|a2|delay_p4[1][11]~q  & ((!\SRRC_test|a2|delay_p5[0][10]~36 ) # 
// (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\SRRC_test|a2|delay_p4[1][11]~q ),
	.datab(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p5[0][10]~36 ),
	.combout(\SRRC_test|a2|delay_p5[0][11]~37_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][11]~38 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][11]~37 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|delay_p5[0][11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N6
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][12]~39 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][12]~39_combout  = ((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT30  $ (\SRRC_test|a2|delay_p4[1][12]~q  $ (!\SRRC_test|a2|delay_p5[0][11]~38 )))) # (GND)
// \SRRC_test|a2|delay_p5[0][12]~40  = CARRY((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT30  & ((\SRRC_test|a2|delay_p4[1][12]~q ) # (!\SRRC_test|a2|delay_p5[0][11]~38 ))) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT30  & 
// (\SRRC_test|a2|delay_p4[1][12]~q  & !\SRRC_test|a2|delay_p5[0][11]~38 )))

	.dataa(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\SRRC_test|a2|delay_p4[1][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p5[0][11]~38 ),
	.combout(\SRRC_test|a2|delay_p5[0][12]~39_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][12]~40 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][12]~39 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|delay_p5[0][12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N8
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][13]~41 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][13]~41_combout  = (\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT31  & ((\SRRC_test|a2|delay_p4[1][13]~q  & (\SRRC_test|a2|delay_p5[0][12]~40  & VCC)) # (!\SRRC_test|a2|delay_p4[1][13]~q  & (!\SRRC_test|a2|delay_p5[0][12]~40 
// )))) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT31  & ((\SRRC_test|a2|delay_p4[1][13]~q  & (!\SRRC_test|a2|delay_p5[0][12]~40 )) # (!\SRRC_test|a2|delay_p4[1][13]~q  & ((\SRRC_test|a2|delay_p5[0][12]~40 ) # (GND)))))
// \SRRC_test|a2|delay_p5[0][13]~42  = CARRY((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT31  & (!\SRRC_test|a2|delay_p4[1][13]~q  & !\SRRC_test|a2|delay_p5[0][12]~40 )) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT31  & 
// ((!\SRRC_test|a2|delay_p5[0][12]~40 ) # (!\SRRC_test|a2|delay_p4[1][13]~q ))))

	.dataa(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\SRRC_test|a2|delay_p4[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p5[0][12]~40 ),
	.combout(\SRRC_test|a2|delay_p5[0][13]~41_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][13]~42 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][13]~41 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|delay_p5[0][13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N10
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][14]~43 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][14]~43_combout  = ((\SRRC_test|a2|delay_p4[1][14]~q  $ (\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT32  $ (!\SRRC_test|a2|delay_p5[0][13]~42 )))) # (GND)
// \SRRC_test|a2|delay_p5[0][14]~44  = CARRY((\SRRC_test|a2|delay_p4[1][14]~q  & ((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT32 ) # (!\SRRC_test|a2|delay_p5[0][13]~42 ))) # (!\SRRC_test|a2|delay_p4[1][14]~q  & 
// (\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT32  & !\SRRC_test|a2|delay_p5[0][13]~42 )))

	.dataa(\SRRC_test|a2|delay_p4[1][14]~q ),
	.datab(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p5[0][13]~42 ),
	.combout(\SRRC_test|a2|delay_p5[0][14]~43_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][14]~44 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][14]~43 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|delay_p5[0][14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N12
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][15]~45 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][15]~45_combout  = (\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT33  & ((\SRRC_test|a2|delay_p4[1][15]~q  & (\SRRC_test|a2|delay_p5[0][14]~44  & VCC)) # (!\SRRC_test|a2|delay_p4[1][15]~q  & (!\SRRC_test|a2|delay_p5[0][14]~44 
// )))) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT33  & ((\SRRC_test|a2|delay_p4[1][15]~q  & (!\SRRC_test|a2|delay_p5[0][14]~44 )) # (!\SRRC_test|a2|delay_p4[1][15]~q  & ((\SRRC_test|a2|delay_p5[0][14]~44 ) # (GND)))))
// \SRRC_test|a2|delay_p5[0][15]~46  = CARRY((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT33  & (!\SRRC_test|a2|delay_p4[1][15]~q  & !\SRRC_test|a2|delay_p5[0][14]~44 )) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT33  & 
// ((!\SRRC_test|a2|delay_p5[0][14]~44 ) # (!\SRRC_test|a2|delay_p4[1][15]~q ))))

	.dataa(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT33 ),
	.datab(\SRRC_test|a2|delay_p4[1][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p5[0][14]~44 ),
	.combout(\SRRC_test|a2|delay_p5[0][15]~45_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][15]~46 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][15]~45 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|delay_p5[0][15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N14
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][16]~47 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][16]~47_combout  = ((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT33  $ (\SRRC_test|a2|delay_p4[1][16]~q  $ (!\SRRC_test|a2|delay_p5[0][15]~46 )))) # (GND)
// \SRRC_test|a2|delay_p5[0][16]~48  = CARRY((\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT33  & ((\SRRC_test|a2|delay_p4[1][16]~q ) # (!\SRRC_test|a2|delay_p5[0][15]~46 ))) # (!\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT33  & 
// (\SRRC_test|a2|delay_p4[1][16]~q  & !\SRRC_test|a2|delay_p5[0][15]~46 )))

	.dataa(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT33 ),
	.datab(\SRRC_test|a2|delay_p4[1][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|delay_p5[0][15]~46 ),
	.combout(\SRRC_test|a2|delay_p5[0][16]~47_combout ),
	.cout(\SRRC_test|a2|delay_p5[0][16]~48 ));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][16]~47 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|delay_p5[0][16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y44_N15
dffeas \SRRC_test|a2|delay_p5[0][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][16] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N15
dffeas \SRRC_test|a2|delay_p5[1][16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][16] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N24
cycloneive_lcell_comb \SRRC_test|a2|adder_4[5]~10 (
// Equation(s):
// \SRRC_test|a2|adder_4[5]~10_combout  = (\SRRC_test|a2|pipe_1 [5] & ((\SRRC_test|a2|delay_p5[1][5]~q  & (!\SRRC_test|a2|adder_4[4]~9 )) # (!\SRRC_test|a2|delay_p5[1][5]~q  & (\SRRC_test|a2|adder_4[4]~9  & VCC)))) # (!\SRRC_test|a2|pipe_1 [5] & 
// ((\SRRC_test|a2|delay_p5[1][5]~q  & ((\SRRC_test|a2|adder_4[4]~9 ) # (GND))) # (!\SRRC_test|a2|delay_p5[1][5]~q  & (!\SRRC_test|a2|adder_4[4]~9 ))))
// \SRRC_test|a2|adder_4[5]~11  = CARRY((\SRRC_test|a2|pipe_1 [5] & (\SRRC_test|a2|delay_p5[1][5]~q  & !\SRRC_test|a2|adder_4[4]~9 )) # (!\SRRC_test|a2|pipe_1 [5] & ((\SRRC_test|a2|delay_p5[1][5]~q ) # (!\SRRC_test|a2|adder_4[4]~9 ))))

	.dataa(\SRRC_test|a2|pipe_1 [5]),
	.datab(\SRRC_test|a2|delay_p5[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[4]~9 ),
	.combout(\SRRC_test|a2|adder_4[5]~10_combout ),
	.cout(\SRRC_test|a2|adder_4[5]~11 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[5]~10 .lut_mask = 16'h694D;
defparam \SRRC_test|a2|adder_4[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N26
cycloneive_lcell_comb \SRRC_test|a2|adder_4[6]~12 (
// Equation(s):
// \SRRC_test|a2|adder_4[6]~12_combout  = ((\SRRC_test|a2|delay_p5[1][6]~q  $ (\SRRC_test|a2|pipe_1 [6] $ (\SRRC_test|a2|adder_4[5]~11 )))) # (GND)
// \SRRC_test|a2|adder_4[6]~13  = CARRY((\SRRC_test|a2|delay_p5[1][6]~q  & (\SRRC_test|a2|pipe_1 [6] & !\SRRC_test|a2|adder_4[5]~11 )) # (!\SRRC_test|a2|delay_p5[1][6]~q  & ((\SRRC_test|a2|pipe_1 [6]) # (!\SRRC_test|a2|adder_4[5]~11 ))))

	.dataa(\SRRC_test|a2|delay_p5[1][6]~q ),
	.datab(\SRRC_test|a2|pipe_1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[5]~11 ),
	.combout(\SRRC_test|a2|adder_4[6]~12_combout ),
	.cout(\SRRC_test|a2|adder_4[6]~13 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[6]~12 .lut_mask = 16'h964D;
defparam \SRRC_test|a2|adder_4[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N28
cycloneive_lcell_comb \SRRC_test|a2|adder_4[7]~14 (
// Equation(s):
// \SRRC_test|a2|adder_4[7]~14_combout  = (\SRRC_test|a2|delay_p5[1][7]~q  & ((\SRRC_test|a2|pipe_1 [7] & (!\SRRC_test|a2|adder_4[6]~13 )) # (!\SRRC_test|a2|pipe_1 [7] & ((\SRRC_test|a2|adder_4[6]~13 ) # (GND))))) # (!\SRRC_test|a2|delay_p5[1][7]~q  & 
// ((\SRRC_test|a2|pipe_1 [7] & (\SRRC_test|a2|adder_4[6]~13  & VCC)) # (!\SRRC_test|a2|pipe_1 [7] & (!\SRRC_test|a2|adder_4[6]~13 ))))
// \SRRC_test|a2|adder_4[7]~15  = CARRY((\SRRC_test|a2|delay_p5[1][7]~q  & ((!\SRRC_test|a2|adder_4[6]~13 ) # (!\SRRC_test|a2|pipe_1 [7]))) # (!\SRRC_test|a2|delay_p5[1][7]~q  & (!\SRRC_test|a2|pipe_1 [7] & !\SRRC_test|a2|adder_4[6]~13 )))

	.dataa(\SRRC_test|a2|delay_p5[1][7]~q ),
	.datab(\SRRC_test|a2|pipe_1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[6]~13 ),
	.combout(\SRRC_test|a2|adder_4[7]~14_combout ),
	.cout(\SRRC_test|a2|adder_4[7]~15 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[7]~14 .lut_mask = 16'h692B;
defparam \SRRC_test|a2|adder_4[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N30
cycloneive_lcell_comb \SRRC_test|a2|adder_4[8]~16 (
// Equation(s):
// \SRRC_test|a2|adder_4[8]~16_combout  = ((\SRRC_test|a2|delay_p5[1][8]~q  $ (\SRRC_test|a2|pipe_1 [8] $ (\SRRC_test|a2|adder_4[7]~15 )))) # (GND)
// \SRRC_test|a2|adder_4[8]~17  = CARRY((\SRRC_test|a2|delay_p5[1][8]~q  & (\SRRC_test|a2|pipe_1 [8] & !\SRRC_test|a2|adder_4[7]~15 )) # (!\SRRC_test|a2|delay_p5[1][8]~q  & ((\SRRC_test|a2|pipe_1 [8]) # (!\SRRC_test|a2|adder_4[7]~15 ))))

	.dataa(\SRRC_test|a2|delay_p5[1][8]~q ),
	.datab(\SRRC_test|a2|pipe_1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[7]~15 ),
	.combout(\SRRC_test|a2|adder_4[8]~16_combout ),
	.cout(\SRRC_test|a2|adder_4[8]~17 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[8]~16 .lut_mask = 16'h964D;
defparam \SRRC_test|a2|adder_4[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N0
cycloneive_lcell_comb \SRRC_test|a2|adder_4[9]~18 (
// Equation(s):
// \SRRC_test|a2|adder_4[9]~18_combout  = (\SRRC_test|a2|pipe_1 [9] & ((\SRRC_test|a2|delay_p5[1][9]~q  & (!\SRRC_test|a2|adder_4[8]~17 )) # (!\SRRC_test|a2|delay_p5[1][9]~q  & (\SRRC_test|a2|adder_4[8]~17  & VCC)))) # (!\SRRC_test|a2|pipe_1 [9] & 
// ((\SRRC_test|a2|delay_p5[1][9]~q  & ((\SRRC_test|a2|adder_4[8]~17 ) # (GND))) # (!\SRRC_test|a2|delay_p5[1][9]~q  & (!\SRRC_test|a2|adder_4[8]~17 ))))
// \SRRC_test|a2|adder_4[9]~19  = CARRY((\SRRC_test|a2|pipe_1 [9] & (\SRRC_test|a2|delay_p5[1][9]~q  & !\SRRC_test|a2|adder_4[8]~17 )) # (!\SRRC_test|a2|pipe_1 [9] & ((\SRRC_test|a2|delay_p5[1][9]~q ) # (!\SRRC_test|a2|adder_4[8]~17 ))))

	.dataa(\SRRC_test|a2|pipe_1 [9]),
	.datab(\SRRC_test|a2|delay_p5[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[8]~17 ),
	.combout(\SRRC_test|a2|adder_4[9]~18_combout ),
	.cout(\SRRC_test|a2|adder_4[9]~19 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[9]~18 .lut_mask = 16'h694D;
defparam \SRRC_test|a2|adder_4[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N2
cycloneive_lcell_comb \SRRC_test|a2|adder_4[10]~20 (
// Equation(s):
// \SRRC_test|a2|adder_4[10]~20_combout  = ((\SRRC_test|a2|pipe_1 [10] $ (\SRRC_test|a2|delay_p5[1][10]~q  $ (\SRRC_test|a2|adder_4[9]~19 )))) # (GND)
// \SRRC_test|a2|adder_4[10]~21  = CARRY((\SRRC_test|a2|pipe_1 [10] & ((!\SRRC_test|a2|adder_4[9]~19 ) # (!\SRRC_test|a2|delay_p5[1][10]~q ))) # (!\SRRC_test|a2|pipe_1 [10] & (!\SRRC_test|a2|delay_p5[1][10]~q  & !\SRRC_test|a2|adder_4[9]~19 )))

	.dataa(\SRRC_test|a2|pipe_1 [10]),
	.datab(\SRRC_test|a2|delay_p5[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[9]~19 ),
	.combout(\SRRC_test|a2|adder_4[10]~20_combout ),
	.cout(\SRRC_test|a2|adder_4[10]~21 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[10]~20 .lut_mask = 16'h962B;
defparam \SRRC_test|a2|adder_4[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N4
cycloneive_lcell_comb \SRRC_test|a2|adder_4[11]~22 (
// Equation(s):
// \SRRC_test|a2|adder_4[11]~22_combout  = (\SRRC_test|a2|pipe_1 [11] & ((\SRRC_test|a2|delay_p5[1][11]~q  & (!\SRRC_test|a2|adder_4[10]~21 )) # (!\SRRC_test|a2|delay_p5[1][11]~q  & (\SRRC_test|a2|adder_4[10]~21  & VCC)))) # (!\SRRC_test|a2|pipe_1 [11] & 
// ((\SRRC_test|a2|delay_p5[1][11]~q  & ((\SRRC_test|a2|adder_4[10]~21 ) # (GND))) # (!\SRRC_test|a2|delay_p5[1][11]~q  & (!\SRRC_test|a2|adder_4[10]~21 ))))
// \SRRC_test|a2|adder_4[11]~23  = CARRY((\SRRC_test|a2|pipe_1 [11] & (\SRRC_test|a2|delay_p5[1][11]~q  & !\SRRC_test|a2|adder_4[10]~21 )) # (!\SRRC_test|a2|pipe_1 [11] & ((\SRRC_test|a2|delay_p5[1][11]~q ) # (!\SRRC_test|a2|adder_4[10]~21 ))))

	.dataa(\SRRC_test|a2|pipe_1 [11]),
	.datab(\SRRC_test|a2|delay_p5[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[10]~21 ),
	.combout(\SRRC_test|a2|adder_4[11]~22_combout ),
	.cout(\SRRC_test|a2|adder_4[11]~23 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[11]~22 .lut_mask = 16'h694D;
defparam \SRRC_test|a2|adder_4[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N6
cycloneive_lcell_comb \SRRC_test|a2|adder_4[12]~24 (
// Equation(s):
// \SRRC_test|a2|adder_4[12]~24_combout  = ((\SRRC_test|a2|delay_p5[1][12]~q  $ (\SRRC_test|a2|pipe_1 [12] $ (\SRRC_test|a2|adder_4[11]~23 )))) # (GND)
// \SRRC_test|a2|adder_4[12]~25  = CARRY((\SRRC_test|a2|delay_p5[1][12]~q  & (\SRRC_test|a2|pipe_1 [12] & !\SRRC_test|a2|adder_4[11]~23 )) # (!\SRRC_test|a2|delay_p5[1][12]~q  & ((\SRRC_test|a2|pipe_1 [12]) # (!\SRRC_test|a2|adder_4[11]~23 ))))

	.dataa(\SRRC_test|a2|delay_p5[1][12]~q ),
	.datab(\SRRC_test|a2|pipe_1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[11]~23 ),
	.combout(\SRRC_test|a2|adder_4[12]~24_combout ),
	.cout(\SRRC_test|a2|adder_4[12]~25 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[12]~24 .lut_mask = 16'h964D;
defparam \SRRC_test|a2|adder_4[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N8
cycloneive_lcell_comb \SRRC_test|a2|adder_4[13]~26 (
// Equation(s):
// \SRRC_test|a2|adder_4[13]~26_combout  = (\SRRC_test|a2|pipe_1 [13] & ((\SRRC_test|a2|delay_p5[1][13]~q  & (!\SRRC_test|a2|adder_4[12]~25 )) # (!\SRRC_test|a2|delay_p5[1][13]~q  & (\SRRC_test|a2|adder_4[12]~25  & VCC)))) # (!\SRRC_test|a2|pipe_1 [13] & 
// ((\SRRC_test|a2|delay_p5[1][13]~q  & ((\SRRC_test|a2|adder_4[12]~25 ) # (GND))) # (!\SRRC_test|a2|delay_p5[1][13]~q  & (!\SRRC_test|a2|adder_4[12]~25 ))))
// \SRRC_test|a2|adder_4[13]~27  = CARRY((\SRRC_test|a2|pipe_1 [13] & (\SRRC_test|a2|delay_p5[1][13]~q  & !\SRRC_test|a2|adder_4[12]~25 )) # (!\SRRC_test|a2|pipe_1 [13] & ((\SRRC_test|a2|delay_p5[1][13]~q ) # (!\SRRC_test|a2|adder_4[12]~25 ))))

	.dataa(\SRRC_test|a2|pipe_1 [13]),
	.datab(\SRRC_test|a2|delay_p5[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[12]~25 ),
	.combout(\SRRC_test|a2|adder_4[13]~26_combout ),
	.cout(\SRRC_test|a2|adder_4[13]~27 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[13]~26 .lut_mask = 16'h694D;
defparam \SRRC_test|a2|adder_4[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N10
cycloneive_lcell_comb \SRRC_test|a2|adder_4[14]~28 (
// Equation(s):
// \SRRC_test|a2|adder_4[14]~28_combout  = ((\SRRC_test|a2|delay_p5[1][14]~q  $ (\SRRC_test|a2|pipe_1 [14] $ (\SRRC_test|a2|adder_4[13]~27 )))) # (GND)
// \SRRC_test|a2|adder_4[14]~29  = CARRY((\SRRC_test|a2|delay_p5[1][14]~q  & (\SRRC_test|a2|pipe_1 [14] & !\SRRC_test|a2|adder_4[13]~27 )) # (!\SRRC_test|a2|delay_p5[1][14]~q  & ((\SRRC_test|a2|pipe_1 [14]) # (!\SRRC_test|a2|adder_4[13]~27 ))))

	.dataa(\SRRC_test|a2|delay_p5[1][14]~q ),
	.datab(\SRRC_test|a2|pipe_1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[13]~27 ),
	.combout(\SRRC_test|a2|adder_4[14]~28_combout ),
	.cout(\SRRC_test|a2|adder_4[14]~29 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[14]~28 .lut_mask = 16'h964D;
defparam \SRRC_test|a2|adder_4[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N12
cycloneive_lcell_comb \SRRC_test|a2|adder_4[15]~30 (
// Equation(s):
// \SRRC_test|a2|adder_4[15]~30_combout  = (\SRRC_test|a2|delay_p5[1][15]~q  & ((\SRRC_test|a2|pipe_1 [15] & (!\SRRC_test|a2|adder_4[14]~29 )) # (!\SRRC_test|a2|pipe_1 [15] & ((\SRRC_test|a2|adder_4[14]~29 ) # (GND))))) # (!\SRRC_test|a2|delay_p5[1][15]~q  & 
// ((\SRRC_test|a2|pipe_1 [15] & (\SRRC_test|a2|adder_4[14]~29  & VCC)) # (!\SRRC_test|a2|pipe_1 [15] & (!\SRRC_test|a2|adder_4[14]~29 ))))
// \SRRC_test|a2|adder_4[15]~31  = CARRY((\SRRC_test|a2|delay_p5[1][15]~q  & ((!\SRRC_test|a2|adder_4[14]~29 ) # (!\SRRC_test|a2|pipe_1 [15]))) # (!\SRRC_test|a2|delay_p5[1][15]~q  & (!\SRRC_test|a2|pipe_1 [15] & !\SRRC_test|a2|adder_4[14]~29 )))

	.dataa(\SRRC_test|a2|delay_p5[1][15]~q ),
	.datab(\SRRC_test|a2|pipe_1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[14]~29 ),
	.combout(\SRRC_test|a2|adder_4[15]~30_combout ),
	.cout(\SRRC_test|a2|adder_4[15]~31 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[15]~30 .lut_mask = 16'h692B;
defparam \SRRC_test|a2|adder_4[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N14
cycloneive_lcell_comb \SRRC_test|a2|adder_4[16]~32 (
// Equation(s):
// \SRRC_test|a2|adder_4[16]~32_combout  = ((\SRRC_test|a2|pipe_1 [16] $ (\SRRC_test|a2|delay_p5[1][16]~q  $ (\SRRC_test|a2|adder_4[15]~31 )))) # (GND)
// \SRRC_test|a2|adder_4[16]~33  = CARRY((\SRRC_test|a2|pipe_1 [16] & ((!\SRRC_test|a2|adder_4[15]~31 ) # (!\SRRC_test|a2|delay_p5[1][16]~q ))) # (!\SRRC_test|a2|pipe_1 [16] & (!\SRRC_test|a2|delay_p5[1][16]~q  & !\SRRC_test|a2|adder_4[15]~31 )))

	.dataa(\SRRC_test|a2|pipe_1 [16]),
	.datab(\SRRC_test|a2|delay_p5[1][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|adder_4[15]~31 ),
	.combout(\SRRC_test|a2|adder_4[16]~32_combout ),
	.cout(\SRRC_test|a2|adder_4[16]~33 ));
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[16]~32 .lut_mask = 16'h962B;
defparam \SRRC_test|a2|adder_4[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N22
cycloneive_lcell_comb \SRRC_test|a2|delay_p4[1][17]~feeder (
// Equation(s):
// \SRRC_test|a2|delay_p4[1][17]~feeder_combout  = \SRRC_test|a2|delay_p3[1][17]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p3[1][17]~q ),
	.cin(gnd),
	.combout(\SRRC_test|a2|delay_p4[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][17]~feeder .lut_mask = 16'hFF00;
defparam \SRRC_test|a2|delay_p4[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y44_N23
dffeas \SRRC_test|a2|delay_p4[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p4[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p4[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p4[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p4[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N16
cycloneive_lcell_comb \SRRC_test|a2|delay_p5[0][17]~49 (
// Equation(s):
// \SRRC_test|a2|delay_p5[0][17]~49_combout  = \SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT33  $ (\SRRC_test|a2|delay_p5[0][16]~48  $ (\SRRC_test|a2|delay_p4[1][17]~q ))

	.dataa(\SRRC_test|a2|Mult1|auto_generated|mac_out2~DATAOUT33 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p4[1][17]~q ),
	.cin(\SRRC_test|a2|delay_p5[0][16]~48 ),
	.combout(\SRRC_test|a2|delay_p5[0][17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][17]~49 .lut_mask = 16'hA55A;
defparam \SRRC_test|a2|delay_p5[0][17]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y44_N17
dffeas \SRRC_test|a2|delay_p5[0][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][17]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][17] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N17
dffeas \SRRC_test|a2|delay_p5[1][17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][17] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N16
cycloneive_lcell_comb \SRRC_test|a2|adder_4[17]~34 (
// Equation(s):
// \SRRC_test|a2|adder_4[17]~34_combout  = \SRRC_test|a2|pipe_1 [17] $ (\SRRC_test|a2|adder_4[16]~33  $ (!\SRRC_test|a2|delay_p5[1][17]~q ))

	.dataa(gnd),
	.datab(\SRRC_test|a2|pipe_1 [17]),
	.datac(gnd),
	.datad(\SRRC_test|a2|delay_p5[1][17]~q ),
	.cin(\SRRC_test|a2|adder_4[16]~33 ),
	.combout(\SRRC_test|a2|adder_4[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|adder_4[17]~34 .lut_mask = 16'h3CC3;
defparam \SRRC_test|a2|adder_4[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y41_N0
cycloneive_mac_mult \SRRC_test|a2|Mult1|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|a2|adder_4[17]~34_combout ,\SRRC_test|a2|adder_4[16]~32_combout ,\SRRC_test|a2|adder_4[15]~30_combout ,\SRRC_test|a2|adder_4[14]~28_combout ,\SRRC_test|a2|adder_4[13]~26_combout ,\SRRC_test|a2|adder_4[12]~24_combout ,
\SRRC_test|a2|adder_4[11]~22_combout ,\SRRC_test|a2|adder_4[10]~20_combout ,\SRRC_test|a2|adder_4[9]~18_combout ,\SRRC_test|a2|adder_4[8]~16_combout ,\SRRC_test|a2|adder_4[7]~14_combout ,\SRRC_test|a2|adder_4[6]~12_combout ,\SRRC_test|a2|adder_4[5]~10_combout ,
\SRRC_test|a2|adder_4[4]~8_combout ,\SRRC_test|a2|adder_4[3]~6_combout ,\SRRC_test|a2|adder_4[2]~4_combout ,\SRRC_test|a2|adder_4[1]~2_combout ,\SRRC_test|a2|adder_4[0]~0_combout }),
	.datab({vcc,gnd,vcc,gnd,vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd,vcc,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|a2|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|a2|Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \SRRC_test|a2|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \SRRC_test|a2|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \SRRC_test|a2|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \SRRC_test|a2|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \SRRC_test|a2|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y41_N2
cycloneive_mac_out \SRRC_test|a2|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT33 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT32 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT31 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT30 ,
\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT29 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT26 ,
\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT22 ,
\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT21 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT18 ,
\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT16 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT14 ,
\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT11 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT10 ,
\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT2 ,
\SRRC_test|a2|Mult1|auto_generated|mac_mult1~DATAOUT1 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~dataout ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~1 ,\SRRC_test|a2|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\SRRC_test|a2|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \SRRC_test|a2|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \SRRC_test|a2|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: FF_X76_Y44_N13
dffeas \SRRC_test|a2|delay_p5[0][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][15]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][15] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N13
dffeas \SRRC_test|a2|delay_p5[1][15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][15] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y44_N11
dffeas \SRRC_test|a2|delay_p5[0][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][14]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][14] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N11
dffeas \SRRC_test|a2|delay_p5[1][14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][14] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y44_N9
dffeas \SRRC_test|a2|delay_p5[0][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][13] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N9
dffeas \SRRC_test|a2|delay_p5[1][13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][13] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y44_N7
dffeas \SRRC_test|a2|delay_p5[0][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][12] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N7
dffeas \SRRC_test|a2|delay_p5[1][12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][12] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y44_N5
dffeas \SRRC_test|a2|delay_p5[0][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][11] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N5
dffeas \SRRC_test|a2|delay_p5[1][11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][11] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y44_N3
dffeas \SRRC_test|a2|delay_p5[0][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][10] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N3
dffeas \SRRC_test|a2|delay_p5[1][10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][10] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y44_N1
dffeas \SRRC_test|a2|delay_p5[0][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][9] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N1
dffeas \SRRC_test|a2|delay_p5[1][9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][9] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N31
dffeas \SRRC_test|a2|delay_p5[0][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][8] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N31
dffeas \SRRC_test|a2|delay_p5[1][8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][8] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N29
dffeas \SRRC_test|a2|delay_p5[0][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][7] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N29
dffeas \SRRC_test|a2|delay_p5[1][7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][7] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N27
dffeas \SRRC_test|a2|delay_p5[0][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][6] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N27
dffeas \SRRC_test|a2|delay_p5[1][6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][6] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N25
dffeas \SRRC_test|a2|delay_p5[0][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][5] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N25
dffeas \SRRC_test|a2|delay_p5[1][5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][5] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N21
dffeas \SRRC_test|a2|delay_p5[0][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][3] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N21
dffeas \SRRC_test|a2|delay_p5[1][3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][3] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N19
dffeas \SRRC_test|a2|delay_p5[0][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][2] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N19
dffeas \SRRC_test|a2|delay_p5[1][2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][2] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N17
dffeas \SRRC_test|a2|delay_p5[0][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][1] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N17
dffeas \SRRC_test|a2|delay_p5[1][1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|delay_p5[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][1] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N15
dffeas \SRRC_test|a2|pipe_2[0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|pipe_2[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|pipe_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|pipe_2[0] .is_wysiwyg = "true";
defparam \SRRC_test|a2|pipe_2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N15
dffeas \SRRC_test|a2|delay_p5[1][0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|pipe_2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[1][0] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N23
dffeas \SRRC_test|a2|delay_p5[0][4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|delay_p5[0][4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|delay_p5[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|delay_p5[0][4] .is_wysiwyg = "true";
defparam \SRRC_test|a2|delay_p5[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N14
cycloneive_lcell_comb \SRRC_test|a2|sig_out[4]~15 (
// Equation(s):
// \SRRC_test|a2|sig_out[4]~15_cout  = CARRY((\SRRC_test|a2|pipe_2 [0] & \SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a16 ))

	.dataa(\SRRC_test|a2|pipe_2 [0]),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\SRRC_test|a2|sig_out[4]~15_cout ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[4]~15 .lut_mask = 16'h0088;
defparam \SRRC_test|a2|sig_out[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N16
cycloneive_lcell_comb \SRRC_test|a2|sig_out[4]~17 (
// Equation(s):
// \SRRC_test|a2|sig_out[4]~17_cout  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a15  & (!\SRRC_test|a2|delay_p5[0][1]~q  & !\SRRC_test|a2|sig_out[4]~15_cout )) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a15  & ((!\SRRC_test|a2|sig_out[4]~15_cout ) # (!\SRRC_test|a2|delay_p5[0][1]~q ))))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a15 ),
	.datab(\SRRC_test|a2|delay_p5[0][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[4]~15_cout ),
	.combout(),
	.cout(\SRRC_test|a2|sig_out[4]~17_cout ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[4]~17 .lut_mask = 16'h0017;
defparam \SRRC_test|a2|sig_out[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N18
cycloneive_lcell_comb \SRRC_test|a2|sig_out[4]~19 (
// Equation(s):
// \SRRC_test|a2|sig_out[4]~19_cout  = CARRY((\SRRC_test|a2|delay_p5[0][2]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a14 ) # (!\SRRC_test|a2|sig_out[4]~17_cout ))) # (!\SRRC_test|a2|delay_p5[0][2]~q  & 
// (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a14  & !\SRRC_test|a2|sig_out[4]~17_cout )))

	.dataa(\SRRC_test|a2|delay_p5[0][2]~q ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[4]~17_cout ),
	.combout(),
	.cout(\SRRC_test|a2|sig_out[4]~19_cout ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[4]~19 .lut_mask = 16'h008E;
defparam \SRRC_test|a2|sig_out[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N20
cycloneive_lcell_comb \SRRC_test|a2|sig_out[4]~21 (
// Equation(s):
// \SRRC_test|a2|sig_out[4]~21_cout  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a13  & (!\SRRC_test|a2|delay_p5[0][3]~q  & !\SRRC_test|a2|sig_out[4]~19_cout )) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a13  & ((!\SRRC_test|a2|sig_out[4]~19_cout ) # (!\SRRC_test|a2|delay_p5[0][3]~q ))))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a13 ),
	.datab(\SRRC_test|a2|delay_p5[0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[4]~19_cout ),
	.combout(),
	.cout(\SRRC_test|a2|sig_out[4]~21_cout ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[4]~21 .lut_mask = 16'h0017;
defparam \SRRC_test|a2|sig_out[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N22
cycloneive_lcell_comb \SRRC_test|a2|sig_out[4]~22 (
// Equation(s):
// \SRRC_test|a2|sig_out[4]~22_combout  = ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a12  $ (\SRRC_test|a2|delay_p5[0][4]~q  $ (!\SRRC_test|a2|sig_out[4]~21_cout )))) # (GND)
// \SRRC_test|a2|sig_out[4]~23  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a12  & ((\SRRC_test|a2|delay_p5[0][4]~q ) # (!\SRRC_test|a2|sig_out[4]~21_cout ))) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a12  & (\SRRC_test|a2|delay_p5[0][4]~q  & !\SRRC_test|a2|sig_out[4]~21_cout )))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a12 ),
	.datab(\SRRC_test|a2|delay_p5[0][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[4]~21_cout ),
	.combout(\SRRC_test|a2|sig_out[4]~22_combout ),
	.cout(\SRRC_test|a2|sig_out[4]~23 ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[4]~22 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|sig_out[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y45_N23
dffeas \SRRC_test|a2|sig_out[4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|sig_out[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|sig_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[4] .is_wysiwyg = "true";
defparam \SRRC_test|a2|sig_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y45_N1
dffeas \DAC_DB[0]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|sig_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DB[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DB[0]~reg0 .is_wysiwyg = "true";
defparam \DAC_DB[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N24
cycloneive_lcell_comb \SRRC_test|a2|sig_out[5]~24 (
// Equation(s):
// \SRRC_test|a2|sig_out[5]~24_combout  = (\SRRC_test|a2|delay_p5[0][5]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11  & (\SRRC_test|a2|sig_out[4]~23  & VCC)) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11  & (!\SRRC_test|a2|sig_out[4]~23 )))) # (!\SRRC_test|a2|delay_p5[0][5]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11  & (!\SRRC_test|a2|sig_out[4]~23 )) 
// # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11  & ((\SRRC_test|a2|sig_out[4]~23 ) # (GND)))))
// \SRRC_test|a2|sig_out[5]~25  = CARRY((\SRRC_test|a2|delay_p5[0][5]~q  & (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11  & !\SRRC_test|a2|sig_out[4]~23 )) # (!\SRRC_test|a2|delay_p5[0][5]~q  & ((!\SRRC_test|a2|sig_out[4]~23 ) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11 ))))

	.dataa(\SRRC_test|a2|delay_p5[0][5]~q ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[4]~23 ),
	.combout(\SRRC_test|a2|sig_out[5]~24_combout ),
	.cout(\SRRC_test|a2|sig_out[5]~25 ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[5]~24 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|sig_out[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y45_N25
dffeas \SRRC_test|a2|sig_out[5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|sig_out[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|sig_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[5] .is_wysiwyg = "true";
defparam \SRRC_test|a2|sig_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N10
cycloneive_lcell_comb \DAC_DB[1]~reg0feeder (
// Equation(s):
// \DAC_DB[1]~reg0feeder_combout  = \SRRC_test|a2|sig_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|sig_out [5]),
	.cin(gnd),
	.combout(\DAC_DB[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DB[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DB[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N11
dffeas \DAC_DB[1]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DB[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DB[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DB[1]~reg0 .is_wysiwyg = "true";
defparam \DAC_DB[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N26
cycloneive_lcell_comb \SRRC_test|a2|sig_out[6]~26 (
// Equation(s):
// \SRRC_test|a2|sig_out[6]~26_combout  = ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a10  $ (\SRRC_test|a2|delay_p5[0][6]~q  $ (!\SRRC_test|a2|sig_out[5]~25 )))) # (GND)
// \SRRC_test|a2|sig_out[6]~27  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a10  & ((\SRRC_test|a2|delay_p5[0][6]~q ) # (!\SRRC_test|a2|sig_out[5]~25 ))) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a10 
//  & (\SRRC_test|a2|delay_p5[0][6]~q  & !\SRRC_test|a2|sig_out[5]~25 )))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datab(\SRRC_test|a2|delay_p5[0][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[5]~25 ),
	.combout(\SRRC_test|a2|sig_out[6]~26_combout ),
	.cout(\SRRC_test|a2|sig_out[6]~27 ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[6]~26 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|sig_out[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y45_N27
dffeas \SRRC_test|a2|sig_out[6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|sig_out[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|sig_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[6] .is_wysiwyg = "true";
defparam \SRRC_test|a2|sig_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y45_N5
dffeas \DAC_DB[2]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|sig_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DB[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DB[2]~reg0 .is_wysiwyg = "true";
defparam \DAC_DB[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N28
cycloneive_lcell_comb \SRRC_test|a2|sig_out[7]~28 (
// Equation(s):
// \SRRC_test|a2|sig_out[7]~28_combout  = (\SRRC_test|a2|delay_p5[0][7]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9  & (\SRRC_test|a2|sig_out[6]~27  & VCC)) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9  & (!\SRRC_test|a2|sig_out[6]~27 )))) # (!\SRRC_test|a2|delay_p5[0][7]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9  & (!\SRRC_test|a2|sig_out[6]~27 )) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9  & ((\SRRC_test|a2|sig_out[6]~27 ) # (GND)))))
// \SRRC_test|a2|sig_out[7]~29  = CARRY((\SRRC_test|a2|delay_p5[0][7]~q  & (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9  & !\SRRC_test|a2|sig_out[6]~27 )) # (!\SRRC_test|a2|delay_p5[0][7]~q  & ((!\SRRC_test|a2|sig_out[6]~27 ) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9 ))))

	.dataa(\SRRC_test|a2|delay_p5[0][7]~q ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[6]~27 ),
	.combout(\SRRC_test|a2|sig_out[7]~28_combout ),
	.cout(\SRRC_test|a2|sig_out[7]~29 ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[7]~28 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|sig_out[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y45_N29
dffeas \SRRC_test|a2|sig_out[7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|sig_out[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|sig_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[7] .is_wysiwyg = "true";
defparam \SRRC_test|a2|sig_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N6
cycloneive_lcell_comb \DAC_DB[3]~reg0feeder (
// Equation(s):
// \DAC_DB[3]~reg0feeder_combout  = \SRRC_test|a2|sig_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|sig_out [7]),
	.cin(gnd),
	.combout(\DAC_DB[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DB[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DB[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N7
dffeas \DAC_DB[3]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DB[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DB[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DB[3]~reg0 .is_wysiwyg = "true";
defparam \DAC_DB[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N30
cycloneive_lcell_comb \SRRC_test|a2|sig_out[8]~30 (
// Equation(s):
// \SRRC_test|a2|sig_out[8]~30_combout  = ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a8  $ (\SRRC_test|a2|delay_p5[0][8]~q  $ (!\SRRC_test|a2|sig_out[7]~29 )))) # (GND)
// \SRRC_test|a2|sig_out[8]~31  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a8  & ((\SRRC_test|a2|delay_p5[0][8]~q ) # (!\SRRC_test|a2|sig_out[7]~29 ))) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a8  
// & (\SRRC_test|a2|delay_p5[0][8]~q  & !\SRRC_test|a2|sig_out[7]~29 )))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a8 ),
	.datab(\SRRC_test|a2|delay_p5[0][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[7]~29 ),
	.combout(\SRRC_test|a2|sig_out[8]~30_combout ),
	.cout(\SRRC_test|a2|sig_out[8]~31 ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[8]~30 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|sig_out[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y45_N31
dffeas \SRRC_test|a2|sig_out[8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|sig_out[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|sig_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[8] .is_wysiwyg = "true";
defparam \SRRC_test|a2|sig_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y45_N9
dffeas \DAC_DB[4]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|sig_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DB[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DB[4]~reg0 .is_wysiwyg = "true";
defparam \DAC_DB[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N0
cycloneive_lcell_comb \SRRC_test|a2|sig_out[9]~32 (
// Equation(s):
// \SRRC_test|a2|sig_out[9]~32_combout  = (\SRRC_test|a2|delay_p5[0][9]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7  & (\SRRC_test|a2|sig_out[8]~31  & VCC)) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7  & (!\SRRC_test|a2|sig_out[8]~31 )))) # (!\SRRC_test|a2|delay_p5[0][9]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7  & (!\SRRC_test|a2|sig_out[8]~31 )) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7  & ((\SRRC_test|a2|sig_out[8]~31 ) # (GND)))))
// \SRRC_test|a2|sig_out[9]~33  = CARRY((\SRRC_test|a2|delay_p5[0][9]~q  & (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7  & !\SRRC_test|a2|sig_out[8]~31 )) # (!\SRRC_test|a2|delay_p5[0][9]~q  & ((!\SRRC_test|a2|sig_out[8]~31 ) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7 ))))

	.dataa(\SRRC_test|a2|delay_p5[0][9]~q ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[8]~31 ),
	.combout(\SRRC_test|a2|sig_out[9]~32_combout ),
	.cout(\SRRC_test|a2|sig_out[9]~33 ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[9]~32 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|sig_out[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y44_N1
dffeas \SRRC_test|a2|sig_out[9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|sig_out[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|sig_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[9] .is_wysiwyg = "true";
defparam \SRRC_test|a2|sig_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N26
cycloneive_lcell_comb \DAC_DB[5]~reg0feeder (
// Equation(s):
// \DAC_DB[5]~reg0feeder_combout  = \SRRC_test|a2|sig_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|sig_out [9]),
	.cin(gnd),
	.combout(\DAC_DB[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DB[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DB[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N27
dffeas \DAC_DB[5]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DB[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DB[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DB[5]~reg0 .is_wysiwyg = "true";
defparam \DAC_DB[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N2
cycloneive_lcell_comb \SRRC_test|a2|sig_out[10]~34 (
// Equation(s):
// \SRRC_test|a2|sig_out[10]~34_combout  = ((\SRRC_test|a2|delay_p5[0][10]~q  $ (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a6  $ (!\SRRC_test|a2|sig_out[9]~33 )))) # (GND)
// \SRRC_test|a2|sig_out[10]~35  = CARRY((\SRRC_test|a2|delay_p5[0][10]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a6 ) # (!\SRRC_test|a2|sig_out[9]~33 ))) # (!\SRRC_test|a2|delay_p5[0][10]~q  & 
// (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a6  & !\SRRC_test|a2|sig_out[9]~33 )))

	.dataa(\SRRC_test|a2|delay_p5[0][10]~q ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[9]~33 ),
	.combout(\SRRC_test|a2|sig_out[10]~34_combout ),
	.cout(\SRRC_test|a2|sig_out[10]~35 ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[10]~34 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|sig_out[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y44_N3
dffeas \SRRC_test|a2|sig_out[10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|sig_out[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|sig_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[10] .is_wysiwyg = "true";
defparam \SRRC_test|a2|sig_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N28
cycloneive_lcell_comb \DAC_DB[6]~reg0feeder (
// Equation(s):
// \DAC_DB[6]~reg0feeder_combout  = \SRRC_test|a2|sig_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|sig_out [10]),
	.cin(gnd),
	.combout(\DAC_DB[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DB[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DB[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N29
dffeas \DAC_DB[6]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DB[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DB[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DB[6]~reg0 .is_wysiwyg = "true";
defparam \DAC_DB[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N4
cycloneive_lcell_comb \SRRC_test|a2|sig_out[11]~36 (
// Equation(s):
// \SRRC_test|a2|sig_out[11]~36_combout  = (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5  & ((\SRRC_test|a2|delay_p5[0][11]~q  & (\SRRC_test|a2|sig_out[10]~35  & VCC)) # (!\SRRC_test|a2|delay_p5[0][11]~q  & 
// (!\SRRC_test|a2|sig_out[10]~35 )))) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5  & ((\SRRC_test|a2|delay_p5[0][11]~q  & (!\SRRC_test|a2|sig_out[10]~35 )) # (!\SRRC_test|a2|delay_p5[0][11]~q  & ((\SRRC_test|a2|sig_out[10]~35 ) 
// # (GND)))))
// \SRRC_test|a2|sig_out[11]~37  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5  & (!\SRRC_test|a2|delay_p5[0][11]~q  & !\SRRC_test|a2|sig_out[10]~35 )) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5  
// & ((!\SRRC_test|a2|sig_out[10]~35 ) # (!\SRRC_test|a2|delay_p5[0][11]~q ))))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a5 ),
	.datab(\SRRC_test|a2|delay_p5[0][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[10]~35 ),
	.combout(\SRRC_test|a2|sig_out[11]~36_combout ),
	.cout(\SRRC_test|a2|sig_out[11]~37 ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[11]~36 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|sig_out[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y44_N5
dffeas \SRRC_test|a2|sig_out[11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|sig_out[11]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|sig_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[11] .is_wysiwyg = "true";
defparam \SRRC_test|a2|sig_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y64_N25
dffeas \DAC_DB[7]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|sig_out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DB[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DB[7]~reg0 .is_wysiwyg = "true";
defparam \DAC_DB[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N6
cycloneive_lcell_comb \SRRC_test|a2|sig_out[12]~38 (
// Equation(s):
// \SRRC_test|a2|sig_out[12]~38_combout  = ((\SRRC_test|a2|delay_p5[0][12]~q  $ (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a4  $ (!\SRRC_test|a2|sig_out[11]~37 )))) # (GND)
// \SRRC_test|a2|sig_out[12]~39  = CARRY((\SRRC_test|a2|delay_p5[0][12]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a4 ) # (!\SRRC_test|a2|sig_out[11]~37 ))) # (!\SRRC_test|a2|delay_p5[0][12]~q  & 
// (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a4  & !\SRRC_test|a2|sig_out[11]~37 )))

	.dataa(\SRRC_test|a2|delay_p5[0][12]~q ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[11]~37 ),
	.combout(\SRRC_test|a2|sig_out[12]~38_combout ),
	.cout(\SRRC_test|a2|sig_out[12]~39 ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[12]~38 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|sig_out[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y44_N7
dffeas \SRRC_test|a2|sig_out[12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|sig_out[12]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|sig_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[12] .is_wysiwyg = "true";
defparam \SRRC_test|a2|sig_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N30
cycloneive_lcell_comb \DAC_DB[8]~reg0feeder (
// Equation(s):
// \DAC_DB[8]~reg0feeder_combout  = \SRRC_test|a2|sig_out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|sig_out [12]),
	.cin(gnd),
	.combout(\DAC_DB[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DB[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DB[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N31
dffeas \DAC_DB[8]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DB[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DB[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DB[8]~reg0 .is_wysiwyg = "true";
defparam \DAC_DB[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N8
cycloneive_lcell_comb \SRRC_test|a2|sig_out[13]~40 (
// Equation(s):
// \SRRC_test|a2|sig_out[13]~40_combout  = (\SRRC_test|a2|delay_p5[0][13]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3  & (\SRRC_test|a2|sig_out[12]~39  & VCC)) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3  & (!\SRRC_test|a2|sig_out[12]~39 )))) # (!\SRRC_test|a2|delay_p5[0][13]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3  & (!\SRRC_test|a2|sig_out[12]~39 
// )) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3  & ((\SRRC_test|a2|sig_out[12]~39 ) # (GND)))))
// \SRRC_test|a2|sig_out[13]~41  = CARRY((\SRRC_test|a2|delay_p5[0][13]~q  & (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3  & !\SRRC_test|a2|sig_out[12]~39 )) # (!\SRRC_test|a2|delay_p5[0][13]~q  & ((!\SRRC_test|a2|sig_out[12]~39 ) # 
// (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3 ))))

	.dataa(\SRRC_test|a2|delay_p5[0][13]~q ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[12]~39 ),
	.combout(\SRRC_test|a2|sig_out[13]~40_combout ),
	.cout(\SRRC_test|a2|sig_out[13]~41 ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[13]~40 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|sig_out[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y44_N9
dffeas \SRRC_test|a2|sig_out[13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|sig_out[13]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|sig_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[13] .is_wysiwyg = "true";
defparam \SRRC_test|a2|sig_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y44_N25
dffeas \DAC_DB[9]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|sig_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DB[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DB[9]~reg0 .is_wysiwyg = "true";
defparam \DAC_DB[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N10
cycloneive_lcell_comb \SRRC_test|a2|sig_out[14]~42 (
// Equation(s):
// \SRRC_test|a2|sig_out[14]~42_combout  = ((\SRRC_test|a2|delay_p5[0][14]~q  $ (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a2  $ (!\SRRC_test|a2|sig_out[13]~41 )))) # (GND)
// \SRRC_test|a2|sig_out[14]~43  = CARRY((\SRRC_test|a2|delay_p5[0][14]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a2 ) # (!\SRRC_test|a2|sig_out[13]~41 ))) # (!\SRRC_test|a2|delay_p5[0][14]~q  & 
// (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a2  & !\SRRC_test|a2|sig_out[13]~41 )))

	.dataa(\SRRC_test|a2|delay_p5[0][14]~q ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[13]~41 ),
	.combout(\SRRC_test|a2|sig_out[14]~42_combout ),
	.cout(\SRRC_test|a2|sig_out[14]~43 ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[14]~42 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|sig_out[14]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y44_N11
dffeas \SRRC_test|a2|sig_out[14] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|sig_out[14]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|sig_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[14] .is_wysiwyg = "true";
defparam \SRRC_test|a2|sig_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N18
cycloneive_lcell_comb \DAC_DB[10]~reg0feeder (
// Equation(s):
// \DAC_DB[10]~reg0feeder_combout  = \SRRC_test|a2|sig_out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|sig_out [14]),
	.cin(gnd),
	.combout(\DAC_DB[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DB[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DB[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N19
dffeas \DAC_DB[10]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DB[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DB[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DB[10]~reg0 .is_wysiwyg = "true";
defparam \DAC_DB[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N12
cycloneive_lcell_comb \SRRC_test|a2|sig_out[15]~44 (
// Equation(s):
// \SRRC_test|a2|sig_out[15]~44_combout  = (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a1  & ((\SRRC_test|a2|delay_p5[0][15]~q  & (\SRRC_test|a2|sig_out[14]~43  & VCC)) # (!\SRRC_test|a2|delay_p5[0][15]~q  & 
// (!\SRRC_test|a2|sig_out[14]~43 )))) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a1  & ((\SRRC_test|a2|delay_p5[0][15]~q  & (!\SRRC_test|a2|sig_out[14]~43 )) # (!\SRRC_test|a2|delay_p5[0][15]~q  & ((\SRRC_test|a2|sig_out[14]~43 ) 
// # (GND)))))
// \SRRC_test|a2|sig_out[15]~45  = CARRY((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a1  & (!\SRRC_test|a2|delay_p5[0][15]~q  & !\SRRC_test|a2|sig_out[14]~43 )) # (!\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a1  
// & ((!\SRRC_test|a2|sig_out[14]~43 ) # (!\SRRC_test|a2|delay_p5[0][15]~q ))))

	.dataa(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.datab(\SRRC_test|a2|delay_p5[0][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[14]~43 ),
	.combout(\SRRC_test|a2|sig_out[15]~44_combout ),
	.cout(\SRRC_test|a2|sig_out[15]~45 ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[15]~44 .lut_mask = 16'h9617;
defparam \SRRC_test|a2|sig_out[15]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y44_N13
dffeas \SRRC_test|a2|sig_out[15] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|sig_out[15]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|sig_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[15] .is_wysiwyg = "true";
defparam \SRRC_test|a2|sig_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N20
cycloneive_lcell_comb \DAC_DB[11]~reg0feeder (
// Equation(s):
// \DAC_DB[11]~reg0feeder_combout  = \SRRC_test|a2|sig_out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRRC_test|a2|sig_out [15]),
	.cin(gnd),
	.combout(\DAC_DB[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DAC_DB[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \DAC_DB[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N21
dffeas \DAC_DB[11]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\DAC_DB[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DB[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DB[11]~reg0 .is_wysiwyg = "true";
defparam \DAC_DB[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N14
cycloneive_lcell_comb \SRRC_test|a2|sig_out[16]~46 (
// Equation(s):
// \SRRC_test|a2|sig_out[16]~46_combout  = ((\SRRC_test|a2|delay_p5[0][16]~q  $ (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  $ (!\SRRC_test|a2|sig_out[15]~45 )))) # (GND)
// \SRRC_test|a2|sig_out[16]~47  = CARRY((\SRRC_test|a2|delay_p5[0][16]~q  & ((\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ) # (!\SRRC_test|a2|sig_out[15]~45 ))) # (!\SRRC_test|a2|delay_p5[0][16]~q  & 
// (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & !\SRRC_test|a2|sig_out[15]~45 )))

	.dataa(\SRRC_test|a2|delay_p5[0][16]~q ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRRC_test|a2|sig_out[15]~45 ),
	.combout(\SRRC_test|a2|sig_out[16]~46_combout ),
	.cout(\SRRC_test|a2|sig_out[16]~47 ));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[16]~46 .lut_mask = 16'h698E;
defparam \SRRC_test|a2|sig_out[16]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y44_N15
dffeas \SRRC_test|a2|sig_out[16] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|sig_out[16]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|sig_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[16] .is_wysiwyg = "true";
defparam \SRRC_test|a2|sig_out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y44_N23
dffeas \DAC_DB[12]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRRC_test|a2|sig_out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DB[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DB[12]~reg0 .is_wysiwyg = "true";
defparam \DAC_DB[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N16
cycloneive_lcell_comb \SRRC_test|a2|sig_out[17]~48 (
// Equation(s):
// \SRRC_test|a2|sig_out[17]~48_combout  = \SRRC_test|a2|delay_p5[0][17]~q  $ (\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  $ (\SRRC_test|a2|sig_out[16]~47 ))

	.dataa(\SRRC_test|a2|delay_p5[0][17]~q ),
	.datab(\SRRC_test|a2|delay_p1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRRC_test|a2|sig_out[16]~47 ),
	.combout(\SRRC_test|a2|sig_out[17]~48_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[17]~48 .lut_mask = 16'h9696;
defparam \SRRC_test|a2|sig_out[17]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y44_N17
dffeas \SRRC_test|a2|sig_out[17] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|a2|sig_out[17]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRRC_test|a2|sig_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SRRC_test|a2|sig_out[17] .is_wysiwyg = "true";
defparam \SRRC_test|a2|sig_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N0
cycloneive_lcell_comb \SRRC_test|output_to_DAC[13]~outputINV (
// Equation(s):
// \SRRC_test|output_to_DAC[13]~outputINV_combout  = !\SRRC_test|a2|sig_out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRRC_test|a2|sig_out [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRRC_test|output_to_DAC[13]~outputINV_combout ),
	.cout());
// synopsys translate_off
defparam \SRRC_test|output_to_DAC[13]~outputINV .lut_mask = 16'h0F0F;
defparam \SRRC_test|output_to_DAC[13]~outputINV .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y44_N1
dffeas \DAC_DB[13]~reg0 (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\SRRC_test|output_to_DAC[13]~outputINV_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DB[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DB[13]~reg0 .is_wysiwyg = "true";
defparam \DAC_DB[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y26_N1
dffeas \registered_ADC_B[0] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_B[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_B[0]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_B[0] .is_wysiwyg = "true";
defparam \registered_ADC_B[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y26_N1
dffeas \registered_ADC_B[1] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_DB[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_B[1]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_B[1] .is_wysiwyg = "true";
defparam \registered_ADC_B[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y22_N1
dffeas \registered_ADC_B[2] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_B[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_B[2]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_B[2] .is_wysiwyg = "true";
defparam \registered_ADC_B[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y22_N3
dffeas \registered_ADC_B[3] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_B[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_B[3]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_B[3] .is_wysiwyg = "true";
defparam \registered_ADC_B[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y28_N1
dffeas \registered_ADC_B[4] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_B[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_B[4]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_B[4] .is_wysiwyg = "true";
defparam \registered_ADC_B[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y29_N1
dffeas \registered_ADC_B[5] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_B[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_B[5]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_B[5] .is_wysiwyg = "true";
defparam \registered_ADC_B[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y34_N1
dffeas \registered_ADC_B[6] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_B[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_B[6]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_B[6] .is_wysiwyg = "true";
defparam \registered_ADC_B[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y34_N3
dffeas \registered_ADC_B[7] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_B[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_B[7]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_B[7] .is_wysiwyg = "true";
defparam \registered_ADC_B[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y23_N1
dffeas \registered_ADC_B[8] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_B[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_B[8]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_B[8] .is_wysiwyg = "true";
defparam \registered_ADC_B[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y23_N3
dffeas \registered_ADC_B[9] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_B[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_B[9]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_B[9] .is_wysiwyg = "true";
defparam \registered_ADC_B[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y47_N1
dffeas \registered_ADC_B[10] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_B[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_B[10]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_B[10] .is_wysiwyg = "true";
defparam \registered_ADC_B[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y50_N1
dffeas \registered_ADC_B[11] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_B[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_B[11]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_B[11] .is_wysiwyg = "true";
defparam \registered_ADC_B[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y51_N1
dffeas \registered_ADC_B[12] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_B[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_B[12]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_B[12] .is_wysiwyg = "true";
defparam \registered_ADC_B[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y51_N3
dffeas \registered_ADC_B[13] (
	.clk(\SRRC_test|cb1|counter[0]~clkctrl_outclk ),
	.d(\registered_ADC_B[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(registered_ADC_B[13]),
	.prn(vcc));
// synopsys translate_off
defparam \registered_ADC_B[13] .is_wysiwyg = "true";
defparam \registered_ADC_B[13] .power_up = "low";
// synopsys translate_on

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[16] = \LEDR[16]~output_o ;

assign LEDR[17] = \LEDR[17]~output_o ;

assign DAC_DA[0] = \DAC_DA[0]~output_o ;

assign DAC_DA[1] = \DAC_DA[1]~output_o ;

assign DAC_DA[2] = \DAC_DA[2]~output_o ;

assign DAC_DA[3] = \DAC_DA[3]~output_o ;

assign DAC_DA[4] = \DAC_DA[4]~output_o ;

assign DAC_DA[5] = \DAC_DA[5]~output_o ;

assign DAC_DA[6] = \DAC_DA[6]~output_o ;

assign DAC_DA[7] = \DAC_DA[7]~output_o ;

assign DAC_DA[8] = \DAC_DA[8]~output_o ;

assign DAC_DA[9] = \DAC_DA[9]~output_o ;

assign DAC_DA[10] = \DAC_DA[10]~output_o ;

assign DAC_DA[11] = \DAC_DA[11]~output_o ;

assign DAC_DA[12] = \DAC_DA[12]~output_o ;

assign DAC_DA[13] = \DAC_DA[13]~output_o ;

assign DAC_DB[0] = \DAC_DB[0]~output_o ;

assign DAC_DB[1] = \DAC_DB[1]~output_o ;

assign DAC_DB[2] = \DAC_DB[2]~output_o ;

assign DAC_DB[3] = \DAC_DB[3]~output_o ;

assign DAC_DB[4] = \DAC_DB[4]~output_o ;

assign DAC_DB[5] = \DAC_DB[5]~output_o ;

assign DAC_DB[6] = \DAC_DB[6]~output_o ;

assign DAC_DB[7] = \DAC_DB[7]~output_o ;

assign DAC_DB[8] = \DAC_DB[8]~output_o ;

assign DAC_DB[9] = \DAC_DB[9]~output_o ;

assign DAC_DB[10] = \DAC_DB[10]~output_o ;

assign DAC_DB[11] = \DAC_DB[11]~output_o ;

assign DAC_DB[12] = \DAC_DB[12]~output_o ;

assign DAC_DB[13] = \DAC_DB[13]~output_o ;

assign ADC_CLK_A = \ADC_CLK_A~output_o ;

assign ADC_CLK_B = \ADC_CLK_B~output_o ;

assign ADC_OEB_A = \ADC_OEB_A~output_o ;

assign ADC_OEB_B = \ADC_OEB_B~output_o ;

assign DAC_CLK_A = \DAC_CLK_A~output_o ;

assign DAC_CLK_B = \DAC_CLK_B~output_o ;

assign DAC_MODE = \DAC_MODE~output_o ;

assign DAC_WRT_A = \DAC_WRT_A~output_o ;

assign DAC_WRT_B = \DAC_WRT_B~output_o ;

assign srrc_out[0] = \srrc_out[0]~output_o ;

assign srrc_out[1] = \srrc_out[1]~output_o ;

assign srrc_out[2] = \srrc_out[2]~output_o ;

assign srrc_out[3] = \srrc_out[3]~output_o ;

assign srrc_out[4] = \srrc_out[4]~output_o ;

assign srrc_out[5] = \srrc_out[5]~output_o ;

assign srrc_out[6] = \srrc_out[6]~output_o ;

assign srrc_out[7] = \srrc_out[7]~output_o ;

assign srrc_out[8] = \srrc_out[8]~output_o ;

assign srrc_out[9] = \srrc_out[9]~output_o ;

assign srrc_out[10] = \srrc_out[10]~output_o ;

assign srrc_out[11] = \srrc_out[11]~output_o ;

assign srrc_out[12] = \srrc_out[12]~output_o ;

assign srrc_out[13] = \srrc_out[13]~output_o ;

assign srrc_out[14] = \srrc_out[14]~output_o ;

assign srrc_out[15] = \srrc_out[15]~output_o ;

assign srrc_out[16] = \srrc_out[16]~output_o ;

assign srrc_out[17] = \srrc_out[17]~output_o ;

assign srrc_input[0] = \SRRC_test|input_to_filter_1s17[0]~output_o ;

assign srrc_input[1] = \SRRC_test|input_to_filter_1s17[1]~output_o ;

assign srrc_input[2] = \SRRC_test|input_to_filter_1s17[2]~output_o ;

assign srrc_input[3] = \SRRC_test|input_to_filter_1s17[3]~output_o ;

assign srrc_input[4] = \SRRC_test|input_to_filter_1s17[4]~output_o ;

assign srrc_input[5] = \SRRC_test|input_to_filter_1s17[5]~output_o ;

assign srrc_input[6] = \SRRC_test|input_to_filter_1s17[6]~output_o ;

assign srrc_input[7] = \SRRC_test|input_to_filter_1s17[7]~output_o ;

assign srrc_input[8] = \SRRC_test|input_to_filter_1s17[8]~output_o ;

assign srrc_input[9] = \SRRC_test|input_to_filter_1s17[9]~output_o ;

assign srrc_input[10] = \SRRC_test|input_to_filter_1s17[10]~output_o ;

assign srrc_input[11] = \SRRC_test|input_to_filter_1s17[11]~output_o ;

assign srrc_input[12] = \SRRC_test|input_to_filter_1s17[12]~output_o ;

assign srrc_input[13] = \SRRC_test|input_to_filter_1s17[13]~output_o ;

assign srrc_input[14] = \SRRC_test|input_to_filter_1s17[14]~output_o ;

assign srrc_input[15] = \SRRC_test|input_to_filter_1s17[15]~output_o ;

assign srrc_input[16] = \SRRC_test|input_to_filter_1s17[16]~output_o ;

assign srrc_input[17] = \SRRC_test|input_to_filter_1s17[17]~output_o ;

assign i_sym[0] = \SRRC_test|lfsr_value[0]~output_o ;

assign i_sym[1] = \SRRC_test|lfsr_value[1]~output_o ;

assign sys_clk = \sys_clk~output_o ;

assign sam_clk_ena = \SRRC_test|sample_clk_ena~output_o ;

assign sym_clk_ena = \SRRC_test|symbol_clk_ena~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
