Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 07 Dec 2018 08:41:10 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga004.fm.intel.com (fmsmga004.fm.intel.com [10.253.24.48])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id C1495580375
	for <like.xu@linux.intel.com>; Wed,  5 Dec 2018 20:21:11 -0800 (PST)
Received: from orsmga101.jf.intel.com ([10.7.208.22])
  by fmsmga004-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 05 Dec 2018 20:21:11 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3A7rCjnhZboYO2L7lc0LDwxdv/LSx+4OfEezUN459i?=
 =?us-ascii?q?sYplN5qZpsy6Yx7h7PlgxGXEQZ/co6odzbaO4+a4ASQp2tWoiDg6aptCVhsI24?=
 =?us-ascii?q?09vjcLJ4q7M3D9N+PgdCcgHc5PBxdP9nC/NlVJSo6lPwWB6nK94iQPFRrhKAF7?=
 =?us-ascii?q?Ovr6GpLIj8Swyuu+54Dfbx9HiTahYr5+Ngm6oRnMvcQKnIVuLbo8xAHUqXVSYe?=
 =?us-ascii?q?RWwm1oJVOXnxni48q74YBu/SdNtf8/7sBMSar1cbg2QrxeFzQmLns65Nb3uhnZ?=
 =?us-ascii?q?TAuA/WUTX2MLmRdVGQfF7RX6XpDssivms+d2xSeXMdHqQb0yRD+v6bpgRh31hy?=
 =?us-ascii?q?cdLzM3/mHZhNJzgqJVrx2uuwFwzIzab4+ILPpzfKHTcNwHSWdPQspeSTdBD5iz?=
 =?us-ascii?q?b4cTFecMJ/pUopPgq1YIsBCwBROsBOTqyjJQiHH5x7M60+U8Hgrb3QIgHskBsG?=
 =?us-ascii?q?/TrNXzKawfVv26w7PWzTXCcvxbwjj96InTfRA6pvGMW6h8ftfLyUkoDwPKlUuf?=
 =?us-ascii?q?ppb/Pz+P1+QCrnKX4PB9Ve+2jWMstg9/oj+qxsg2i4nJgJoYylfF9CV92ok6Ps?=
 =?us-ascii?q?a4RFR8Yd6+H5tcrzyVN5FxQsM6WG5npjw1yqcctZ66YScHzoksyR3Ha/GfbYSE?=
 =?us-ascii?q?/hHuWPyMLTtlh39pYqyzihiy/ES61+HxVNG43EhWoidLiNXAq20B2wbR58SaUP?=
 =?us-ascii?q?dx40Gs0iuV2Q/J8OFLO0U0mLLbK5E/xr4wkYIesUDCHi/thEX2l7Wadkoi+ui1?=
 =?us-ascii?q?8ejnZa/mppCEO491jAHxLLgul9ShDegkMQUCRXWX9fm/2bH540H0TrVHgucrnq?=
 =?us-ascii?q?TbqJzaIN4Upq+9Aw9byIYj7BO/Ai+/0NsGmHkHMUtJdw+ZgIj3JV7OJOn0Auy4?=
 =?us-ascii?q?g1Sxljdk2+7JPqbmDpXJL3jDk6nucaxy6k5B0AczydFf55RJCrAOOv7zW0nxtM?=
 =?us-ascii?q?DGAR89KQC73+HnCNBm24MYXmKPBKCZMKXPsVOS4eIvOeaMaJcPuDnhM/gl++Lu?=
 =?us-ascii?q?jXghlF8ZfKmp3oUYZGq3H/R7OEiZZXvsgtEcEWYFpAY+TerqiEGcXj5XfXq9Q6?=
 =?us-ascii?q?U85jRoQL+gFprJE4CxnKSajmD8GpxNensADFeKHnH1MYKeVLAJYSOWJ8Zn1Tsc?=
 =?us-ascii?q?SbmmTZRmzByrqUr2xqRqKrnp/DYFv8fm3dlx++qBjBw36Hl4AtqQ1ySXQnhpk3?=
 =?us-ascii?q?gUbzkx2q95vAp60FjUyrVygfFTCYlO4ehUWBwxL5/Wwr9GDIXZ2w7bf9zBbFvu?=
 =?us-ascii?q?bdKvHTwrBoY6x9AmYE96F5OllB+VjASwBLpAu7WVBZB83aPWxH/3b5JxwmjH2I?=
 =?us-ascii?q?EujlM9Rc0JOXehnqRy/hKVBoKPmljPxPXiTrgVwCOYrDTL9mGJpkwNCAM=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ABAABKowhchxHrdtBkFgMBAQEBAQEBA?=
 =?us-ascii?q?QEBAQEHAQEBAQEBgVEEAQEBAQELAYEwKoEPgSmME1+NO5dMFIFhAQwFGAcNh1M?=
 =?us-ascii?q?iNAkNAQMBAQEBAQECARMBAQEKCwkIGw4jDII2BQIDGAmCXAECAwECJBkBAQQKK?=
 =?us-ascii?q?QECAwECBgEBChgJHQgDAQsFGDETBQSCTUsBggABAQSlBYFsM4J2AQEFhyMHCIJ?=
 =?us-ascii?q?tiBWBHBeBf4ERgxKEaoVyjzeRIQmCJIRfijQLGF98TYduhxmQUogsgUaCDTMaC?=
 =?us-ascii?q?BcZgycJghIMFxKBcoZahVMtMYEEA4gOKymBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0ABAABKowhchxHrdtBkFgMBAQEBAQEBAQEBAQEHAQEBAQE?=
 =?us-ascii?q?BgVEEAQEBAQELAYEwKoEPgSmME1+NO5dMFIFhAQwFGAcNh1MiNAkNAQMBAQEBA?=
 =?us-ascii?q?QECARMBAQEKCwkIGw4jDII2BQIDGAmCXAECAwECJBkBAQQKKQECAwECBgEBChg?=
 =?us-ascii?q?JHQgDAQsFGDETBQSCTUsBggABAQSlBYFsM4J2AQEFhyMHCIJtiBWBHBeBf4ERg?=
 =?us-ascii?q?xKEaoVyjzeRIQmCJIRfijQLGF98TYduhxmQUogsgUaCDTMaCBcZgycJghIMFxK?=
 =?us-ascii?q?BcoZahVMtMYEEA4gOKymBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,320,1539673200"; 
   d="asc'?scan'208";a="43776472"
X-Amp-Result: UNSCANNABLE
X-Amp-File-Uploaded: False
Unscannable: 2
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 05 Dec 2018 20:20:56 -0800
Received: from localhost ([::1]:38755 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gUl9j-0007ul-U2
	for like.xu@linux.intel.com; Wed, 05 Dec 2018 23:20:55 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:34779)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gUl9C-0007nO-JR
	for qemu-devel@nongnu.org; Wed, 05 Dec 2018 23:20:30 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gUl95-0003E2-3X
	for qemu-devel@nongnu.org; Wed, 05 Dec 2018 23:20:20 -0500
Received: from ozlabs.org ([203.11.71.1]:56885)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <dgibson@ozlabs.org>)
	id 1gUl8x-00037I-VB; Wed, 05 Dec 2018 23:20:10 -0500
Received: by ozlabs.org (Postfix, from userid 1007)
	id 439Mnn3v6Hz9sCX; Thu,  6 Dec 2018 15:19:57 +1100 (AEDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=gibson.dropbear.id.au; s=201602; t=1544069997;
	bh=YaLcMrt4U071vETG0KzLknramkN9DR780BbAltsNXWY=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=nbo3UbBfAXKWQTiT4PEz1Akf6v5HCWPkYqIA28qsinkcMkRhtiunQoh+EgTvQJi2N
	Q8Psum08dfBPq3lH8CRHBbY1I+To5G5gnuDUpmRBcSLfSN8fWMKWAynpXmM4gEj3nv
	2VSCH730ZntIZeZIgmiWDQCwvOZLnaJs9d4hpezA=
Date: Thu, 6 Dec 2018 15:09:14 +1100
From: David Gibson <david@gibson.dropbear.id.au>
To: =?iso-8859-1?Q?C=E9dric?= Le Goater <clg@kaod.org>
Message-ID: <20181206040914.GO768@umbus.fritz.box>
References: <20181205232251.10446-1-clg@kaod.org>
	<20181205232251.10446-7-clg@kaod.org>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
	protocol="application/pgp-signature"; boundary="lCFQJunhLz1tFGpX"
Content-Disposition: inline
In-Reply-To: <20181205232251.10446-7-clg@kaod.org>
User-Agent: Mutt/1.10.1 (2018-07-13)
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 203.11.71.1
Subject: Re: [Qemu-devel] [PATCH v6 06/37] ppc/xive: add support for the END
 Event State buffers
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-ppc@nongnu.org, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>


--lCFQJunhLz1tFGpX
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Thu, Dec 06, 2018 at 12:22:20AM +0100, C=E9dric Le Goater wrote:
> The Event Notification Descriptor (END) XIVE structure also contains
> two Event State Buffers providing further coalescing of interrupts,
> one for the notification event (ESn) and one for the escalation events
> (ESe). A MMIO page is assigned for each to control the EOI through
> loads only. Stores are not allowed.
>=20
> The END ESBs are modeled through an object resembling the 'XiveSource'
> It is stateless as the END state bits are backed into the XiveEND
> structure under the XiveRouter and the MMIO accesses follow the same
> rules as for the standard source ESBs.
>=20
> END ESBs are not supported by the Linux drivers neither on OPAL nor on
> sPAPR. Nevetherless, it provides a mean to study the question in the
> future and validates a bit more the XIVE model.
>=20
> Signed-off-by: C=E9dric Le Goater <clg@kaod.org>
> ---
>  include/hw/ppc/xive.h |  22 ++++++
>  hw/intc/xive.c        | 173 +++++++++++++++++++++++++++++++++++++++++-
>  2 files changed, 193 insertions(+), 2 deletions(-)
>=20
> diff --git a/include/hw/ppc/xive.h b/include/hw/ppc/xive.h
> index d1b4c6c78ec5..d67b0785df7c 100644
> --- a/include/hw/ppc/xive.h
> +++ b/include/hw/ppc/xive.h
> @@ -305,6 +305,8 @@ static inline void xive_source_irq_set(XiveSource *xs=
rc, uint32_t srcno,
> =20
>  typedef struct XiveRouter {
>      SysBusDevice    parent;
> +
> +    uint32_t       chip_id;

I still don't think you need this..

>  } XiveRouter;
> =20
>  #define TYPE_XIVE_ROUTER "xive-router"
> @@ -336,6 +338,26 @@ int xive_router_get_end(XiveRouter *xrtr, uint8_t en=
d_blk, uint32_t end_idx,
>  int xive_router_write_end(XiveRouter *xrtr, uint8_t end_blk, uint32_t en=
d_idx,
>                            XiveEND *end, uint8_t word_number);
> =20
> +/*
> + * XIVE END ESBs
> + */
> +
> +#define TYPE_XIVE_END_SOURCE "xive-end-source"
> +#define XIVE_END_SOURCE(obj) \
> +    OBJECT_CHECK(XiveENDSource, (obj), TYPE_XIVE_END_SOURCE)
> +
> +typedef struct XiveENDSource {
> +    DeviceState parent;
> +
> +    uint32_t        nr_ends;
> +
> +    /* ESB memory region */
> +    uint32_t        esb_shift;
> +    MemoryRegion    esb_mmio;
> +
> +    XiveRouter      *xrtr;

=2E.or this..

> +} XiveENDSource;
> +
>  /*
>   * For legacy compatibility, the exceptions define up to 256 different
>   * priorities. P9 implements only 9 levels : 8 active levels [0 - 7]
> diff --git a/hw/intc/xive.c b/hw/intc/xive.c
> index 41d8ba1540d0..83686e260df5 100644
> --- a/hw/intc/xive.c
> +++ b/hw/intc/xive.c
> @@ -612,8 +612,18 @@ static void xive_router_end_notify(XiveRouter *xrtr,=
 uint8_t end_blk,
>       * even futher coalescing in the Router
>       */
>      if (!xive_end_is_notify(&end)) {
> -        qemu_log_mask(LOG_UNIMP, "XIVE: !UCOND_NOTIFY not implemented\n"=
);
> -        return;
> +        uint8_t pq =3D GETFIELD_BE32(END_W1_ESn, end.w1);
> +        bool notify =3D xive_esb_trigger(&pq);
> +
> +        if (pq !=3D GETFIELD_BE32(END_W1_ESn, end.w1)) {
> +            end.w1 =3D SETFIELD_BE32(END_W1_ESn, end.w1, pq);
> +            xive_router_write_end(xrtr, end_blk, end_idx, &end, 1);
> +        }
> +
> +        /* ESn[Q]=3D1 : end of notification */
> +        if (!notify) {
> +            return;
> +        }
>      }
> =20
>      /*
> @@ -658,12 +668,18 @@ static void xive_router_notify(XiveNotifier *xn, ui=
nt32_t lisn)
>                             GETFIELD_BE64(EAS_END_DATA,  eas.w));
>  }
> =20
> +static Property xive_router_properties[] =3D {
> +    DEFINE_PROP_UINT32("chip-id", XiveRouter, chip_id, 0),
> +    DEFINE_PROP_END_OF_LIST(),
> +};
> +
>  static void xive_router_class_init(ObjectClass *klass, void *data)
>  {
>      DeviceClass *dc =3D DEVICE_CLASS(klass);
>      XiveNotifierClass *xnc =3D XIVE_NOTIFIER_CLASS(klass);
> =20
>      dc->desc    =3D "XIVE Router Engine";
> +    dc->props   =3D xive_router_properties;
>      xnc->notify =3D xive_router_notify;
>  }
> =20
> @@ -692,6 +708,158 @@ void xive_eas_pic_print_info(XiveEAS *eas, uint32_t=
 lisn, Monitor *mon)
>                     (uint32_t) GETFIELD_BE64(EAS_END_DATA, eas->w));
>  }
> =20
> +/*
> + * END ESB MMIO loads
> + */
> +static uint64_t xive_end_source_read(void *opaque, hwaddr addr, unsigned=
 size)
> +{
> +    XiveENDSource *xsrc =3D XIVE_END_SOURCE(opaque);
> +    XiveRouter *xrtr =3D xsrc->xrtr;
> +    uint32_t offset =3D addr & 0xFFF;
> +    uint8_t end_blk;
> +    uint32_t end_idx;
> +    XiveEND end;
> +    uint32_t end_esmask;
> +    uint8_t pq;
> +    uint64_t ret =3D -1;
> +
> +    end_blk =3D xrtr->chip_id;

=2E. instead I think it makes more sense to just configure the end_blk
directly on the end_source, rather than reaching into another object
to=20

> +    end_idx =3D addr >> (xsrc->esb_shift + 1);
> +
> +    if (xive_router_get_end(xrtr, end_blk, end_idx, &end)) {
> +        qemu_log_mask(LOG_GUEST_ERROR, "XIVE: No END %x/%x\n", end_blk,
> +                      end_idx);
> +        return -1;
> +    }
> +
> +    if (!xive_end_is_valid(&end)) {
> +        qemu_log_mask(LOG_GUEST_ERROR, "XIVE: END %x/%x is invalid\n",
> +                      end_blk, end_idx);
> +        return -1;
> +    }
> +
> +    end_esmask =3D addr_is_even(addr, xsrc->esb_shift) ? END_W1_ESn : EN=
D_W1_ESe;
> +    pq =3D GETFIELD_BE32(end_esmask, end.w1);
> +
> +    switch (offset) {
> +    case XIVE_ESB_LOAD_EOI ... XIVE_ESB_LOAD_EOI + 0x7FF:
> +        ret =3D xive_esb_eoi(&pq);
> +
> +        /* Forward the source event notification for routing ?? */
> +        break;
> +
> +    case XIVE_ESB_GET ... XIVE_ESB_GET + 0x3FF:
> +        ret =3D pq;
> +        break;
> +
> +    case XIVE_ESB_SET_PQ_00 ... XIVE_ESB_SET_PQ_00 + 0x0FF:
> +    case XIVE_ESB_SET_PQ_01 ... XIVE_ESB_SET_PQ_01 + 0x0FF:
> +    case XIVE_ESB_SET_PQ_10 ... XIVE_ESB_SET_PQ_10 + 0x0FF:
> +    case XIVE_ESB_SET_PQ_11 ... XIVE_ESB_SET_PQ_11 + 0x0FF:
> +        ret =3D xive_esb_set(&pq, (offset >> 8) & 0x3);
> +        break;
> +    default:
> +        qemu_log_mask(LOG_GUEST_ERROR, "XIVE: invalid END ESB load addr =
%d\n",
> +                      offset);
> +        return -1;
> +    }
> +
> +    if (pq !=3D GETFIELD_BE32(end_esmask, end.w1)) {
> +        end.w1 =3D SETFIELD_BE32(end_esmask, end.w1, pq);
> +        xive_router_write_end(xrtr, end_blk, end_idx, &end, 1);
> +    }
> +
> +    return ret;
> +}
> +
> +/*
> + * END ESB MMIO stores are invalid
> + */
> +static void xive_end_source_write(void *opaque, hwaddr addr,
> +                                  uint64_t value, unsigned size)
> +{
> +    qemu_log_mask(LOG_GUEST_ERROR, "XIVE: invalid ESB write addr 0x%"
> +                  HWADDR_PRIx"\n", addr);
> +}
> +
> +static const MemoryRegionOps xive_end_source_ops =3D {
> +    .read =3D xive_end_source_read,
> +    .write =3D xive_end_source_write,
> +    .endianness =3D DEVICE_BIG_ENDIAN,
> +    .valid =3D {
> +        .min_access_size =3D 8,
> +        .max_access_size =3D 8,
> +    },
> +    .impl =3D {
> +        .min_access_size =3D 8,
> +        .max_access_size =3D 8,
> +    },
> +};
> +
> +static void xive_source_end_reset(void *dev)
> +{
> +    /* TODO: Loop on all ENDs and mask off the ESn and ESe */

IIUC you're talking about actually writing the (potentially in memory)
END structures.  I don't think that makes sense for the END source
hardware model.  I'm guessing you want this for PAPR, where the ENDs
are in virtual hardware rather than guest memory, but in that case I
think the reset handling should be in the PAPR specific Xive object,
not the end_source itself.

> +}
> +
> +static void xive_end_source_realize(DeviceState *dev, Error **errp)
> +{
> +    XiveENDSource *xsrc =3D XIVE_END_SOURCE(dev);
> +    Object *obj;
> +    Error *local_err =3D NULL;
> +
> +    obj =3D object_property_get_link(OBJECT(dev), "xive", &local_err);
> +    if (!obj) {
> +        error_propagate(errp, local_err);
> +        error_prepend(errp, "required link 'xive' not found: ");
> +        return;
> +    }
> +
> +    xsrc->xrtr =3D XIVE_ROUTER(obj);
> +
> +    if (!xsrc->nr_ends) {
> +        error_setg(errp, "Number of interrupt needs to be greater than 0=
");
> +        return;
> +    }
> +
> +    if (xsrc->esb_shift !=3D XIVE_ESB_4K &&
> +        xsrc->esb_shift !=3D XIVE_ESB_64K) {
> +        error_setg(errp, "Invalid ESB shift setting");
> +        return;
> +    }
> +
> +    /*
> +     * Each END is assigned an even/odd pair of MMIO pages, the even page
> +     * manages the ESn field while the odd page manages the ESe field.
> +     */
> +    memory_region_init_io(&xsrc->esb_mmio, OBJECT(xsrc),
> +                          &xive_end_source_ops, xsrc, "xive.end",
> +                          (1ull << (xsrc->esb_shift + 1)) * xsrc->nr_end=
s);
> +
> +    qemu_register_reset(xive_source_end_reset, dev);
> +}
> +
> +static Property xive_end_source_properties[] =3D {
> +    DEFINE_PROP_UINT32("nr-ends", XiveENDSource, nr_ends, 0),
> +    DEFINE_PROP_UINT32("shift", XiveENDSource, esb_shift, XIVE_ESB_64K),
> +    DEFINE_PROP_END_OF_LIST(),
> +};
> +
> +static void xive_end_source_class_init(ObjectClass *klass, void *data)
> +{
> +    DeviceClass *dc =3D DEVICE_CLASS(klass);
> +
> +    dc->desc    =3D "XIVE END Source";
> +    dc->props   =3D xive_end_source_properties;
> +    dc->realize =3D xive_end_source_realize;
> +}
> +
> +static const TypeInfo xive_end_source_info =3D {
> +    .name          =3D TYPE_XIVE_END_SOURCE,
> +    .parent        =3D TYPE_DEVICE,
> +    .instance_size =3D sizeof(XiveENDSource),
> +    .class_init    =3D xive_end_source_class_init,
> +};
> +
>  /*
>   * XIVE Fabric
>   */
> @@ -706,6 +874,7 @@ static void xive_register_types(void)
>      type_register_static(&xive_source_info);
>      type_register_static(&xive_fabric_info);
>      type_register_static(&xive_router_info);
> +    type_register_static(&xive_end_source_info);
>  }
> =20
>  type_init(xive_register_types)

--=20
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson

--lCFQJunhLz1tFGpX
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCAAdFiEEdfRlhq5hpmzETofcbDjKyiDZs5IFAlwIoOgACgkQbDjKyiDZ
s5KeJQ//YceP0Unhvj9IAjXyTvNPcvfcf94QrzK1DR7sR1mYHNlsZLTO6VqraIaC
MN5dK5oF54U01NBvfET/DzwNUlyTGf5aNzXSufJhepsmPPYfI2bJIT0QuSe2oD4g
XmdIen3c39D6/gXO02dovaxCP2xfTvRAkVK2igoUGttCGrFDqYrjQ30gg6wh9S/o
IAdaQiXHXWbbplINZAhiCOFp48EpKsVO5pMz2tUP26IR+8KQrJ/J3BH+f85/CLvz
wAmvGb4Qv+XJPaB8ku7qgIdqxtS3eUDWeoQWX2ic5bRZuOWFy0KbA95GdcVBhwvK
l6NmKFUEvr8gKVSirNKyAPdzTJL+GJ22fbMBbWz5yXIk80Sm4pQ/1TsJRvCDj9eP
kPv+G8S4vufbDKE9fheUGyFFVriCA1ajcV/6KcD9Fs3+vdqZ3qVxky0QH4Cn1MAt
uu4WY4GHSVqxm6nUm8OZ+/1Xn9nlHrd6NuUYvR4slfhmnUNv1PPc0m1nGqK/pBiz
ByAZEIxlfGgXFohFM6QKpjpSb9ixsI6x3YaYytr1f0Sq8mGZPNg0OIhXNVkYim3f
7GMuBI+oA6YUr1dVtoyK4rPHJf4epf1eoEhgWiz4BhlJxWVBubnF3vgUgUHTXGmb
XCLjajz/Hf1iAHNvWTW3fm1aj+XfsrDGLtGLr/jphLIX8W+TUXM=
=RIDj
-----END PGP SIGNATURE-----

--lCFQJunhLz1tFGpX--

