|mic_full_filter
reset_btn => reset_btn.IN1
in_valid_flip_btn => in_valid_flip_btn.IN1
pdm_mic_input => pdm_input_2bit[1].DATAIN
pdm_mic_input => hsmc_rx_led.DATAIN
dout[0] <= fir_comp_filter:fir_inst.ast_source_data
dout[1] <= fir_comp_filter:fir_inst.ast_source_data
dout[2] <= fir_comp_filter:fir_inst.ast_source_data
dout[3] <= fir_comp_filter:fir_inst.ast_source_data
dout[4] <= fir_comp_filter:fir_inst.ast_source_data
dout[5] <= fir_comp_filter:fir_inst.ast_source_data
dout[6] <= fir_comp_filter:fir_inst.ast_source_data
dout[7] <= fir_comp_filter:fir_inst.ast_source_data
lf_clk_out <= lf_clk.DB_MAX_OUTPUT_PORT_TYPE
in_valid_led <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
hsmc_rx_led <= pdm_mic_input.DB_MAX_OUTPUT_PORT_TYPE
hsmc_tx_led <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
cic_input <= pdm_input_2bit[1].DB_MAX_OUTPUT_PORT_TYPE
cic_output_present <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|oscillator:osc
clkout <= altera_int_osc:int_osc_0.clkout
oscena => oscena.IN1


|mic_full_filter|oscillator:osc|altera_int_osc:int_osc_0
clkout <= sd1.CLKOUT
oscena => sd1.OSCENA


|mic_full_filter|button_debouncer:reset_btn_db
clk => pb_out~reg0.CLK
clk => pb_cnt[0].CLK
clk => pb_cnt[1].CLK
clk => pb_cnt[2].CLK
clk => pb_cnt[3].CLK
clk => pb_cnt[4].CLK
clk => pb_cnt[5].CLK
clk => pb_cnt[6].CLK
clk => pb_cnt[7].CLK
clk => pb_cnt[8].CLK
clk => pb_cnt[9].CLK
clk => pb_cnt[10].CLK
clk => pb_cnt[11].CLK
clk => pb_cnt[12].CLK
clk => pb_cnt[13].CLK
clk => pb_cnt[14].CLK
clk => pb_cnt[15].CLK
clk => sync_reg[0].CLK
clk => sync_reg[1].CLK
clk => sync_reg[2].CLK
pb_in => sync_reg[0].DATAIN
pb_out <= pb_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|clk_divider_N:clk_divider_N_inst
reset => reset.IN2
clk_in => clk_in.IN2
clk_out <= My_DFF:dff1.port3


|mic_full_filter|clk_divider_N:clk_divider_N_inst|My_DFF:dff0
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|clk_divider_N:clk_divider_N_inst|My_DFF:dff1
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|button_debouncer:in_valid_flip_btn_db
clk => pb_out~reg0.CLK
clk => pb_cnt[0].CLK
clk => pb_cnt[1].CLK
clk => pb_cnt[2].CLK
clk => pb_cnt[3].CLK
clk => pb_cnt[4].CLK
clk => pb_cnt[5].CLK
clk => pb_cnt[6].CLK
clk => pb_cnt[7].CLK
clk => pb_cnt[8].CLK
clk => pb_cnt[9].CLK
clk => pb_cnt[10].CLK
clk => pb_cnt[11].CLK
clk => pb_cnt[12].CLK
clk => pb_cnt[13].CLK
clk => pb_cnt[14].CLK
clk => pb_cnt[15].CLK
clk => sync_reg[0].CLK
clk => sync_reg[1].CLK
clk => sync_reg[2].CLK
pb_in => sync_reg[0].DATAIN
pb_out <= pb_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
in_valid => in_valid.IN1
in_ready <= cic_dec_filter_cic_ii_0:cic_ii_0.in_ready
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
out_data[0] <= cic_dec_filter_cic_ii_0:cic_ii_0.out_data
out_data[1] <= cic_dec_filter_cic_ii_0:cic_ii_0.out_data
out_data[2] <= cic_dec_filter_cic_ii_0:cic_ii_0.out_data
out_data[3] <= cic_dec_filter_cic_ii_0:cic_ii_0.out_data
out_data[4] <= cic_dec_filter_cic_ii_0:cic_ii_0.out_data
out_data[5] <= cic_dec_filter_cic_ii_0:cic_ii_0.out_data
out_data[6] <= cic_dec_filter_cic_ii_0:cic_ii_0.out_data
out_data[7] <= cic_dec_filter_cic_ii_0:cic_ii_0.out_data
out_data[8] <= cic_dec_filter_cic_ii_0:cic_ii_0.out_data
out_data[9] <= cic_dec_filter_cic_ii_0:cic_ii_0.out_data
out_data[10] <= cic_dec_filter_cic_ii_0:cic_ii_0.out_data
out_data[11] <= cic_dec_filter_cic_ii_0:cic_ii_0.out_data
out_error[0] <= cic_dec_filter_cic_ii_0:cic_ii_0.out_error
out_error[1] <= cic_dec_filter_cic_ii_0:cic_ii_0.out_error
out_valid <= cic_dec_filter_cic_ii_0:cic_ii_0.out_valid
out_ready => out_ready.IN1
clk => clk.IN1
reset_n => reset_n.IN1


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0
in_data[0] => alt_cic_core:core.in_data[0][0]
in_data[1] => alt_cic_core:core.in_data[0][1]
out_ready => alt_cic_core:core.out_ready
in_valid => alt_cic_core:core.in_valid
clk => alt_cic_core:core.clk
clken => alt_cic_core:core.clken
reset_n => alt_cic_core:core.reset_n
in_ready <= alt_cic_core:core.in_ready
in_error[0] => alt_cic_core:core.in_error[0]
in_error[1] => alt_cic_core:core.in_error[1]
out_error[0] <= alt_cic_core:core.out_error[0]
out_error[1] <= alt_cic_core:core.out_error[1]
out_data[0] <= alt_cic_core:core.out_data[0][0]
out_data[1] <= alt_cic_core:core.out_data[0][1]
out_data[2] <= alt_cic_core:core.out_data[0][2]
out_data[3] <= alt_cic_core:core.out_data[0][3]
out_data[4] <= alt_cic_core:core.out_data[0][4]
out_data[5] <= alt_cic_core:core.out_data[0][5]
out_data[6] <= alt_cic_core:core.out_data[0][6]
out_data[7] <= alt_cic_core:core.out_data[0][7]
out_data[8] <= alt_cic_core:core.out_data[0][8]
out_data[9] <= alt_cic_core:core.out_data[0][9]
out_data[10] <= alt_cic_core:core.out_data[0][10]
out_data[11] <= alt_cic_core:core.out_data[0][11]
out_valid <= alt_cic_core:core.out_valid


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core
clk => clk.IN3
clken => clken.IN1
reset_n => reset_n.IN3
rate[0] => alt_cic_dec_siso:dec_one.rate[0]
rate[1] => alt_cic_dec_siso:dec_one.rate[1]
rate[2] => alt_cic_dec_siso:dec_one.rate[2]
rate[3] => alt_cic_dec_siso:dec_one.rate[3]
rate[4] => alt_cic_dec_siso:dec_one.rate[4]
rate[5] => alt_cic_dec_siso:dec_one.rate[5]
in_startofpacket => in_startofpacket.IN1
in_endofpacket => in_endofpacket.IN1
in_data[0][0] => in_data_vector[0].IN1
in_data[0][1] => in_data_vector[1].IN1
in_ready <= auk_dspip_avalon_streaming_sink:input_sink.at_sink_ready
in_valid => in_valid.IN1
out_channel[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_channel
out_startofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_sop
out_endofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_eop
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_error[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_error[1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_ready => out_ready.IN1
out_data[0][0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][2] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][3] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][4] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][5] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][6] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][7] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][8] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][9] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][10] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][11] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_valid <= auk_dspip_avalon_streaming_source:output_source_0.at_source_valid


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink
clk => scfifo:sink_FIFO.clock
clk => data_valid~reg0.CLK
reset_n => scfifo:sink_FIFO.sclr
data[0] <= scfifo:sink_FIFO.q[0]
data[1] <= scfifo:sink_FIFO.q[1]
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => scfifo:sink_FIFO.rdreq
sink_ready_ctrl => data_valid~reg0.DATAIN
sink_stall <= scfifo:sink_FIFO.almost_empty
packet_error[0] <= at_sink_error[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= at_sink_error[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:sink_FIFO.q[3]
send_eop <= scfifo:sink_FIFO.q[2]
at_sink_ready <= scfifo:sink_FIFO.full
at_sink_valid => scfifo:sink_FIFO.wrreq
at_sink_data[0] => scfifo:sink_FIFO.data[0]
at_sink_data[1] => scfifo:sink_FIFO.data[1]
at_sink_sop => scfifo:sink_FIFO.data[3]
at_sink_eop => scfifo:sink_FIFO.data[2]
at_sink_error[0] => packet_error[0].DATAIN
at_sink_error[1] => packet_error[1].DATAIN


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO
data[0] => scfifo_ddd1:auto_generated.data[0]
data[1] => scfifo_ddd1:auto_generated.data[1]
data[2] => scfifo_ddd1:auto_generated.data[2]
data[3] => scfifo_ddd1:auto_generated.data[3]
q[0] <= scfifo_ddd1:auto_generated.q[0]
q[1] <= scfifo_ddd1:auto_generated.q[1]
q[2] <= scfifo_ddd1:auto_generated.q[2]
q[3] <= scfifo_ddd1:auto_generated.q[3]
wrreq => scfifo_ddd1:auto_generated.wrreq
rdreq => scfifo_ddd1:auto_generated.rdreq
clock => scfifo_ddd1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ddd1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= scfifo_ddd1:auto_generated.full
almost_full <= <GND>
almost_empty <= scfifo_ddd1:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_ui51:dpfifo.clock
clock => dffe_nae.CLK
data[0] => a_dpfifo_ui51:dpfifo.data[0]
data[1] => a_dpfifo_ui51:dpfifo.data[1]
data[2] => a_dpfifo_ui51:dpfifo.data[2]
data[3] => a_dpfifo_ui51:dpfifo.data[3]
full <= a_dpfifo_ui51:dpfifo.full
q[0] <= a_dpfifo_ui51:dpfifo.q[0]
q[1] <= a_dpfifo_ui51:dpfifo.q[1]
q[2] <= a_dpfifo_ui51:dpfifo.q[2]
q[3] <= a_dpfifo_ui51:dpfifo.q[3]
rdreq => a_dpfifo_ui51:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_ui51:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_ui51:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo
clock => altsyncram_t3n1:FIFOram.clock0
clock => altsyncram_t3n1:FIFOram.clock1
clock => cntr_fra:rd_ptr_msb.clock
clock => cntr_sr6:usedw_counter.clock
clock => cntr_gra:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_t3n1:FIFOram.data_a[0]
data[1] => altsyncram_t3n1:FIFOram.data_a[1]
data[2] => altsyncram_t3n1:FIFOram.data_a[2]
data[3] => altsyncram_t3n1:FIFOram.data_a[3]
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_t3n1:FIFOram.q_b[0]
q[1] <= altsyncram_t3n1:FIFOram.q_b[1]
q[2] <= altsyncram_t3n1:FIFOram.q_b[2]
q[3] <= altsyncram_t3n1:FIFOram.q_b[3]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_fra:rd_ptr_msb.sclr
sclr => cntr_sr6:usedw_counter.sclr
sclr => cntr_gra:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_sr6:usedw_counter.q[0]
usedw[1] <= cntr_sr6:usedw_counter.q[1]
usedw[2] <= cntr_sr6:usedw_counter.q[2]
wreq => valid_wreq.IN0


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|altsyncram_t3n1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|cmpr_4e8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|cmpr_4e8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|cntr_fra:rd_ptr_msb
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|cntr_sr6:usedw_counter
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|cntr_gra:wr_ptr
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0
clk => scfifo:source_FIFO.clock
clk => source_valid_s.CLK
reset_n => source_valid_s.OUTPUTSELECT
reset_n => scfifo:source_FIFO.sclr
data[0] => scfifo:source_FIFO.data[0]
data[1] => scfifo:source_FIFO.data[1]
data[2] => scfifo:source_FIFO.data[2]
data[3] => scfifo:source_FIFO.data[3]
data[4] => scfifo:source_FIFO.data[4]
data[5] => scfifo:source_FIFO.data[5]
data[6] => scfifo:source_FIFO.data[6]
data[7] => scfifo:source_FIFO.data[7]
data[8] => scfifo:source_FIFO.data[8]
data[9] => scfifo:source_FIFO.data[9]
data[10] => scfifo:source_FIFO.data[10]
data[11] => scfifo:source_FIFO.data[11]
data_count[0] => scfifo:source_FIFO.data[12]
source_valid_ctrl => scfifo:source_FIFO.wrreq
source_stall <= scfifo:source_FIFO.almost_full
packet_error[0] => at_source_error[0].DATAIN
packet_error[1] => at_source_error[1].DATAIN
at_source_ready => source_fifo_rdreq.IN1
at_source_valid <= source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= scfifo:source_FIFO.q[0]
at_source_data[1] <= scfifo:source_FIFO.q[1]
at_source_data[2] <= scfifo:source_FIFO.q[2]
at_source_data[3] <= scfifo:source_FIFO.q[3]
at_source_data[4] <= scfifo:source_FIFO.q[4]
at_source_data[5] <= scfifo:source_FIFO.q[5]
at_source_data[6] <= scfifo:source_FIFO.q[6]
at_source_data[7] <= scfifo:source_FIFO.q[7]
at_source_data[8] <= scfifo:source_FIFO.q[8]
at_source_data[9] <= scfifo:source_FIFO.q[9]
at_source_data[10] <= scfifo:source_FIFO.q[10]
at_source_data[11] <= scfifo:source_FIFO.q[11]
at_source_channel[0] <= scfifo:source_FIFO.q[12]
at_source_error[0] <= packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= scfifo:source_FIFO.q[12]
at_source_eop <= scfifo:source_FIFO.q[12]


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO
data[0] => scfifo_qhd1:auto_generated.data[0]
data[1] => scfifo_qhd1:auto_generated.data[1]
data[2] => scfifo_qhd1:auto_generated.data[2]
data[3] => scfifo_qhd1:auto_generated.data[3]
data[4] => scfifo_qhd1:auto_generated.data[4]
data[5] => scfifo_qhd1:auto_generated.data[5]
data[6] => scfifo_qhd1:auto_generated.data[6]
data[7] => scfifo_qhd1:auto_generated.data[7]
data[8] => scfifo_qhd1:auto_generated.data[8]
data[9] => scfifo_qhd1:auto_generated.data[9]
data[10] => scfifo_qhd1:auto_generated.data[10]
data[11] => scfifo_qhd1:auto_generated.data[11]
data[12] => scfifo_qhd1:auto_generated.data[12]
q[0] <= scfifo_qhd1:auto_generated.q[0]
q[1] <= scfifo_qhd1:auto_generated.q[1]
q[2] <= scfifo_qhd1:auto_generated.q[2]
q[3] <= scfifo_qhd1:auto_generated.q[3]
q[4] <= scfifo_qhd1:auto_generated.q[4]
q[5] <= scfifo_qhd1:auto_generated.q[5]
q[6] <= scfifo_qhd1:auto_generated.q[6]
q[7] <= scfifo_qhd1:auto_generated.q[7]
q[8] <= scfifo_qhd1:auto_generated.q[8]
q[9] <= scfifo_qhd1:auto_generated.q[9]
q[10] <= scfifo_qhd1:auto_generated.q[10]
q[11] <= scfifo_qhd1:auto_generated.q[11]
q[12] <= scfifo_qhd1:auto_generated.q[12]
wrreq => scfifo_qhd1:auto_generated.wrreq
rdreq => scfifo_qhd1:auto_generated.rdreq
clock => scfifo_qhd1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_qhd1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_qhd1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_qhd1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_qhd1:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_np51:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_np51:dpfifo.data[0]
data[1] => a_dpfifo_np51:dpfifo.data[1]
data[2] => a_dpfifo_np51:dpfifo.data[2]
data[3] => a_dpfifo_np51:dpfifo.data[3]
data[4] => a_dpfifo_np51:dpfifo.data[4]
data[5] => a_dpfifo_np51:dpfifo.data[5]
data[6] => a_dpfifo_np51:dpfifo.data[6]
data[7] => a_dpfifo_np51:dpfifo.data[7]
data[8] => a_dpfifo_np51:dpfifo.data[8]
data[9] => a_dpfifo_np51:dpfifo.data[9]
data[10] => a_dpfifo_np51:dpfifo.data[10]
data[11] => a_dpfifo_np51:dpfifo.data[11]
data[12] => a_dpfifo_np51:dpfifo.data[12]
empty <= a_dpfifo_np51:dpfifo.empty
q[0] <= a_dpfifo_np51:dpfifo.q[0]
q[1] <= a_dpfifo_np51:dpfifo.q[1]
q[2] <= a_dpfifo_np51:dpfifo.q[2]
q[3] <= a_dpfifo_np51:dpfifo.q[3]
q[4] <= a_dpfifo_np51:dpfifo.q[4]
q[5] <= a_dpfifo_np51:dpfifo.q[5]
q[6] <= a_dpfifo_np51:dpfifo.q[6]
q[7] <= a_dpfifo_np51:dpfifo.q[7]
q[8] <= a_dpfifo_np51:dpfifo.q[8]
q[9] <= a_dpfifo_np51:dpfifo.q[9]
q[10] <= a_dpfifo_np51:dpfifo.q[10]
q[11] <= a_dpfifo_np51:dpfifo.q[11]
q[12] <= a_dpfifo_np51:dpfifo.q[12]
rdreq => a_dpfifo_np51:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_np51:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_np51:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_qhd1:auto_generated|a_dpfifo_np51:dpfifo
clock => altsyncram_r9n1:FIFOram.clock0
clock => altsyncram_r9n1:FIFOram.clock1
clock => cntr_hra:rd_ptr_msb.clock
clock => cntr_ur6:usedw_counter.clock
clock => cntr_ira:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_r9n1:FIFOram.data_a[0]
data[1] => altsyncram_r9n1:FIFOram.data_a[1]
data[2] => altsyncram_r9n1:FIFOram.data_a[2]
data[3] => altsyncram_r9n1:FIFOram.data_a[3]
data[4] => altsyncram_r9n1:FIFOram.data_a[4]
data[5] => altsyncram_r9n1:FIFOram.data_a[5]
data[6] => altsyncram_r9n1:FIFOram.data_a[6]
data[7] => altsyncram_r9n1:FIFOram.data_a[7]
data[8] => altsyncram_r9n1:FIFOram.data_a[8]
data[9] => altsyncram_r9n1:FIFOram.data_a[9]
data[10] => altsyncram_r9n1:FIFOram.data_a[10]
data[11] => altsyncram_r9n1:FIFOram.data_a[11]
data[12] => altsyncram_r9n1:FIFOram.data_a[12]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r9n1:FIFOram.q_b[0]
q[1] <= altsyncram_r9n1:FIFOram.q_b[1]
q[2] <= altsyncram_r9n1:FIFOram.q_b[2]
q[3] <= altsyncram_r9n1:FIFOram.q_b[3]
q[4] <= altsyncram_r9n1:FIFOram.q_b[4]
q[5] <= altsyncram_r9n1:FIFOram.q_b[5]
q[6] <= altsyncram_r9n1:FIFOram.q_b[6]
q[7] <= altsyncram_r9n1:FIFOram.q_b[7]
q[8] <= altsyncram_r9n1:FIFOram.q_b[8]
q[9] <= altsyncram_r9n1:FIFOram.q_b[9]
q[10] <= altsyncram_r9n1:FIFOram.q_b[10]
q[11] <= altsyncram_r9n1:FIFOram.q_b[11]
q[12] <= altsyncram_r9n1:FIFOram.q_b[12]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_hra:rd_ptr_msb.sclr
sclr => cntr_ur6:usedw_counter.sclr
sclr => cntr_ira:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_ur6:usedw_counter.q[0]
usedw[1] <= cntr_ur6:usedw_counter.q[1]
usedw[2] <= cntr_ur6:usedw_counter.q[2]
usedw[3] <= cntr_ur6:usedw_counter.q[3]
usedw[4] <= cntr_ur6:usedw_counter.q[4]
wreq => valid_wreq.IN0


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_qhd1:auto_generated|a_dpfifo_np51:dpfifo|altsyncram_r9n1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_qhd1:auto_generated|a_dpfifo_np51:dpfifo|cmpr_6e8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_qhd1:auto_generated|a_dpfifo_np51:dpfifo|cmpr_6e8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_qhd1:auto_generated|a_dpfifo_np51:dpfifo|cntr_hra:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_qhd1:auto_generated|a_dpfifo_np51:dpfifo|cntr_ur6:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_qhd1:auto_generated|a_dpfifo_np51:dpfifo|cntr_ira:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller
clk => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.clock
clk => stall_reg.CLK
clk_en => ready_fifo_wrreq.IN1
clk_en => ready_fifo_rdreq.IN1
clk_en => stall_w_pipelined_2.IN1
reset_n => stall_reg.OUTPUTSELECT
reset_n => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.sclr
reset_n => reset_design.DATAIN
ready => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.data[0]
ready => sink_ready_ctrl_w.DATAA
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
sink_stall => stall_w.IN0
source_stall => stall_w.IN1
valid => source_valid_ctrl.IN1
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl_w.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall_reg.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO
clock => fifo_usedw[0].CLK
clock => fifo_usedw[1].CLK
clock => fifo_usedw[2].CLK
clock => rd_addr_ptr[0].CLK
clock => rd_addr_ptr[1].CLK
clock => rd_addr_ptr[2].CLK
clock => fifo_array[0][0].CLK
clock => fifo_array[1][0].CLK
clock => fifo_array[2][0].CLK
clock => fifo_array[3][0].CLK
clock => fifo_array[4][0].CLK
clock => fifo_array[5][0].CLK
clock => wr_addr_ptr[0].CLK
clock => wr_addr_ptr[1].CLK
clock => wr_addr_ptr[2].CLK
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rdreq => fifo_read.IN1
rdreq => usedw_process.IN1
rdreq => usedw_process.IN1
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
usedw[0] <= fifo_usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= fifo_usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= fifo_usedw[2].DB_MAX_OUTPUT_PORT_TYPE
wrreq => usedw_process.IN1
wrreq => usedw_process.IN1


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one
clk => clk.IN21
reset => reset.IN21
ena => ena.IN16
rate[0] => ~NO_FANOUT~
rate[1] => ~NO_FANOUT~
rate[2] => ~NO_FANOUT~
rate[3] => ~NO_FANOUT~
rate[4] => ~NO_FANOUT~
rate[5] => ~NO_FANOUT~
din[0][0] => integrator[0].din_temp[0].IN1
din[0][1] => integrator[0].din_temp[1].IN44
dout_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
channel_out[0] <= counter_module:channel_out_int_inst.counter_out
channel_out[-1] <= counter_module:channel_out_int_inst.counter_out
dout[0][0] <= auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff.dout
dout[0][1] <= auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff.dout
dout[0][2] <= auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff.dout
dout[0][3] <= auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff.dout
dout[0][4] <= auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff.dout
dout[0][5] <= auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff.dout
dout[0][6] <= auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff.dout
dout[0][7] <= auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff.dout
dout[0][8] <= auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff.dout
dout[0][9] <= auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff.dout
dout[0][10] <= auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff.dout
dout[0][11] <= auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff.dout
din_ready <= <VCC>


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN45
din[1] => Add0.IN44
din[2] => Add0.IN43
din[3] => Add0.IN42
din[4] => Add0.IN41
din[5] => Add0.IN40
din[6] => Add0.IN39
din[7] => Add0.IN38
din[8] => Add0.IN37
din[9] => Add0.IN36
din[10] => Add0.IN35
din[11] => Add0.IN34
din[12] => Add0.IN33
din[13] => Add0.IN32
din[14] => Add0.IN31
din[15] => Add0.IN30
din[16] => Add0.IN29
din[17] => Add0.IN28
din[18] => Add0.IN27
din[19] => Add0.IN26
din[20] => Add0.IN25
din[21] => Add0.IN24
din[22] => Add0.IN23
din[23] => Add0.IN22
din[24] => Add0.IN21
din[25] => Add0.IN20
din[26] => Add0.IN19
din[27] => Add0.IN18
din[28] => Add0.IN17
din[29] => Add0.IN16
din[30] => Add0.IN15
din[31] => Add0.IN14
din[32] => Add0.IN13
din[33] => Add0.IN12
din[34] => Add0.IN11
din[35] => Add0.IN10
din[36] => Add0.IN9
din[37] => Add0.IN8
din[38] => Add0.IN7
din[39] => Add0.IN6
din[40] => Add0.IN5
din[41] => Add0.IN4
din[42] => Add0.IN3
din[43] => Add0.IN2
din[44] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[44]


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
reset => \register_fifo:fifo_data[0][26].ACLR
reset => \register_fifo:fifo_data[0][27].ACLR
reset => \register_fifo:fifo_data[0][28].ACLR
reset => \register_fifo:fifo_data[0][29].ACLR
reset => \register_fifo:fifo_data[0][30].ACLR
reset => \register_fifo:fifo_data[0][31].ACLR
reset => \register_fifo:fifo_data[0][32].ACLR
reset => \register_fifo:fifo_data[0][33].ACLR
reset => \register_fifo:fifo_data[0][34].ACLR
reset => \register_fifo:fifo_data[0][35].ACLR
reset => \register_fifo:fifo_data[0][36].ACLR
reset => \register_fifo:fifo_data[0][37].ACLR
reset => \register_fifo:fifo_data[0][38].ACLR
reset => \register_fifo:fifo_data[0][39].ACLR
reset => \register_fifo:fifo_data[0][40].ACLR
reset => \register_fifo:fifo_data[0][41].ACLR
reset => \register_fifo:fifo_data[0][42].ACLR
reset => \register_fifo:fifo_data[0][43].ACLR
reset => \register_fifo:fifo_data[0][44].ACLR
enable => \register_fifo:fifo_data[0][44].ENA
enable => \register_fifo:fifo_data[0][43].ENA
enable => \register_fifo:fifo_data[0][42].ENA
enable => \register_fifo:fifo_data[0][41].ENA
enable => \register_fifo:fifo_data[0][40].ENA
enable => \register_fifo:fifo_data[0][39].ENA
enable => \register_fifo:fifo_data[0][38].ENA
enable => \register_fifo:fifo_data[0][37].ENA
enable => \register_fifo:fifo_data[0][36].ENA
enable => \register_fifo:fifo_data[0][35].ENA
enable => \register_fifo:fifo_data[0][34].ENA
enable => \register_fifo:fifo_data[0][33].ENA
enable => \register_fifo:fifo_data[0][32].ENA
enable => \register_fifo:fifo_data[0][31].ENA
enable => \register_fifo:fifo_data[0][30].ENA
enable => \register_fifo:fifo_data[0][29].ENA
enable => \register_fifo:fifo_data[0][28].ENA
enable => \register_fifo:fifo_data[0][27].ENA
enable => \register_fifo:fifo_data[0][26].ENA
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
datain[26] => \register_fifo:fifo_data[0][26].DATAIN
datain[27] => \register_fifo:fifo_data[0][27].DATAIN
datain[28] => \register_fifo:fifo_data[0][28].DATAIN
datain[29] => \register_fifo:fifo_data[0][29].DATAIN
datain[30] => \register_fifo:fifo_data[0][30].DATAIN
datain[31] => \register_fifo:fifo_data[0][31].DATAIN
datain[32] => \register_fifo:fifo_data[0][32].DATAIN
datain[33] => \register_fifo:fifo_data[0][33].DATAIN
datain[34] => \register_fifo:fifo_data[0][34].DATAIN
datain[35] => \register_fifo:fifo_data[0][35].DATAIN
datain[36] => \register_fifo:fifo_data[0][36].DATAIN
datain[37] => \register_fifo:fifo_data[0][37].DATAIN
datain[38] => \register_fifo:fifo_data[0][38].DATAIN
datain[39] => \register_fifo:fifo_data[0][39].DATAIN
datain[40] => \register_fifo:fifo_data[0][40].DATAIN
datain[41] => \register_fifo:fifo_data[0][41].DATAIN
datain[42] => \register_fifo:fifo_data[0][42].DATAIN
datain[43] => \register_fifo:fifo_data[0][43].DATAIN
datain[44] => \register_fifo:fifo_data[0][44].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN45
din[1] => Add0.IN44
din[2] => Add0.IN43
din[3] => Add0.IN42
din[4] => Add0.IN41
din[5] => Add0.IN40
din[6] => Add0.IN39
din[7] => Add0.IN38
din[8] => Add0.IN37
din[9] => Add0.IN36
din[10] => Add0.IN35
din[11] => Add0.IN34
din[12] => Add0.IN33
din[13] => Add0.IN32
din[14] => Add0.IN31
din[15] => Add0.IN30
din[16] => Add0.IN29
din[17] => Add0.IN28
din[18] => Add0.IN27
din[19] => Add0.IN26
din[20] => Add0.IN25
din[21] => Add0.IN24
din[22] => Add0.IN23
din[23] => Add0.IN22
din[24] => Add0.IN21
din[25] => Add0.IN20
din[26] => Add0.IN19
din[27] => Add0.IN18
din[28] => Add0.IN17
din[29] => Add0.IN16
din[30] => Add0.IN15
din[31] => Add0.IN14
din[32] => Add0.IN13
din[33] => Add0.IN12
din[34] => Add0.IN11
din[35] => Add0.IN10
din[36] => Add0.IN9
din[37] => Add0.IN8
din[38] => Add0.IN7
din[39] => Add0.IN6
din[40] => Add0.IN5
din[41] => Add0.IN4
din[42] => Add0.IN3
din[43] => Add0.IN2
din[44] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[44]


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
reset => \register_fifo:fifo_data[0][26].ACLR
reset => \register_fifo:fifo_data[0][27].ACLR
reset => \register_fifo:fifo_data[0][28].ACLR
reset => \register_fifo:fifo_data[0][29].ACLR
reset => \register_fifo:fifo_data[0][30].ACLR
reset => \register_fifo:fifo_data[0][31].ACLR
reset => \register_fifo:fifo_data[0][32].ACLR
reset => \register_fifo:fifo_data[0][33].ACLR
reset => \register_fifo:fifo_data[0][34].ACLR
reset => \register_fifo:fifo_data[0][35].ACLR
reset => \register_fifo:fifo_data[0][36].ACLR
reset => \register_fifo:fifo_data[0][37].ACLR
reset => \register_fifo:fifo_data[0][38].ACLR
reset => \register_fifo:fifo_data[0][39].ACLR
reset => \register_fifo:fifo_data[0][40].ACLR
reset => \register_fifo:fifo_data[0][41].ACLR
reset => \register_fifo:fifo_data[0][42].ACLR
reset => \register_fifo:fifo_data[0][43].ACLR
reset => \register_fifo:fifo_data[0][44].ACLR
enable => \register_fifo:fifo_data[0][44].ENA
enable => \register_fifo:fifo_data[0][43].ENA
enable => \register_fifo:fifo_data[0][42].ENA
enable => \register_fifo:fifo_data[0][41].ENA
enable => \register_fifo:fifo_data[0][40].ENA
enable => \register_fifo:fifo_data[0][39].ENA
enable => \register_fifo:fifo_data[0][38].ENA
enable => \register_fifo:fifo_data[0][37].ENA
enable => \register_fifo:fifo_data[0][36].ENA
enable => \register_fifo:fifo_data[0][35].ENA
enable => \register_fifo:fifo_data[0][34].ENA
enable => \register_fifo:fifo_data[0][33].ENA
enable => \register_fifo:fifo_data[0][32].ENA
enable => \register_fifo:fifo_data[0][31].ENA
enable => \register_fifo:fifo_data[0][30].ENA
enable => \register_fifo:fifo_data[0][29].ENA
enable => \register_fifo:fifo_data[0][28].ENA
enable => \register_fifo:fifo_data[0][27].ENA
enable => \register_fifo:fifo_data[0][26].ENA
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
datain[26] => \register_fifo:fifo_data[0][26].DATAIN
datain[27] => \register_fifo:fifo_data[0][27].DATAIN
datain[28] => \register_fifo:fifo_data[0][28].DATAIN
datain[29] => \register_fifo:fifo_data[0][29].DATAIN
datain[30] => \register_fifo:fifo_data[0][30].DATAIN
datain[31] => \register_fifo:fifo_data[0][31].DATAIN
datain[32] => \register_fifo:fifo_data[0][32].DATAIN
datain[33] => \register_fifo:fifo_data[0][33].DATAIN
datain[34] => \register_fifo:fifo_data[0][34].DATAIN
datain[35] => \register_fifo:fifo_data[0][35].DATAIN
datain[36] => \register_fifo:fifo_data[0][36].DATAIN
datain[37] => \register_fifo:fifo_data[0][37].DATAIN
datain[38] => \register_fifo:fifo_data[0][38].DATAIN
datain[39] => \register_fifo:fifo_data[0][39].DATAIN
datain[40] => \register_fifo:fifo_data[0][40].DATAIN
datain[41] => \register_fifo:fifo_data[0][41].DATAIN
datain[42] => \register_fifo:fifo_data[0][42].DATAIN
datain[43] => \register_fifo:fifo_data[0][43].DATAIN
datain[44] => \register_fifo:fifo_data[0][44].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN43
din[1] => Add0.IN42
din[2] => Add0.IN41
din[3] => Add0.IN40
din[4] => Add0.IN39
din[5] => Add0.IN38
din[6] => Add0.IN37
din[7] => Add0.IN36
din[8] => Add0.IN35
din[9] => Add0.IN34
din[10] => Add0.IN33
din[11] => Add0.IN32
din[12] => Add0.IN31
din[13] => Add0.IN30
din[14] => Add0.IN29
din[15] => Add0.IN28
din[16] => Add0.IN27
din[17] => Add0.IN26
din[18] => Add0.IN25
din[19] => Add0.IN24
din[20] => Add0.IN23
din[21] => Add0.IN22
din[22] => Add0.IN21
din[23] => Add0.IN20
din[24] => Add0.IN19
din[25] => Add0.IN18
din[26] => Add0.IN17
din[27] => Add0.IN16
din[28] => Add0.IN15
din[29] => Add0.IN14
din[30] => Add0.IN13
din[31] => Add0.IN12
din[32] => Add0.IN11
din[33] => Add0.IN10
din[34] => Add0.IN9
din[35] => Add0.IN8
din[36] => Add0.IN7
din[37] => Add0.IN6
din[38] => Add0.IN5
din[39] => Add0.IN4
din[40] => Add0.IN3
din[41] => Add0.IN2
din[42] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[42]


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
reset => \register_fifo:fifo_data[0][26].ACLR
reset => \register_fifo:fifo_data[0][27].ACLR
reset => \register_fifo:fifo_data[0][28].ACLR
reset => \register_fifo:fifo_data[0][29].ACLR
reset => \register_fifo:fifo_data[0][30].ACLR
reset => \register_fifo:fifo_data[0][31].ACLR
reset => \register_fifo:fifo_data[0][32].ACLR
reset => \register_fifo:fifo_data[0][33].ACLR
reset => \register_fifo:fifo_data[0][34].ACLR
reset => \register_fifo:fifo_data[0][35].ACLR
reset => \register_fifo:fifo_data[0][36].ACLR
reset => \register_fifo:fifo_data[0][37].ACLR
reset => \register_fifo:fifo_data[0][38].ACLR
reset => \register_fifo:fifo_data[0][39].ACLR
reset => \register_fifo:fifo_data[0][40].ACLR
reset => \register_fifo:fifo_data[0][41].ACLR
reset => \register_fifo:fifo_data[0][42].ACLR
enable => \register_fifo:fifo_data[0][42].ENA
enable => \register_fifo:fifo_data[0][41].ENA
enable => \register_fifo:fifo_data[0][40].ENA
enable => \register_fifo:fifo_data[0][39].ENA
enable => \register_fifo:fifo_data[0][38].ENA
enable => \register_fifo:fifo_data[0][37].ENA
enable => \register_fifo:fifo_data[0][36].ENA
enable => \register_fifo:fifo_data[0][35].ENA
enable => \register_fifo:fifo_data[0][34].ENA
enable => \register_fifo:fifo_data[0][33].ENA
enable => \register_fifo:fifo_data[0][32].ENA
enable => \register_fifo:fifo_data[0][31].ENA
enable => \register_fifo:fifo_data[0][30].ENA
enable => \register_fifo:fifo_data[0][29].ENA
enable => \register_fifo:fifo_data[0][28].ENA
enable => \register_fifo:fifo_data[0][27].ENA
enable => \register_fifo:fifo_data[0][26].ENA
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
datain[26] => \register_fifo:fifo_data[0][26].DATAIN
datain[27] => \register_fifo:fifo_data[0][27].DATAIN
datain[28] => \register_fifo:fifo_data[0][28].DATAIN
datain[29] => \register_fifo:fifo_data[0][29].DATAIN
datain[30] => \register_fifo:fifo_data[0][30].DATAIN
datain[31] => \register_fifo:fifo_data[0][31].DATAIN
datain[32] => \register_fifo:fifo_data[0][32].DATAIN
datain[33] => \register_fifo:fifo_data[0][33].DATAIN
datain[34] => \register_fifo:fifo_data[0][34].DATAIN
datain[35] => \register_fifo:fifo_data[0][35].DATAIN
datain[36] => \register_fifo:fifo_data[0][36].DATAIN
datain[37] => \register_fifo:fifo_data[0][37].DATAIN
datain[38] => \register_fifo:fifo_data[0][38].DATAIN
datain[39] => \register_fifo:fifo_data[0][39].DATAIN
datain[40] => \register_fifo:fifo_data[0][40].DATAIN
datain[41] => \register_fifo:fifo_data[0][41].DATAIN
datain[42] => \register_fifo:fifo_data[0][42].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN39
din[1] => Add0.IN38
din[2] => Add0.IN37
din[3] => Add0.IN36
din[4] => Add0.IN35
din[5] => Add0.IN34
din[6] => Add0.IN33
din[7] => Add0.IN32
din[8] => Add0.IN31
din[9] => Add0.IN30
din[10] => Add0.IN29
din[11] => Add0.IN28
din[12] => Add0.IN27
din[13] => Add0.IN26
din[14] => Add0.IN25
din[15] => Add0.IN24
din[16] => Add0.IN23
din[17] => Add0.IN22
din[18] => Add0.IN21
din[19] => Add0.IN20
din[20] => Add0.IN19
din[21] => Add0.IN18
din[22] => Add0.IN17
din[23] => Add0.IN16
din[24] => Add0.IN15
din[25] => Add0.IN14
din[26] => Add0.IN13
din[27] => Add0.IN12
din[28] => Add0.IN11
din[29] => Add0.IN10
din[30] => Add0.IN9
din[31] => Add0.IN8
din[32] => Add0.IN7
din[33] => Add0.IN6
din[34] => Add0.IN5
din[35] => Add0.IN4
din[36] => Add0.IN3
din[37] => Add0.IN2
din[38] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
reset => \register_fifo:fifo_data[0][26].ACLR
reset => \register_fifo:fifo_data[0][27].ACLR
reset => \register_fifo:fifo_data[0][28].ACLR
reset => \register_fifo:fifo_data[0][29].ACLR
reset => \register_fifo:fifo_data[0][30].ACLR
reset => \register_fifo:fifo_data[0][31].ACLR
reset => \register_fifo:fifo_data[0][32].ACLR
reset => \register_fifo:fifo_data[0][33].ACLR
reset => \register_fifo:fifo_data[0][34].ACLR
reset => \register_fifo:fifo_data[0][35].ACLR
reset => \register_fifo:fifo_data[0][36].ACLR
reset => \register_fifo:fifo_data[0][37].ACLR
reset => \register_fifo:fifo_data[0][38].ACLR
enable => \register_fifo:fifo_data[0][38].ENA
enable => \register_fifo:fifo_data[0][37].ENA
enable => \register_fifo:fifo_data[0][36].ENA
enable => \register_fifo:fifo_data[0][35].ENA
enable => \register_fifo:fifo_data[0][34].ENA
enable => \register_fifo:fifo_data[0][33].ENA
enable => \register_fifo:fifo_data[0][32].ENA
enable => \register_fifo:fifo_data[0][31].ENA
enable => \register_fifo:fifo_data[0][30].ENA
enable => \register_fifo:fifo_data[0][29].ENA
enable => \register_fifo:fifo_data[0][28].ENA
enable => \register_fifo:fifo_data[0][27].ENA
enable => \register_fifo:fifo_data[0][26].ENA
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
datain[26] => \register_fifo:fifo_data[0][26].DATAIN
datain[27] => \register_fifo:fifo_data[0][27].DATAIN
datain[28] => \register_fifo:fifo_data[0][28].DATAIN
datain[29] => \register_fifo:fifo_data[0][29].DATAIN
datain[30] => \register_fifo:fifo_data[0][30].DATAIN
datain[31] => \register_fifo:fifo_data[0][31].DATAIN
datain[32] => \register_fifo:fifo_data[0][32].DATAIN
datain[33] => \register_fifo:fifo_data[0][33].DATAIN
datain[34] => \register_fifo:fifo_data[0][34].DATAIN
datain[35] => \register_fifo:fifo_data[0][35].DATAIN
datain[36] => \register_fifo:fifo_data[0][36].DATAIN
datain[37] => \register_fifo:fifo_data[0][37].DATAIN
datain[38] => \register_fifo:fifo_data[0][38].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN35
din[1] => Add0.IN34
din[2] => Add0.IN33
din[3] => Add0.IN32
din[4] => Add0.IN31
din[5] => Add0.IN30
din[6] => Add0.IN29
din[7] => Add0.IN28
din[8] => Add0.IN27
din[9] => Add0.IN26
din[10] => Add0.IN25
din[11] => Add0.IN24
din[12] => Add0.IN23
din[13] => Add0.IN22
din[14] => Add0.IN21
din[15] => Add0.IN20
din[16] => Add0.IN19
din[17] => Add0.IN18
din[18] => Add0.IN17
din[19] => Add0.IN16
din[20] => Add0.IN15
din[21] => Add0.IN14
din[22] => Add0.IN13
din[23] => Add0.IN12
din[24] => Add0.IN11
din[25] => Add0.IN10
din[26] => Add0.IN9
din[27] => Add0.IN8
din[28] => Add0.IN7
din[29] => Add0.IN6
din[30] => Add0.IN5
din[31] => Add0.IN4
din[32] => Add0.IN3
din[33] => Add0.IN2
din[34] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
reset => \register_fifo:fifo_data[0][26].ACLR
reset => \register_fifo:fifo_data[0][27].ACLR
reset => \register_fifo:fifo_data[0][28].ACLR
reset => \register_fifo:fifo_data[0][29].ACLR
reset => \register_fifo:fifo_data[0][30].ACLR
reset => \register_fifo:fifo_data[0][31].ACLR
reset => \register_fifo:fifo_data[0][32].ACLR
reset => \register_fifo:fifo_data[0][33].ACLR
reset => \register_fifo:fifo_data[0][34].ACLR
enable => \register_fifo:fifo_data[0][34].ENA
enable => \register_fifo:fifo_data[0][33].ENA
enable => \register_fifo:fifo_data[0][32].ENA
enable => \register_fifo:fifo_data[0][31].ENA
enable => \register_fifo:fifo_data[0][30].ENA
enable => \register_fifo:fifo_data[0][29].ENA
enable => \register_fifo:fifo_data[0][28].ENA
enable => \register_fifo:fifo_data[0][27].ENA
enable => \register_fifo:fifo_data[0][26].ENA
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
datain[26] => \register_fifo:fifo_data[0][26].DATAIN
datain[27] => \register_fifo:fifo_data[0][27].DATAIN
datain[28] => \register_fifo:fifo_data[0][28].DATAIN
datain[29] => \register_fifo:fifo_data[0][29].DATAIN
datain[30] => \register_fifo:fifo_data[0][30].DATAIN
datain[31] => \register_fifo:fifo_data[0][31].DATAIN
datain[32] => \register_fifo:fifo_data[0][32].DATAIN
datain[33] => \register_fifo:fifo_data[0][33].DATAIN
datain[34] => \register_fifo:fifo_data[0][34].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN31
din[1] => Add0.IN30
din[2] => Add0.IN29
din[3] => Add0.IN28
din[4] => Add0.IN27
din[5] => Add0.IN26
din[6] => Add0.IN25
din[7] => Add0.IN24
din[8] => Add0.IN23
din[9] => Add0.IN22
din[10] => Add0.IN21
din[11] => Add0.IN20
din[12] => Add0.IN19
din[13] => Add0.IN18
din[14] => Add0.IN17
din[15] => Add0.IN16
din[16] => Add0.IN15
din[17] => Add0.IN14
din[18] => Add0.IN13
din[19] => Add0.IN12
din[20] => Add0.IN11
din[21] => Add0.IN10
din[22] => Add0.IN9
din[23] => Add0.IN8
din[24] => Add0.IN7
din[25] => Add0.IN6
din[26] => Add0.IN5
din[27] => Add0.IN4
din[28] => Add0.IN3
din[29] => Add0.IN2
din[30] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
reset => \register_fifo:fifo_data[0][26].ACLR
reset => \register_fifo:fifo_data[0][27].ACLR
reset => \register_fifo:fifo_data[0][28].ACLR
reset => \register_fifo:fifo_data[0][29].ACLR
reset => \register_fifo:fifo_data[0][30].ACLR
enable => \register_fifo:fifo_data[0][30].ENA
enable => \register_fifo:fifo_data[0][29].ENA
enable => \register_fifo:fifo_data[0][28].ENA
enable => \register_fifo:fifo_data[0][27].ENA
enable => \register_fifo:fifo_data[0][26].ENA
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
datain[26] => \register_fifo:fifo_data[0][26].DATAIN
datain[27] => \register_fifo:fifo_data[0][27].DATAIN
datain[28] => \register_fifo:fifo_data[0][28].DATAIN
datain[29] => \register_fifo:fifo_data[0][29].DATAIN
datain[30] => \register_fifo:fifo_data[0][30].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN27
din[1] => Add0.IN26
din[2] => Add0.IN25
din[3] => Add0.IN24
din[4] => Add0.IN23
din[5] => Add0.IN22
din[6] => Add0.IN21
din[7] => Add0.IN20
din[8] => Add0.IN19
din[9] => Add0.IN18
din[10] => Add0.IN17
din[11] => Add0.IN16
din[12] => Add0.IN15
din[13] => Add0.IN14
din[14] => Add0.IN13
din[15] => Add0.IN12
din[16] => Add0.IN11
din[17] => Add0.IN10
din[18] => Add0.IN9
din[19] => Add0.IN8
din[20] => Add0.IN7
din[21] => Add0.IN6
din[22] => Add0.IN5
din[23] => Add0.IN4
din[24] => Add0.IN3
din[25] => Add0.IN2
din[26] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
reset => \register_fifo:fifo_data[0][26].ACLR
enable => \register_fifo:fifo_data[0][26].ENA
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
datain[26] => \register_fifo:fifo_data[0][26].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN23
din[1] => Add0.IN22
din[2] => Add0.IN21
din[3] => Add0.IN20
din[4] => Add0.IN19
din[5] => Add0.IN18
din[6] => Add0.IN17
din[7] => Add0.IN16
din[8] => Add0.IN15
din[9] => Add0.IN14
din[10] => Add0.IN13
din[11] => Add0.IN12
din[12] => Add0.IN11
din[13] => Add0.IN10
din[14] => Add0.IN9
din[15] => Add0.IN8
din[16] => Add0.IN7
din[17] => Add0.IN6
din[18] => Add0.IN5
din[19] => Add0.IN4
din[20] => Add0.IN3
din[21] => Add0.IN2
din[22] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
din[22] => dout[22].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= din[22].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN5
counter_max[1] => Equal0.IN4
counter_max[2] => Equal0.IN3
counter_max[3] => Equal0.IN2
counter_max[4] => Equal0.IN1
counter_max[5] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
data[22] => scfifo:buffer_FIFO.data[22]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]
q[22] <= scfifo:buffer_FIFO.q[22]


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_3mb1:auto_generated.data[0]
data[1] => scfifo_3mb1:auto_generated.data[1]
data[2] => scfifo_3mb1:auto_generated.data[2]
data[3] => scfifo_3mb1:auto_generated.data[3]
data[4] => scfifo_3mb1:auto_generated.data[4]
data[5] => scfifo_3mb1:auto_generated.data[5]
data[6] => scfifo_3mb1:auto_generated.data[6]
data[7] => scfifo_3mb1:auto_generated.data[7]
data[8] => scfifo_3mb1:auto_generated.data[8]
data[9] => scfifo_3mb1:auto_generated.data[9]
data[10] => scfifo_3mb1:auto_generated.data[10]
data[11] => scfifo_3mb1:auto_generated.data[11]
data[12] => scfifo_3mb1:auto_generated.data[12]
data[13] => scfifo_3mb1:auto_generated.data[13]
data[14] => scfifo_3mb1:auto_generated.data[14]
data[15] => scfifo_3mb1:auto_generated.data[15]
data[16] => scfifo_3mb1:auto_generated.data[16]
data[17] => scfifo_3mb1:auto_generated.data[17]
data[18] => scfifo_3mb1:auto_generated.data[18]
data[19] => scfifo_3mb1:auto_generated.data[19]
data[20] => scfifo_3mb1:auto_generated.data[20]
data[21] => scfifo_3mb1:auto_generated.data[21]
data[22] => scfifo_3mb1:auto_generated.data[22]
q[0] <= scfifo_3mb1:auto_generated.q[0]
q[1] <= scfifo_3mb1:auto_generated.q[1]
q[2] <= scfifo_3mb1:auto_generated.q[2]
q[3] <= scfifo_3mb1:auto_generated.q[3]
q[4] <= scfifo_3mb1:auto_generated.q[4]
q[5] <= scfifo_3mb1:auto_generated.q[5]
q[6] <= scfifo_3mb1:auto_generated.q[6]
q[7] <= scfifo_3mb1:auto_generated.q[7]
q[8] <= scfifo_3mb1:auto_generated.q[8]
q[9] <= scfifo_3mb1:auto_generated.q[9]
q[10] <= scfifo_3mb1:auto_generated.q[10]
q[11] <= scfifo_3mb1:auto_generated.q[11]
q[12] <= scfifo_3mb1:auto_generated.q[12]
q[13] <= scfifo_3mb1:auto_generated.q[13]
q[14] <= scfifo_3mb1:auto_generated.q[14]
q[15] <= scfifo_3mb1:auto_generated.q[15]
q[16] <= scfifo_3mb1:auto_generated.q[16]
q[17] <= scfifo_3mb1:auto_generated.q[17]
q[18] <= scfifo_3mb1:auto_generated.q[18]
q[19] <= scfifo_3mb1:auto_generated.q[19]
q[20] <= scfifo_3mb1:auto_generated.q[20]
q[21] <= scfifo_3mb1:auto_generated.q[21]
q[22] <= scfifo_3mb1:auto_generated.q[22]
wrreq => scfifo_3mb1:auto_generated.wrreq
rdreq => scfifo_3mb1:auto_generated.rdreq
clock => scfifo_3mb1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_3mb1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_3mb1:auto_generated
clock => a_dpfifo_ej41:dpfifo.clock
data[0] => a_dpfifo_ej41:dpfifo.data[0]
data[1] => a_dpfifo_ej41:dpfifo.data[1]
data[2] => a_dpfifo_ej41:dpfifo.data[2]
data[3] => a_dpfifo_ej41:dpfifo.data[3]
data[4] => a_dpfifo_ej41:dpfifo.data[4]
data[5] => a_dpfifo_ej41:dpfifo.data[5]
data[6] => a_dpfifo_ej41:dpfifo.data[6]
data[7] => a_dpfifo_ej41:dpfifo.data[7]
data[8] => a_dpfifo_ej41:dpfifo.data[8]
data[9] => a_dpfifo_ej41:dpfifo.data[9]
data[10] => a_dpfifo_ej41:dpfifo.data[10]
data[11] => a_dpfifo_ej41:dpfifo.data[11]
data[12] => a_dpfifo_ej41:dpfifo.data[12]
data[13] => a_dpfifo_ej41:dpfifo.data[13]
data[14] => a_dpfifo_ej41:dpfifo.data[14]
data[15] => a_dpfifo_ej41:dpfifo.data[15]
data[16] => a_dpfifo_ej41:dpfifo.data[16]
data[17] => a_dpfifo_ej41:dpfifo.data[17]
data[18] => a_dpfifo_ej41:dpfifo.data[18]
data[19] => a_dpfifo_ej41:dpfifo.data[19]
data[20] => a_dpfifo_ej41:dpfifo.data[20]
data[21] => a_dpfifo_ej41:dpfifo.data[21]
data[22] => a_dpfifo_ej41:dpfifo.data[22]
q[0] <= a_dpfifo_ej41:dpfifo.q[0]
q[1] <= a_dpfifo_ej41:dpfifo.q[1]
q[2] <= a_dpfifo_ej41:dpfifo.q[2]
q[3] <= a_dpfifo_ej41:dpfifo.q[3]
q[4] <= a_dpfifo_ej41:dpfifo.q[4]
q[5] <= a_dpfifo_ej41:dpfifo.q[5]
q[6] <= a_dpfifo_ej41:dpfifo.q[6]
q[7] <= a_dpfifo_ej41:dpfifo.q[7]
q[8] <= a_dpfifo_ej41:dpfifo.q[8]
q[9] <= a_dpfifo_ej41:dpfifo.q[9]
q[10] <= a_dpfifo_ej41:dpfifo.q[10]
q[11] <= a_dpfifo_ej41:dpfifo.q[11]
q[12] <= a_dpfifo_ej41:dpfifo.q[12]
q[13] <= a_dpfifo_ej41:dpfifo.q[13]
q[14] <= a_dpfifo_ej41:dpfifo.q[14]
q[15] <= a_dpfifo_ej41:dpfifo.q[15]
q[16] <= a_dpfifo_ej41:dpfifo.q[16]
q[17] <= a_dpfifo_ej41:dpfifo.q[17]
q[18] <= a_dpfifo_ej41:dpfifo.q[18]
q[19] <= a_dpfifo_ej41:dpfifo.q[19]
q[20] <= a_dpfifo_ej41:dpfifo.q[20]
q[21] <= a_dpfifo_ej41:dpfifo.q[21]
q[22] <= a_dpfifo_ej41:dpfifo.q[22]
rdreq => a_dpfifo_ej41:dpfifo.rreq
sclr => a_dpfifo_ej41:dpfifo.sclr
wrreq => a_dpfifo_ej41:dpfifo.wreq


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_3mb1:auto_generated|a_dpfifo_ej41:dpfifo
clock => altsyncram_l6n1:FIFOram.clock0
clock => altsyncram_l6n1:FIFOram.clock1
clock => cntr_era:rd_ptr_msb.clock
clock => cntr_rr6:usedw_counter.clock
clock => cntr_fra:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_l6n1:FIFOram.data_a[0]
data[1] => altsyncram_l6n1:FIFOram.data_a[1]
data[2] => altsyncram_l6n1:FIFOram.data_a[2]
data[3] => altsyncram_l6n1:FIFOram.data_a[3]
data[4] => altsyncram_l6n1:FIFOram.data_a[4]
data[5] => altsyncram_l6n1:FIFOram.data_a[5]
data[6] => altsyncram_l6n1:FIFOram.data_a[6]
data[7] => altsyncram_l6n1:FIFOram.data_a[7]
data[8] => altsyncram_l6n1:FIFOram.data_a[8]
data[9] => altsyncram_l6n1:FIFOram.data_a[9]
data[10] => altsyncram_l6n1:FIFOram.data_a[10]
data[11] => altsyncram_l6n1:FIFOram.data_a[11]
data[12] => altsyncram_l6n1:FIFOram.data_a[12]
data[13] => altsyncram_l6n1:FIFOram.data_a[13]
data[14] => altsyncram_l6n1:FIFOram.data_a[14]
data[15] => altsyncram_l6n1:FIFOram.data_a[15]
data[16] => altsyncram_l6n1:FIFOram.data_a[16]
data[17] => altsyncram_l6n1:FIFOram.data_a[17]
data[18] => altsyncram_l6n1:FIFOram.data_a[18]
data[19] => altsyncram_l6n1:FIFOram.data_a[19]
data[20] => altsyncram_l6n1:FIFOram.data_a[20]
data[21] => altsyncram_l6n1:FIFOram.data_a[21]
data[22] => altsyncram_l6n1:FIFOram.data_a[22]
q[0] <= altsyncram_l6n1:FIFOram.q_b[0]
q[1] <= altsyncram_l6n1:FIFOram.q_b[1]
q[2] <= altsyncram_l6n1:FIFOram.q_b[2]
q[3] <= altsyncram_l6n1:FIFOram.q_b[3]
q[4] <= altsyncram_l6n1:FIFOram.q_b[4]
q[5] <= altsyncram_l6n1:FIFOram.q_b[5]
q[6] <= altsyncram_l6n1:FIFOram.q_b[6]
q[7] <= altsyncram_l6n1:FIFOram.q_b[7]
q[8] <= altsyncram_l6n1:FIFOram.q_b[8]
q[9] <= altsyncram_l6n1:FIFOram.q_b[9]
q[10] <= altsyncram_l6n1:FIFOram.q_b[10]
q[11] <= altsyncram_l6n1:FIFOram.q_b[11]
q[12] <= altsyncram_l6n1:FIFOram.q_b[12]
q[13] <= altsyncram_l6n1:FIFOram.q_b[13]
q[14] <= altsyncram_l6n1:FIFOram.q_b[14]
q[15] <= altsyncram_l6n1:FIFOram.q_b[15]
q[16] <= altsyncram_l6n1:FIFOram.q_b[16]
q[17] <= altsyncram_l6n1:FIFOram.q_b[17]
q[18] <= altsyncram_l6n1:FIFOram.q_b[18]
q[19] <= altsyncram_l6n1:FIFOram.q_b[19]
q[20] <= altsyncram_l6n1:FIFOram.q_b[20]
q[21] <= altsyncram_l6n1:FIFOram.q_b[21]
q[22] <= altsyncram_l6n1:FIFOram.q_b[22]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_era:rd_ptr_msb.sclr
sclr => cntr_rr6:usedw_counter.sclr
sclr => cntr_fra:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_3mb1:auto_generated|a_dpfifo_ej41:dpfifo|altsyncram_l6n1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_3mb1:auto_generated|a_dpfifo_ej41:dpfifo|cmpr_3e8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_3mb1:auto_generated|a_dpfifo_ej41:dpfifo|cmpr_3e8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_3mb1:auto_generated|a_dpfifo_ej41:dpfifo|cntr_era:rd_ptr_msb
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[0].SCLR


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_3mb1:auto_generated|a_dpfifo_ej41:dpfifo|cntr_rr6:usedw_counter
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_3mb1:auto_generated|a_dpfifo_ej41:dpfifo|cntr_fra:wr_ptr
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN4
counter_max[1] => Equal0.IN3
counter_max[2] => Equal0.IN2
counter_max[3] => Equal0.IN1
counter_max[4] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst
clk => count[0].CLK
clk => count[-1].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN1
counter_max[-1] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[-1] <= count[-1].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN5
counter_max[1] => Equal0.IN4
counter_max[2] => Equal0.IN3
counter_max[3] => Equal0.IN2
counter_max[4] => Equal0.IN1
counter_max[5] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN42
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN41
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN40
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN39
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN38
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN37
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN36
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN35
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN34
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN33
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN32
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN31
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN30
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN29
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN28
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN27
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN26
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN25
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN24
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN23
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN22
din[20] => auk_dspip_delay:glogic:u0.datain[20]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN40
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN39
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN38
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN37
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN36
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN35
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN34
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN33
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN32
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN31
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN30
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN29
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN28
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN27
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN26
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN25
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN24
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN23
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN22
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN21
din[19] => auk_dspip_delay:glogic:u0.datain[19]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN38
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN37
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN36
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN35
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN34
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN33
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN32
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN31
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN30
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN29
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN28
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN27
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN26
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN25
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN24
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN23
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN22
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN21
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN20
din[18] => auk_dspip_delay:glogic:u0.datain[18]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN36
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN35
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN34
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN33
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN32
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN31
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN30
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN29
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN28
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN27
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN26
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN25
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN24
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN23
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN22
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN21
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN20
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN19
din[17] => auk_dspip_delay:glogic:u0.datain[17]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN36
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN35
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN34
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN33
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN32
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN31
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN30
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN29
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN28
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN27
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN26
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN25
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN24
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN23
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN22
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN21
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN20
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN19
din[17] => auk_dspip_delay:glogic:u0.datain[17]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN34
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN33
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN32
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN31
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN30
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN29
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN28
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN27
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN26
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN25
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN24
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN23
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN22
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN21
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN20
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN19
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN18
din[16] => auk_dspip_delay:glogic:u0.datain[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN32
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN31
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN30
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN29
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN28
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN27
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN26
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN25
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN24
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN23
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN22
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN21
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN20
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN19
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN18
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN17
din[15] => auk_dspip_delay:glogic:u0.datain[15]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN30
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN29
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN28
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN27
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN26
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN25
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN24
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN23
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN22
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN21
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN20
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN19
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN18
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN17
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN16
din[14] => auk_dspip_delay:glogic:u0.datain[14]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|fir_comp_filter:fir_inst
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= fir_comp_filter_0002:fir_comp_filter_inst.ast_source_data
ast_source_data[1] <= fir_comp_filter_0002:fir_comp_filter_inst.ast_source_data
ast_source_data[2] <= fir_comp_filter_0002:fir_comp_filter_inst.ast_source_data
ast_source_data[3] <= fir_comp_filter_0002:fir_comp_filter_inst.ast_source_data
ast_source_data[4] <= fir_comp_filter_0002:fir_comp_filter_inst.ast_source_data
ast_source_data[5] <= fir_comp_filter_0002:fir_comp_filter_inst.ast_source_data
ast_source_data[6] <= fir_comp_filter_0002:fir_comp_filter_inst.ast_source_data
ast_source_data[7] <= fir_comp_filter_0002:fir_comp_filter_inst.ast_source_data
ast_source_valid <= fir_comp_filter_0002:fir_comp_filter_inst.ast_source_valid
ast_source_error[0] <= fir_comp_filter_0002:fir_comp_filter_inst.ast_source_error
ast_source_error[1] <= fir_comp_filter_0002:fir_comp_filter_inst.ast_source_error


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst
clk => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.clk
reset_n => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.reset_n
ast_sink_data[0] => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_sink_data[7]
ast_sink_data[8] => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_sink_data[8]
ast_sink_data[9] => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_sink_data[9]
ast_sink_data[10] => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_sink_data[10]
ast_sink_data[11] => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_sink_data[11]
ast_sink_valid => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_source_data[7]
ast_source_valid <= fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_source_valid
ast_source_error[0] <= fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst.ast_source_error[1]


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => channel_out[0].CLK
clk => core_out_channel_0[0].CLK
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => fir_comp_filter_0002_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
reset_n => core_out_channel_0[0].ACLR
reset_n => channel_out[0].ACLR
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[11]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= at_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= at_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= at_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= at_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_data[8] => data[8].DATAIN
at_sink_data[9] => data[9].DATAIN
at_sink_data[10] => data[10].DATAIN
at_sink_data[11] => data[11].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[0]
xIn_0[1] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[1]
xIn_0[2] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[2]
xIn_0[3] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[3]
xIn_0[4] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[4]
xIn_0[5] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[5]
xIn_0[6] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[6]
xIn_0[7] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[7]
xIn_0[8] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[8]
xIn_0[9] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[9]
xIn_0[10] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[10]
xIn_0[11] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[11]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][11].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][12].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][13].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][14].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][15].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][16].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][17].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][18].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][19].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][20].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][21].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][22].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][11].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[4].CLK
clk => d_xIn_0_13_wraddr_q[0].CLK
clk => d_xIn_0_13_rdcnt_i[0].CLK
clk => d_xIn_0_13_sticky_ena_q[0].CLK
clk => d_xIn_0_13_cmpReg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_ca0_i[4].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_14.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => altera_syncram:d_xIn_0_13_mem_dmem.clock0
clk => altera_syncram:d_xIn_0_13_mem_dmem.clock1
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay.clk
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][11].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[4].ACLR
areset => d_xIn_0_13_wraddr_q[0].PRESET
areset => d_xIn_0_13_rdcnt_i[0].ACLR
areset => d_xIn_0_13_sticky_ena_q[0].ACLR
areset => d_xIn_0_13_cmpReg_q[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_cm0_q[0].ACLR
areset => u0_m0_wo0_cm0_q[1].ACLR
areset => u0_m0_wo0_cm0_q[2].ACLR
areset => u0_m0_wo0_cm0_q[3].ACLR
areset => u0_m0_wo0_cm0_q[4].ACLR
areset => u0_m0_wo0_cm0_q[5].ACLR
areset => u0_m0_wo0_cm0_q[6].ACLR
areset => u0_m0_wo0_cm0_q[7].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_ca0_i[4].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_14.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => altera_syncram:d_xIn_0_13_mem_dmem.aclr1
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay.aclr


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_d214:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_d214:auto_generated.address_a[0]
address_b[0] => altera_syncram_d214:auto_generated.address_b[0]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_d214:auto_generated.clock0
clock1 => altera_syncram_d214:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_d214:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_d214:auto_generated.data_a[0]
data_a[1] => altera_syncram_d214:auto_generated.data_a[1]
data_a[2] => altera_syncram_d214:auto_generated.data_a[2]
data_a[3] => altera_syncram_d214:auto_generated.data_a[3]
data_a[4] => altera_syncram_d214:auto_generated.data_a[4]
data_a[5] => altera_syncram_d214:auto_generated.data_a[5]
data_a[6] => altera_syncram_d214:auto_generated.data_a[6]
data_a[7] => altera_syncram_d214:auto_generated.data_a[7]
data_a[8] => altera_syncram_d214:auto_generated.data_a[8]
data_a[9] => altera_syncram_d214:auto_generated.data_a[9]
data_a[10] => altera_syncram_d214:auto_generated.data_a[10]
data_a[11] => altera_syncram_d214:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altera_syncram_d214:auto_generated.q_b[0]
q_b[1] <= altera_syncram_d214:auto_generated.q_b[1]
q_b[2] <= altera_syncram_d214:auto_generated.q_b[2]
q_b[3] <= altera_syncram_d214:auto_generated.q_b[3]
q_b[4] <= altera_syncram_d214:auto_generated.q_b[4]
q_b[5] <= altera_syncram_d214:auto_generated.q_b[5]
q_b[6] <= altera_syncram_d214:auto_generated.q_b[6]
q_b[7] <= altera_syncram_d214:auto_generated.q_b[7]
q_b[8] <= altera_syncram_d214:auto_generated.q_b[8]
q_b[9] <= altera_syncram_d214:auto_generated.q_b[9]
q_b[10] <= altera_syncram_d214:auto_generated.q_b[10]
q_b[11] <= altera_syncram_d214:auto_generated.q_b[11]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_d214:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d214:auto_generated
aclr1 => altsyncram_efb4:altsyncram1.aclr1
address_a[0] => altsyncram_efb4:altsyncram1.address_a[0]
address_b[0] => altsyncram_efb4:altsyncram1.address_b[0]
clock0 => altsyncram_efb4:altsyncram1.clock0
clock1 => altsyncram_efb4:altsyncram1.clock1
clocken1 => altsyncram_efb4:altsyncram1.clocken1
data_a[0] => altsyncram_efb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_efb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_efb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_efb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_efb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_efb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_efb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_efb4:altsyncram1.data_a[7]
data_a[8] => altsyncram_efb4:altsyncram1.data_a[8]
data_a[9] => altsyncram_efb4:altsyncram1.data_a[9]
data_a[10] => altsyncram_efb4:altsyncram1.data_a[10]
data_a[11] => altsyncram_efb4:altsyncram1.data_a[11]
q_b[0] <= altsyncram_efb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_efb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_efb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_efb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_efb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_efb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_efb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_efb4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_efb4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_efb4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_efb4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_efb4:altsyncram1.q_b[11]
wren_a => altsyncram_efb4:altsyncram1.wren_a


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d214:auto_generated|altsyncram_efb4:altsyncram1
aclr1 => dataout_reg[11].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_b[0] => rdaddr_reg[0].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[11].CLK
clock1 => dataout_reg[10].CLK
clock1 => dataout_reg[9].CLK
clock1 => dataout_reg[8].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[11].ENA
clocken1 => dataout_reg[10].ENA
clocken1 => dataout_reg[9].ENA
clocken1 => dataout_reg[8].ENA
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_t7v3:auto_generated.address_a[0]
address_a[1] => altera_syncram_t7v3:auto_generated.address_a[1]
address_a[2] => altera_syncram_t7v3:auto_generated.address_a[2]
address_a[3] => altera_syncram_t7v3:auto_generated.address_a[3]
address_a[4] => altera_syncram_t7v3:auto_generated.address_a[4]
address_b[0] => altera_syncram_t7v3:auto_generated.address_b[0]
address_b[1] => altera_syncram_t7v3:auto_generated.address_b[1]
address_b[2] => altera_syncram_t7v3:auto_generated.address_b[2]
address_b[3] => altera_syncram_t7v3:auto_generated.address_b[3]
address_b[4] => altera_syncram_t7v3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_t7v3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_t7v3:auto_generated.data_a[0]
data_a[1] => altera_syncram_t7v3:auto_generated.data_a[1]
data_a[2] => altera_syncram_t7v3:auto_generated.data_a[2]
data_a[3] => altera_syncram_t7v3:auto_generated.data_a[3]
data_a[4] => altera_syncram_t7v3:auto_generated.data_a[4]
data_a[5] => altera_syncram_t7v3:auto_generated.data_a[5]
data_a[6] => altera_syncram_t7v3:auto_generated.data_a[6]
data_a[7] => altera_syncram_t7v3:auto_generated.data_a[7]
data_a[8] => altera_syncram_t7v3:auto_generated.data_a[8]
data_a[9] => altera_syncram_t7v3:auto_generated.data_a[9]
data_a[10] => altera_syncram_t7v3:auto_generated.data_a[10]
data_a[11] => altera_syncram_t7v3:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altera_syncram_t7v3:auto_generated.q_b[0]
q_b[1] <= altera_syncram_t7v3:auto_generated.q_b[1]
q_b[2] <= altera_syncram_t7v3:auto_generated.q_b[2]
q_b[3] <= altera_syncram_t7v3:auto_generated.q_b[3]
q_b[4] <= altera_syncram_t7v3:auto_generated.q_b[4]
q_b[5] <= altera_syncram_t7v3:auto_generated.q_b[5]
q_b[6] <= altera_syncram_t7v3:auto_generated.q_b[6]
q_b[7] <= altera_syncram_t7v3:auto_generated.q_b[7]
q_b[8] <= altera_syncram_t7v3:auto_generated.q_b[8]
q_b[9] <= altera_syncram_t7v3:auto_generated.q_b[9]
q_b[10] <= altera_syncram_t7v3:auto_generated.q_b[10]
q_b[11] <= altera_syncram_t7v3:auto_generated.q_b[11]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_t7v3:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_t7v3:auto_generated
address_a[0] => altsyncram_uk94:altsyncram1.address_a[0]
address_a[1] => altsyncram_uk94:altsyncram1.address_a[1]
address_a[2] => altsyncram_uk94:altsyncram1.address_a[2]
address_a[3] => altsyncram_uk94:altsyncram1.address_a[3]
address_a[4] => altsyncram_uk94:altsyncram1.address_a[4]
address_b[0] => altsyncram_uk94:altsyncram1.address_b[0]
address_b[1] => altsyncram_uk94:altsyncram1.address_b[1]
address_b[2] => altsyncram_uk94:altsyncram1.address_b[2]
address_b[3] => altsyncram_uk94:altsyncram1.address_b[3]
address_b[4] => altsyncram_uk94:altsyncram1.address_b[4]
clock0 => altsyncram_uk94:altsyncram1.clock0
data_a[0] => altsyncram_uk94:altsyncram1.data_a[0]
data_a[1] => altsyncram_uk94:altsyncram1.data_a[1]
data_a[2] => altsyncram_uk94:altsyncram1.data_a[2]
data_a[3] => altsyncram_uk94:altsyncram1.data_a[3]
data_a[4] => altsyncram_uk94:altsyncram1.data_a[4]
data_a[5] => altsyncram_uk94:altsyncram1.data_a[5]
data_a[6] => altsyncram_uk94:altsyncram1.data_a[6]
data_a[7] => altsyncram_uk94:altsyncram1.data_a[7]
data_a[8] => altsyncram_uk94:altsyncram1.data_a[8]
data_a[9] => altsyncram_uk94:altsyncram1.data_a[9]
data_a[10] => altsyncram_uk94:altsyncram1.data_a[10]
data_a[11] => altsyncram_uk94:altsyncram1.data_a[11]
q_b[0] <= altsyncram_uk94:altsyncram1.q_b[0]
q_b[1] <= altsyncram_uk94:altsyncram1.q_b[1]
q_b[2] <= altsyncram_uk94:altsyncram1.q_b[2]
q_b[3] <= altsyncram_uk94:altsyncram1.q_b[3]
q_b[4] <= altsyncram_uk94:altsyncram1.q_b[4]
q_b[5] <= altsyncram_uk94:altsyncram1.q_b[5]
q_b[6] <= altsyncram_uk94:altsyncram1.q_b[6]
q_b[7] <= altsyncram_uk94:altsyncram1.q_b[7]
q_b[8] <= altsyncram_uk94:altsyncram1.q_b[8]
q_b[9] <= altsyncram_uk94:altsyncram1.q_b[9]
q_b[10] <= altsyncram_uk94:altsyncram1.q_b[10]
q_b[11] <= altsyncram_uk94:altsyncram1.q_b[11]
wren_a => altsyncram_uk94:altsyncram1.wren_a


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_t7v3:auto_generated|altsyncram_uk94:altsyncram1
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[1] => lutrama8.PORTAADDR1
address_a[1] => lutrama9.PORTAADDR1
address_a[1] => lutrama10.PORTAADDR1
address_a[1] => lutrama11.PORTAADDR1
address_a[2] => lutrama0.PORTAADDR2
address_a[2] => lutrama1.PORTAADDR2
address_a[2] => lutrama2.PORTAADDR2
address_a[2] => lutrama3.PORTAADDR2
address_a[2] => lutrama4.PORTAADDR2
address_a[2] => lutrama5.PORTAADDR2
address_a[2] => lutrama6.PORTAADDR2
address_a[2] => lutrama7.PORTAADDR2
address_a[2] => lutrama8.PORTAADDR2
address_a[2] => lutrama9.PORTAADDR2
address_a[2] => lutrama10.PORTAADDR2
address_a[2] => lutrama11.PORTAADDR2
address_a[3] => lutrama0.PORTAADDR3
address_a[3] => lutrama1.PORTAADDR3
address_a[3] => lutrama2.PORTAADDR3
address_a[3] => lutrama3.PORTAADDR3
address_a[3] => lutrama4.PORTAADDR3
address_a[3] => lutrama5.PORTAADDR3
address_a[3] => lutrama6.PORTAADDR3
address_a[3] => lutrama7.PORTAADDR3
address_a[3] => lutrama8.PORTAADDR3
address_a[3] => lutrama9.PORTAADDR3
address_a[3] => lutrama10.PORTAADDR3
address_a[3] => lutrama11.PORTAADDR3
address_a[4] => lutrama0.PORTAADDR4
address_a[4] => lutrama1.PORTAADDR4
address_a[4] => lutrama2.PORTAADDR4
address_a[4] => lutrama3.PORTAADDR4
address_a[4] => lutrama4.PORTAADDR4
address_a[4] => lutrama5.PORTAADDR4
address_a[4] => lutrama6.PORTAADDR4
address_a[4] => lutrama7.PORTAADDR4
address_a[4] => lutrama8.PORTAADDR4
address_a[4] => lutrama9.PORTAADDR4
address_a[4] => lutrama10.PORTAADDR4
address_a[4] => lutrama11.PORTAADDR4
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
address_b[2] => rdaddr_reg[2].DATAIN
address_b[3] => rdaddr_reg[3].DATAIN
address_b[4] => rdaddr_reg[4].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => dataout_reg[11].CLK
clock0 => dataout_reg[10].CLK
clock0 => dataout_reg[9].CLK
clock0 => dataout_reg[8].CLK
clock0 => dataout_reg[7].CLK
clock0 => dataout_reg[6].CLK
clock0 => dataout_reg[5].CLK
clock0 => dataout_reg[4].CLK
clock0 => dataout_reg[3].CLK
clock0 => dataout_reg[2].CLK
clock0 => dataout_reg[1].CLK
clock0 => dataout_reg[0].CLK
clock0 => rdaddr_reg[4].CLK
clock0 => rdaddr_reg[3].CLK
clock0 => rdaddr_reg[2].CLK
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE


|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => valid~reg0.CLK
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => valid_lsb.CLK
clk => data_lsb[0].CLK
clk => data_lsb[1].CLK
clk => data_lsb[2].CLK
clk => data_lsb[3].CLK
clk => data_lsb[4].CLK
clk => data_lsb[5].CLK
clk => data_lsb[6].CLK
clk => data_lsb[7].CLK
clk => data_lsb[8].CLK
clk => data_lsb[9].CLK
clk => data_lsb[10].CLK
clk => data_lsb[11].CLK
clk => data_lsb[12].CLK
clk => data_lsb[13].CLK
clk => data_lsb[14].CLK
clk => data_lsb[15].CLK
clk => data_lsb[16].CLK
clk => data_lsb[17].CLK
clk => data_lsb[18].CLK
clk => data_lsb[19].CLK
clk => data_lsb[20].CLK
clk => data_lsb[21].CLK
reset_n => valid_lsb.ACLR
reset_n => data_lsb[0].ACLR
reset_n => data_lsb[1].ACLR
reset_n => data_lsb[2].ACLR
reset_n => data_lsb[3].ACLR
reset_n => data_lsb[4].ACLR
reset_n => data_lsb[5].ACLR
reset_n => data_lsb[6].ACLR
reset_n => data_lsb[7].ACLR
reset_n => data_lsb[8].ACLR
reset_n => data_lsb[9].ACLR
reset_n => data_lsb[10].ACLR
reset_n => data_lsb[11].ACLR
reset_n => data_lsb[12].ACLR
reset_n => data_lsb[13].ACLR
reset_n => data_lsb[14].ACLR
reset_n => data_lsb[15].ACLR
reset_n => data_lsb[16].ACLR
reset_n => data_lsb[17].ACLR
reset_n => data_lsb[18].ACLR
reset_n => data_lsb[19].ACLR
reset_n => data_lsb[20].ACLR
reset_n => data_lsb[21].ACLR
reset_n => valid~reg0.ACLR
reset_n => dataout[0]~reg0.ACLR
reset_n => dataout[1]~reg0.ACLR
reset_n => dataout[2]~reg0.ACLR
reset_n => dataout[3]~reg0.ACLR
reset_n => dataout[4]~reg0.ACLR
reset_n => dataout[5]~reg0.ACLR
reset_n => dataout[6]~reg0.ACLR
reset_n => dataout[7]~reg0.ACLR
enable => valid_lsb.DATAIN
enable => data_lsb[21].ENA
enable => data_lsb[20].ENA
enable => data_lsb[19].ENA
enable => data_lsb[18].ENA
enable => data_lsb[17].ENA
enable => data_lsb[16].ENA
enable => data_lsb[15].ENA
enable => data_lsb[14].ENA
enable => data_lsb[13].ENA
enable => data_lsb[12].ENA
enable => data_lsb[11].ENA
enable => data_lsb[10].ENA
enable => data_lsb[9].ENA
enable => data_lsb[8].ENA
enable => data_lsb[7].ENA
enable => data_lsb[6].ENA
enable => data_lsb[5].ENA
enable => data_lsb[4].ENA
enable => data_lsb[3].ENA
enable => data_lsb[2].ENA
enable => data_lsb[1].ENA
enable => data_lsb[0].ENA
datain[0] => OR_accu.IN0
datain[1] => OR_accu.IN1
datain[2] => round_up_sym_p.IN1
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => data_lsb.OUTPUTSELECT
datain[2] => Equal0.IN22
datain[3] => data_lsb.DATAA
datain[3] => Add0.IN44
datain[3] => data_lsb.DATAA
datain[3] => Equal0.IN21
datain[4] => data_lsb.DATAA
datain[4] => Add0.IN43
datain[4] => data_lsb.DATAA
datain[4] => Equal0.IN20
datain[5] => data_lsb.DATAA
datain[5] => Add0.IN42
datain[5] => data_lsb.DATAA
datain[5] => Equal0.IN19
datain[6] => data_lsb.DATAA
datain[6] => Add0.IN41
datain[6] => data_lsb.DATAA
datain[6] => Equal0.IN18
datain[7] => data_lsb.DATAA
datain[7] => Add0.IN40
datain[7] => data_lsb.DATAA
datain[7] => Equal0.IN17
datain[8] => data_lsb.DATAA
datain[8] => Add0.IN39
datain[8] => data_lsb.DATAA
datain[8] => Equal0.IN16
datain[9] => data_lsb.DATAA
datain[9] => Add0.IN38
datain[9] => data_lsb.DATAA
datain[9] => Equal0.IN15
datain[10] => data_lsb.DATAA
datain[10] => Add0.IN37
datain[10] => data_lsb.DATAA
datain[10] => Equal0.IN14
datain[11] => data_lsb.DATAA
datain[11] => Add0.IN36
datain[11] => data_lsb.DATAA
datain[11] => Equal0.IN13
datain[12] => data_lsb.DATAA
datain[12] => Add0.IN35
datain[12] => data_lsb.DATAA
datain[12] => Equal0.IN12
datain[13] => data_lsb.DATAA
datain[13] => Add0.IN34
datain[13] => data_lsb.DATAA
datain[13] => Equal0.IN11
datain[14] => data_lsb.DATAA
datain[14] => Add0.IN33
datain[14] => data_lsb.DATAA
datain[14] => Equal0.IN10
datain[15] => data_lsb.DATAA
datain[15] => Add0.IN32
datain[15] => data_lsb.DATAA
datain[15] => Equal0.IN9
datain[16] => data_lsb.DATAA
datain[16] => Add0.IN31
datain[16] => data_lsb.DATAA
datain[16] => Equal0.IN8
datain[17] => data_lsb.DATAA
datain[17] => Add0.IN30
datain[17] => data_lsb.DATAA
datain[17] => Equal0.IN7
datain[18] => data_lsb.DATAA
datain[18] => Add0.IN29
datain[18] => data_lsb.DATAA
datain[18] => Equal0.IN6
datain[19] => data_lsb.DATAA
datain[19] => Add0.IN28
datain[19] => data_lsb.DATAA
datain[19] => Equal0.IN5
datain[20] => data_lsb.DATAA
datain[20] => Add0.IN27
datain[20] => data_lsb.DATAA
datain[20] => Equal0.IN4
datain[21] => data_lsb.DATAA
datain[21] => Add0.IN26
datain[21] => data_lsb.DATAA
datain[21] => Equal0.IN3
datain[22] => data_lsb.DATAA
datain[22] => Add0.IN25
datain[22] => data_lsb.DATAA
datain[22] => Equal0.IN2
datain[23] => data_lsb.DATAA
datain[23] => Add0.IN24
datain[23] => data_lsb.DATAA
datain[23] => Equal0.IN1
datain[24] => data_lsb.DATAA
datain[24] => Add0.IN23
datain[24] => data_lsb.DATAA
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => data_lsb.OUTPUTSELECT
datain[24] => Equal0.IN0
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


