/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [3:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [19:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~_00_;
  assign celloutsig_0_4z = ~celloutsig_0_3z;
  assign celloutsig_1_14z = ~((celloutsig_1_10z | celloutsig_1_0z) & in_data[135]);
  assign celloutsig_0_17z = ~((celloutsig_0_2z | celloutsig_0_2z) & celloutsig_0_6z);
  assign celloutsig_1_7z = ~((celloutsig_1_2z | in_data[154]) & in_data[131]);
  assign celloutsig_1_9z = ~((celloutsig_1_5z | celloutsig_1_7z) & _00_);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(in_data[105]);
  assign celloutsig_0_3z = _02_ | celloutsig_0_2z;
  assign celloutsig_1_19z = celloutsig_1_14z | celloutsig_1_2z;
  assign celloutsig_1_11z = celloutsig_1_8z[2] | celloutsig_1_2z;
  reg [3:0] _15_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _15_ <= 4'h0;
    else _15_ <= in_data[91:88];
  assign { _01_, _04_[2], _02_, _04_[0] } = _15_;
  reg [2:0] _16_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 3'h0;
    else _16_ <= in_data[144:142];
  assign { _00_, _03_[1:0] } = _16_;
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z } / { 1'h1, in_data[79:70], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_17z = { in_data[117:116], celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z } >= { celloutsig_1_12z[0], _00_, _03_[1:0], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } >= { _04_[2], _02_, _04_[0], celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[120:116] >= in_data[163:159];
  assign celloutsig_0_5z = { in_data[67:66], celloutsig_0_3z } > { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_16z = in_data[115:113] <= { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_6z } <= in_data[83:77];
  assign celloutsig_1_2z = { in_data[146:137], celloutsig_1_0z, celloutsig_1_0z } <= { in_data[104:100], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } || { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[150:145], celloutsig_1_2z } || { in_data[112:111], _00_, _03_[1:0], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_12z = celloutsig_0_10z & ~(celloutsig_0_6z);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(in_data[77]);
  assign celloutsig_1_12z = - in_data[169:163];
  assign celloutsig_0_6z = { in_data[85:59], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z } !== { in_data[48:21], _01_, _04_[2], _02_, _04_[0] };
  assign celloutsig_0_13z = { celloutsig_0_9z[8:4], celloutsig_0_6z } !== celloutsig_0_9z[9:4];
  assign celloutsig_1_18z = ~ { in_data[155:153], celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_14z };
  assign celloutsig_0_18z = ~ { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_11z = | celloutsig_0_9z[12:8];
  assign celloutsig_0_0z = in_data[54] & in_data[38];
  assign celloutsig_1_10z = celloutsig_1_7z & celloutsig_1_3z;
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z } >> { _04_[2], _02_, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_8z = { _00_, _03_[1:0] } >> { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_5z } ^ { in_data[145], celloutsig_1_11z, celloutsig_1_1z };
  assign _03_[2] = _00_;
  assign { _04_[3], _04_[1] } = { _01_, _02_ };
  assign { out_data[147:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
