

================================================================
== Vitis HLS Report for 'conv_combined'
================================================================
* Date:           Sat May 28 19:08:46 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                          Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3           |        ?|        ?|    13 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_52_4                                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_62_5                                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_70_6                                           |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_74_7_VITIS_LOOP_76_9_VITIS_LOOP_77_10          |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_79_11                                         |        ?|        ?|     5 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_80_12                                       |        3|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_92_13                                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_97_14_VITIS_LOOP_98_15_VITIS_LOOP_99_16        |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_100_17                                        |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_107_18_VITIS_LOOP_108_19                       |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_109_20                                        |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_110_21_VITIS_LOOP_111_22_VITIS_LOOP_112_23  |        ?|        ?|        13|          2|          1|      ?|       yes|
        |- VITIS_LOOP_124_24_VITIS_LOOP_125_25_VITIS_LOOP_126_26     |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_127_27                                        |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_135_28                                         |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_144_29                                         |        ?|        ?|        10|          2|          1|      ?|       yes|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 2, depth = 13
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 183
* Pipeline : 10
  Pipeline-0 : II = 1, D = 3, States = { 28 29 30 }
  Pipeline-1 : II = 1, D = 3, States = { 38 39 40 }
  Pipeline-2 : II = 1, D = 3, States = { 48 49 50 }
  Pipeline-3 : II = 1, D = 3, States = { 72 73 74 }
  Pipeline-4 : II = 2, D = 13, States = { 93 94 95 96 97 98 99 100 101 102 103 104 105 }
  Pipeline-5 : II = 1, D = 3, States = { 115 116 117 }
  Pipeline-6 : II = 1, D = 3, States = { 123 124 125 }
  Pipeline-7 : II = 1, D = 3, States = { 134 135 136 }
  Pipeline-8 : II = 1, D = 3, States = { 164 165 166 }
  Pipeline-9 : II = 2, D = 10, States = { 173 174 175 176 177 178 179 180 181 182 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 41 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 32 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 31 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 9 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 41 39 
39 --> 40 
40 --> 38 
41 --> 131 42 130 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 51 49 
49 --> 50 
50 --> 48 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 76 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 75 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 75 73 
73 --> 74 
74 --> 72 
75 --> 58 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 107 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 90 
89 --> 90 
90 --> 91 82 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 106 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 93 
106 --> 90 
107 --> 108 
108 --> 109 123 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 122 
114 --> 115 
115 --> 118 116 
116 --> 117 
117 --> 115 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 107 
123 --> 126 124 
124 --> 125 
125 --> 123 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 169 183 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 137 135 
135 --> 136 
136 --> 134 
137 --> 130 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 130 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 150 
161 --> 162 
162 --> 163 
163 --> 168 164 
164 --> 165 
165 --> 166 
166 --> 167 164 
167 --> 168 
168 --> 160 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 183 173 
173 --> 183 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 173 
183 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 184 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 185 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (1.00ns)   --->   "%debugip_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %debugip"   --->   Operation 186 'read' 'debugip_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 187 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 187 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 188 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW"   --->   Operation 188 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 189 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH"   --->   Operation 189 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 190 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W"   --->   Operation 190 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 191 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H"   --->   Operation 191 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 192 [1/1] (1.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %C"   --->   Operation 192 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 193 [1/1] (1.00ns)   --->   "%F_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %F"   --->   Operation 193 'read' 'F_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 194 [1/1] (1.00ns)   --->   "%debug_dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_dx"   --->   Operation 194 'read' 'debug_dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 195 [1/1] (1.00ns)   --->   "%debug_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_x"   --->   Operation 195 'read' 'debug_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 196 [1/1] (1.00ns)   --->   "%db_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %db"   --->   Operation 196 'read' 'db_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 197 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 197 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 198 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 198 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 199 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 199 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%empty = trunc i32 %FH_read"   --->   Operation 200 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%empty_48 = trunc i32 %H_read"   --->   Operation 201 'trunc' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [conv_combined/main.cpp:37]   --->   Operation 202 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [conv_combined/main.cpp:38]   --->   Operation 203 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%bbuf_V = alloca i32 1" [conv_combined/main.cpp:40]   --->   Operation 204 'alloca' 'bbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%dbbuf_V = alloca i32 1" [conv_combined/main.cpp:41]   --->   Operation 205 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 206 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 200, void @empty_33, void @empty_32, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 200, void @empty_27, void @empty_32, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_12, i32 0, i32 0, void @empty_10, i32 2, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 212 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 213 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_12, i32 0, i32 0, void @empty_10, i32 2, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 215 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 216 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_34, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_35, void @empty_36, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_37"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_38, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_37"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_34, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_35, void @empty_39, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_37"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_38, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_37"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_12, i32 0, i32 0, void @empty_10, i32 2, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2"   --->   Operation 222 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 223 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_12, i32 0, i32 0, void @empty_10, i32 2, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2"   --->   Operation 225 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 226 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_34, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_35, void @empty_30, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_37"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_38, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_37"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_34, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_35, void @empty_9, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_37"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_38, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_37"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_34, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_35, void @empty_21, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_37"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_38, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_37"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_34, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_35, void @empty_8, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_37"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_38, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_37"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %F"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_34, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_35, void @empty_3, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_38, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 238 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_34, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_35, void @empty_4, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_38, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 241 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_34, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_35, void @empty, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_38, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W"   --->   Operation 244 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_34, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_35, void @empty_5, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_38, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 247 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_34, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_35, void @empty_11, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_38, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 250 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_34, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_35, void @empty_22, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_38, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 253 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_34, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_35, void @empty_6, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_38, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 255 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debugip"   --->   Operation 256 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_34, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_35, void @empty_14, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_38, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_34, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_35, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln43 = sub i13 %empty_48, i13 %empty" [conv_combined/main.cpp:43]   --->   Operation 260 'sub' 'sub_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 261 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%outH = add i13 %sub_ln43, i13 1" [conv_combined/main.cpp:43]   --->   Operation 261 'add' 'outH' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 262 [1/1] (2.55ns)   --->   "%sub_ln44 = sub i32 %W_read, i32 %FW_read" [conv_combined/main.cpp:44]   --->   Operation 262 'sub' 'sub_ln44' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %sub_ln44" [conv_combined/main.cpp:44]   --->   Operation 263 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (2.55ns)   --->   "%outW = add i32 %sub_ln44, i32 1" [conv_combined/main.cpp:44]   --->   Operation 264 'add' 'outW' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_sgt  i32 %F_read, i32 0" [conv_combined/main.cpp:49]   --->   Operation 265 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %._crit_edge451, void %.lr.ph470" [conv_combined/main.cpp:49]   --->   Operation 266 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%cast = zext i32 %C_read"   --->   Operation 267 'zext' 'cast' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %FH_read"   --->   Operation 268 'zext' 'cast2' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 269 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast2"   --->   Operation 269 'mul' 'bound' <Predicate = (icmp_ln49)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 270 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast2"   --->   Operation 270 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%empty_49 = trunc i32 %F_read"   --->   Operation 271 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%cast3 = zext i31 %empty_49"   --->   Operation 272 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%cast4 = zext i64 %bound"   --->   Operation 273 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [5/5] (6.97ns)   --->   "%bound5 = mul i95 %cast3, i95 %cast4"   --->   Operation 274 'mul' 'bound5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 275 [4/5] (6.97ns)   --->   "%bound5 = mul i95 %cast3, i95 %cast4"   --->   Operation 275 'mul' 'bound5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 276 [3/5] (6.97ns)   --->   "%bound5 = mul i95 %cast3, i95 %cast4"   --->   Operation 276 'mul' 'bound5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 277 [2/5] (6.97ns)   --->   "%bound5 = mul i95 %cast3, i95 %cast4"   --->   Operation 277 'mul' 'bound5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 278 [1/1] (2.47ns)   --->   "%cmp57452 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 278 'icmp' 'cmp57452' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %FH_read" [conv_combined/main.cpp:49]   --->   Operation 279 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i32 %C_read" [conv_combined/main.cpp:49]   --->   Operation 280 'trunc' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%empty_50 = trunc i32 %FW_read"   --->   Operation 281 'trunc' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/5] (6.97ns)   --->   "%bound5 = mul i95 %cast3, i95 %cast4"   --->   Operation 282 'mul' 'bound5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (2.47ns)   --->   "%icmp_ln51 = icmp_eq  i32 %FH_read, i32 0" [conv_combined/main.cpp:51]   --->   Operation 283 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [conv_combined/main.cpp:49]   --->   Operation 284 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i95 0, void %.lr.ph470, i95 %add_ln49_1, void %._crit_edge456" [conv_combined/main.cpp:49]   --->   Operation 285 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %.lr.ph470, i31 %select_ln49_2, void %._crit_edge456" [conv_combined/main.cpp:49]   --->   Operation 286 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (4.40ns)   --->   "%add_ln49_1 = add i95 %indvar_flatten22, i95 1" [conv_combined/main.cpp:49]   --->   Operation 287 'add' 'add_ln49_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [2/2] (6.91ns)   --->   "%empty_51 = mul i31 %i, i31 %trunc_ln49_1" [conv_combined/main.cpp:49]   --->   Operation 288 'mul' 'empty_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 289 [1/1] (3.11ns)   --->   "%icmp_ln49_1 = icmp_eq  i95 %indvar_flatten22, i95 %bound5" [conv_combined/main.cpp:49]   --->   Operation 289 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 290 [1/2] (6.91ns)   --->   "%empty_51 = mul i31 %i, i31 %trunc_ln49_1" [conv_combined/main.cpp:49]   --->   Operation 290 'mul' 'empty_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph470, i64 %select_ln50_4, void %._crit_edge456" [conv_combined/main.cpp:50]   --->   Operation 291 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph470, i32 %select_ln50_3, void %._crit_edge456" [conv_combined/main.cpp:50]   --->   Operation 292 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %.lr.ph470, i32 %add_ln51, void %._crit_edge456" [conv_combined/main.cpp:51]   --->   Operation 293 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i32 %j" [conv_combined/main.cpp:50]   --->   Operation 294 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (2.52ns)   --->   "%tmp = add i31 %trunc_ln50, i31 %empty_51" [conv_combined/main.cpp:50]   --->   Operation 295 'add' 'tmp' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %j" [conv_combined/main.cpp:53]   --->   Operation 296 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49_1, void %._crit_edge466.loopexit, void %.lr.ph450" [conv_combined/main.cpp:49]   --->   Operation 297 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (2.52ns)   --->   "%add_ln49 = add i31 %i, i31 1" [conv_combined/main.cpp:49]   --->   Operation 298 'add' 'add_ln49' <Predicate = (!icmp_ln49_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (2.77ns)   --->   "%icmp_ln50 = icmp_eq  i64 %indvar_flatten, i64 %bound" [conv_combined/main.cpp:50]   --->   Operation 299 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln49_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/1] (0.73ns)   --->   "%select_ln49_2 = select i1 %icmp_ln50, i31 %add_ln49, i31 %i" [conv_combined/main.cpp:49]   --->   Operation 300 'select' 'select_ln49_2' <Predicate = (!icmp_ln49_1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln49_2 = trunc i31 %select_ln49_2" [conv_combined/main.cpp:49]   --->   Operation 301 'trunc' 'trunc_ln49_2' <Predicate = (!icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [conv_combined/main.cpp:62]   --->   Operation 302 'partselect' 'trunc_ln3' <Predicate = (icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i31 %trunc_ln3" [conv_combined/main.cpp:62]   --->   Operation 303 'sext' 'sext_ln62' <Predicate = (icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln62" [conv_combined/main.cpp:62]   --->   Operation 304 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 305 [7/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 305 'readreq' 'empty_56' <Predicate = (icmp_ln49_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 306 [2/2] (6.91ns)   --->   "%p_mid1 = mul i31 %add_ln49, i31 %trunc_ln49_1" [conv_combined/main.cpp:49]   --->   Operation 306 'mul' 'p_mid1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 307 [1/2] (6.91ns)   --->   "%p_mid1 = mul i31 %add_ln49, i31 %trunc_ln49_1" [conv_combined/main.cpp:49]   --->   Operation 307 'mul' 'p_mid1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.50>
ST_14 : Operation 308 [1/1] (0.69ns)   --->   "%select_ln49 = select i1 %icmp_ln50, i32 0, i32 %j" [conv_combined/main.cpp:49]   --->   Operation 308 'select' 'select_ln49' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%select_ln49_1 = select i1 %icmp_ln50, i31 %p_mid1, i31 %empty_51" [conv_combined/main.cpp:49]   --->   Operation 309 'select' 'select_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i3 %trunc_ln49_2" [conv_combined/main.cpp:53]   --->   Operation 310 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln49_2, i2 0" [conv_combined/main.cpp:53]   --->   Operation 311 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i5 %tmp_2" [conv_combined/main.cpp:53]   --->   Operation 312 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (1.78ns)   --->   "%add_ln53 = add i6 %zext_ln53_1, i6 %zext_ln53" [conv_combined/main.cpp:53]   --->   Operation 313 'add' 'add_ln53' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln53_1)   --->   "%zext_ln50 = zext i6 %add_ln53" [conv_combined/main.cpp:50]   --->   Operation 314 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%select_ln49_3 = select i1 %icmp_ln50, i31 %p_mid1, i31 %tmp" [conv_combined/main.cpp:49]   --->   Operation 315 'select' 'select_ln49_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln53_1)   --->   "%select_ln49_4 = select i1 %icmp_ln50, i5 0, i5 %trunc_ln53" [conv_combined/main.cpp:49]   --->   Operation 316 'select' 'select_ln49_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 317 [1/1] (2.47ns)   --->   "%icmp_ln51_1 = icmp_eq  i32 %k, i32 %FH_read" [conv_combined/main.cpp:51]   --->   Operation 317 'icmp' 'icmp_ln51_1' <Predicate = (!icmp_ln50)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 318 [1/1] (0.99ns)   --->   "%select_ln49_5 = select i1 %icmp_ln50, i1 %icmp_ln51, i1 %icmp_ln51_1" [conv_combined/main.cpp:49]   --->   Operation 318 'select' 'select_ln49_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 319 [1/1] (2.55ns)   --->   "%add_ln50 = add i32 %select_ln49, i32 1" [conv_combined/main.cpp:50]   --->   Operation 319 'add' 'add_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%trunc_ln50_1 = trunc i32 %add_ln50" [conv_combined/main.cpp:50]   --->   Operation 320 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 321 [1/1] (2.52ns) (out node of the LUT)   --->   "%tmp_mid1 = add i31 %trunc_ln50_1, i31 %select_ln49_1" [conv_combined/main.cpp:50]   --->   Operation 321 'add' 'tmp_mid1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 322 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln50_1 = select i1 %select_ln49_5, i31 %tmp_mid1, i31 %select_ln49_3" [conv_combined/main.cpp:50]   --->   Operation 322 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln53_1)   --->   "%trunc_ln53_1 = trunc i32 %add_ln50" [conv_combined/main.cpp:53]   --->   Operation 323 'trunc' 'trunc_ln53_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln53_1)   --->   "%select_ln50_2 = select i1 %select_ln49_5, i5 %trunc_ln53_1, i5 %select_ln49_4" [conv_combined/main.cpp:50]   --->   Operation 324 'select' 'select_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln53_1)   --->   "%zext_ln53_2 = zext i5 %select_ln50_2" [conv_combined/main.cpp:53]   --->   Operation 325 'zext' 'zext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 326 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln53_1 = add i7 %zext_ln50, i7 %zext_ln53_2" [conv_combined/main.cpp:53]   --->   Operation 326 'add' 'add_ln53_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 327 [1/1] (0.69ns)   --->   "%select_ln50_3 = select i1 %select_ln49_5, i32 %add_ln50, i32 %select_ln49" [conv_combined/main.cpp:50]   --->   Operation 327 'select' 'select_ln50_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 328 [2/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %select_ln50_1, i31 %trunc_ln49" [conv_combined/main.cpp:50]   --->   Operation 328 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 329 [1/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %select_ln50_1, i31 %trunc_ln49" [conv_combined/main.cpp:50]   --->   Operation 329 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.50>
ST_17 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln50)   --->   "%or_ln50 = or i1 %select_ln49_5, i1 %icmp_ln50" [conv_combined/main.cpp:50]   --->   Operation 330 'or' 'or_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 331 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln50 = select i1 %or_ln50, i32 0, i32 %k" [conv_combined/main.cpp:50]   --->   Operation 331 'select' 'select_ln50' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %select_ln50" [conv_combined/main.cpp:51]   --->   Operation 332 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 333 [1/1] (2.52ns)   --->   "%tmp11 = add i31 %trunc_ln51, i31 %mul_ln50" [conv_combined/main.cpp:51]   --->   Operation 333 'add' 'tmp11' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 334 [2/2] (6.91ns)   --->   "%empty_54 = mul i31 %tmp11, i31 %empty_50" [conv_combined/main.cpp:51]   --->   Operation 334 'mul' 'empty_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 335 [1/2] (6.91ns)   --->   "%empty_54 = mul i31 %tmp11, i31 %empty_50" [conv_combined/main.cpp:51]   --->   Operation 335 'mul' 'empty_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.28>
ST_20 : Operation 336 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_str"   --->   Operation 336 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 337 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_50_2_VITIS_LOOP_51_3_str"   --->   Operation 337 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i7 %add_ln53_1" [conv_combined/main.cpp:53]   --->   Operation 338 'zext' 'zext_ln53_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln53_1, i2 0" [conv_combined/main.cpp:53]   --->   Operation 339 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln53_4 = zext i9 %tmp_1" [conv_combined/main.cpp:53]   --->   Operation 340 'zext' 'zext_ln53_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 341 [1/1] (1.82ns)   --->   "%add_ln53_2 = add i30 %zext_ln53_4, i30 %zext_ln53_3" [conv_combined/main.cpp:53]   --->   Operation 341 'add' 'add_ln53_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 342 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [conv_combined/main.cpp:51]   --->   Operation 342 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_54, i1 0" [conv_combined/main.cpp:51]   --->   Operation 343 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 344 [1/1] (2.55ns)   --->   "%empty_55 = add i32 %tmp_4, i32 %wt_read" [conv_combined/main.cpp:51]   --->   Operation 344 'add' 'empty_55' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %cmp57452, void %._crit_edge456, void %.lr.ph455" [conv_combined/main.cpp:52]   --->   Operation 345 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_55, i32 1, i32 31" [conv_combined/main.cpp:52]   --->   Operation 346 'partselect' 'trunc_ln5' <Predicate = (cmp57452)> <Delay = 0.00>
ST_20 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i31 %trunc_ln5" [conv_combined/main.cpp:52]   --->   Operation 347 'sext' 'sext_ln52' <Predicate = (cmp57452)> <Delay = 0.00>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln52" [conv_combined/main.cpp:52]   --->   Operation 348 'getelementptr' 'gmem_addr_2' <Predicate = (cmp57452)> <Delay = 0.00>
ST_20 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln53_2 = trunc i32 %select_ln50" [conv_combined/main.cpp:53]   --->   Operation 349 'trunc' 'trunc_ln53_2' <Predicate = (cmp57452)> <Delay = 0.00>
ST_20 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln53_5 = zext i7 %trunc_ln53_2" [conv_combined/main.cpp:53]   --->   Operation 350 'zext' 'zext_ln53_5' <Predicate = (cmp57452)> <Delay = 0.00>
ST_20 : Operation 351 [1/1] (1.73ns)   --->   "%add_ln53_3 = add i30 %add_ln53_2, i30 %zext_ln53_5" [conv_combined/main.cpp:53]   --->   Operation 351 'add' 'add_ln53_3' <Predicate = (cmp57452)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln53_3 = trunc i30 %add_ln53_3" [conv_combined/main.cpp:53]   --->   Operation 352 'trunc' 'trunc_ln53_3' <Predicate = (cmp57452)> <Delay = 0.00>
ST_20 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln53_4 = trunc i30 %add_ln53_3" [conv_combined/main.cpp:53]   --->   Operation 353 'trunc' 'trunc_ln53_4' <Predicate = (cmp57452)> <Delay = 0.00>
ST_20 : Operation 354 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln53_4, i2 0" [conv_combined/main.cpp:53]   --->   Operation 354 'bitconcatenate' 'p_shl1_cast' <Predicate = (cmp57452)> <Delay = 0.00>
ST_20 : Operation 355 [1/1] (1.73ns)   --->   "%add_ln53_4 = add i10 %p_shl1_cast, i10 %trunc_ln53_3" [conv_combined/main.cpp:53]   --->   Operation 355 'add' 'add_ln53_4' <Predicate = (cmp57452)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 356 [7/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 356 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 357 [6/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 357 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 358 [5/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 358 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 359 [4/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 359 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 360 [3/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 360 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 361 [2/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 361 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 362 [1/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 362 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 363 [1/1] (1.58ns)   --->   "%br_ln52 = br void" [conv_combined/main.cpp:52]   --->   Operation 363 'br' 'br_ln52' <Predicate = true> <Delay = 1.58>

State 28 <SV = 27> <Delay = 2.52>
ST_28 : Operation 364 [1/1] (0.00ns)   --->   "%l = phi i31 %add_ln52, void %.split54, i31 0, void %.lr.ph455" [conv_combined/main.cpp:52]   --->   Operation 364 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 365 [1/1] (2.52ns)   --->   "%add_ln52 = add i31 %l, i31 1" [conv_combined/main.cpp:52]   --->   Operation 365 'add' 'add_ln52' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 366 [1/1] (0.00ns)   --->   "%l_cast = zext i31 %l" [conv_combined/main.cpp:52]   --->   Operation 366 'zext' 'l_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 367 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 367 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 368 [1/1] (2.47ns)   --->   "%icmp_ln52 = icmp_eq  i32 %l_cast, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 368 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 369 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 369 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split54, void %._crit_edge456.loopexit" [conv_combined/main.cpp:52]   --->   Operation 370 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln53_5 = trunc i31 %l" [conv_combined/main.cpp:53]   --->   Operation 371 'trunc' 'trunc_ln53_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 372 [1/1] (1.73ns)   --->   "%add_ln53_5 = add i10 %add_ln53_4, i10 %trunc_ln53_5" [conv_combined/main.cpp:53]   --->   Operation 372 'add' 'add_ln53_5' <Predicate = (!icmp_ln52)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 373 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:53]   --->   Operation 373 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln52)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 374 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [conv_combined/main.cpp:52]   --->   Operation 374 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln53_6 = zext i10 %add_ln53_5" [conv_combined/main.cpp:53]   --->   Operation 375 'zext' 'zext_ln53_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 376 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln53_6" [conv_combined/main.cpp:53]   --->   Operation 376 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 377 [1/1] (3.25ns)   --->   "%store_ln53 = store i16 %gmem_addr_2_read, i10 %wbuf_V_addr" [conv_combined/main.cpp:53]   --->   Operation 377 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_30 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 378 'br' 'br_ln0' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 31 <SV = 28> <Delay = 5.00>
ST_31 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge456"   --->   Operation 379 'br' 'br_ln0' <Predicate = (cmp57452)> <Delay = 0.00>
ST_31 : Operation 380 [1/1] (2.55ns)   --->   "%add_ln51 = add i32 %select_ln50, i32 1" [conv_combined/main.cpp:51]   --->   Operation 380 'add' 'add_ln51' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 381 [1/1] (3.52ns)   --->   "%add_ln50_1 = add i64 %indvar_flatten, i64 1" [conv_combined/main.cpp:50]   --->   Operation 381 'add' 'add_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 382 [1/1] (1.48ns)   --->   "%select_ln50_4 = select i1 %icmp_ln50, i64 1, i64 %add_ln50_1" [conv_combined/main.cpp:50]   --->   Operation 382 'select' 'select_ln50_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 383 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 32 <SV = 11> <Delay = 7.30>
ST_32 : Operation 384 [6/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 384 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 12> <Delay = 7.30>
ST_33 : Operation 385 [5/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 385 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 13> <Delay = 7.30>
ST_34 : Operation 386 [4/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 386 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 14> <Delay = 7.30>
ST_35 : Operation 387 [3/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 387 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 15> <Delay = 7.30>
ST_36 : Operation 388 [2/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 388 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 16> <Delay = 7.30>
ST_37 : Operation 389 [1/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 389 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 390 [1/1] (1.58ns)   --->   "%br_ln62 = br void" [conv_combined/main.cpp:62]   --->   Operation 390 'br' 'br_ln62' <Predicate = true> <Delay = 1.58>

State 38 <SV = 17> <Delay = 2.52>
ST_38 : Operation 391 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln62, void %.split52, i31 0, void %.lr.ph450" [conv_combined/main.cpp:62]   --->   Operation 391 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 392 [1/1] (2.52ns)   --->   "%add_ln62 = add i31 %i_1, i31 1" [conv_combined/main.cpp:62]   --->   Operation 392 'add' 'add_ln62' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 393 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 393 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 394 [1/1] (2.47ns)   --->   "%icmp_ln62 = icmp_eq  i31 %i_1, i31 %empty_49" [conv_combined/main.cpp:62]   --->   Operation 394 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 395 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 395 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %.split52, void %._crit_edge451.loopexit" [conv_combined/main.cpp:62]   --->   Operation 396 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i31 %i_1" [conv_combined/main.cpp:63]   --->   Operation 397 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 39 <SV = 18> <Delay = 7.30>
ST_39 : Operation 398 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [conv_combined/main.cpp:63]   --->   Operation 398 'read' 'gmem_addr_read' <Predicate = (!icmp_ln62)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 19> <Delay = 2.32>
ST_40 : Operation 399 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [conv_combined/main.cpp:62]   --->   Operation 399 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_40 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i3 %trunc_ln63" [conv_combined/main.cpp:63]   --->   Operation 400 'zext' 'zext_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_40 : Operation 401 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln63" [conv_combined/main.cpp:63]   --->   Operation 401 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_40 : Operation 402 [1/1] (2.32ns)   --->   "%store_ln63 = store i16 %gmem_addr_read, i3 %bbuf_V_addr" [conv_combined/main.cpp:63]   --->   Operation 402 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_40 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 403 'br' 'br_ln0' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 41 <SV = 18> <Delay = 7.30>
ST_41 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge451"   --->   Operation 404 'br' 'br_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_41 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %fwprop_read, void, void %.lr.ph365" [conv_combined/main.cpp:68]   --->   Operation 405 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln49, void %._crit_edge361, void %.lr.ph445" [conv_combined/main.cpp:92]   --->   Operation 406 'br' 'br_ln92' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_41 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31" [conv_combined/main.cpp:92]   --->   Operation 407 'partselect' 'trunc_ln7' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 0.00>
ST_41 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i31 %trunc_ln7" [conv_combined/main.cpp:92]   --->   Operation 408 'sext' 'sext_ln92' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 0.00>
ST_41 : Operation 409 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln92" [conv_combined/main.cpp:92]   --->   Operation 409 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 0.00>
ST_41 : Operation 410 [7/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:92]   --->   Operation 410 'readreq' 'empty_67' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 411 [2/2] (6.91ns)   --->   "%mul_ln70 = mul i32 %C_read, i32 %W_read" [conv_combined/main.cpp:70]   --->   Operation 411 'mul' 'mul_ln70' <Predicate = (fwprop_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 19> <Delay = 7.30>
ST_42 : Operation 412 [6/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:92]   --->   Operation 412 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 20> <Delay = 7.30>
ST_43 : Operation 413 [5/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:92]   --->   Operation 413 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 21> <Delay = 7.30>
ST_44 : Operation 414 [4/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:92]   --->   Operation 414 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 22> <Delay = 7.30>
ST_45 : Operation 415 [3/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:92]   --->   Operation 415 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 23> <Delay = 7.30>
ST_46 : Operation 416 [2/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:92]   --->   Operation 416 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 24> <Delay = 7.30>
ST_47 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i32 %F_read" [conv_combined/main.cpp:92]   --->   Operation 417 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 418 [1/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:92]   --->   Operation 418 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 419 [1/1] (1.58ns)   --->   "%br_ln92 = br void" [conv_combined/main.cpp:92]   --->   Operation 419 'br' 'br_ln92' <Predicate = true> <Delay = 1.58>

State 48 <SV = 25> <Delay = 2.52>
ST_48 : Operation 420 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln92, void %.split50, i31 0, void %.lr.ph445" [conv_combined/main.cpp:92]   --->   Operation 420 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 421 [1/1] (2.52ns)   --->   "%add_ln92 = add i31 %i_3, i31 1" [conv_combined/main.cpp:92]   --->   Operation 421 'add' 'add_ln92' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 422 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 422 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 423 [1/1] (2.47ns)   --->   "%icmp_ln92 = icmp_eq  i31 %i_3, i31 %trunc_ln92" [conv_combined/main.cpp:92]   --->   Operation 423 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 424 [1/1] (0.00ns)   --->   "%empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 424 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split50, void %.lr.ph440" [conv_combined/main.cpp:92]   --->   Operation 425 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i31 %i_3" [conv_combined/main.cpp:93]   --->   Operation 426 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 49 <SV = 26> <Delay = 7.30>
ST_49 : Operation 427 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:93]   --->   Operation 427 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 27> <Delay = 2.32>
ST_50 : Operation 428 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [conv_combined/main.cpp:92]   --->   Operation 428 'specloopname' 'specloopname_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_50 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i3 %trunc_ln93" [conv_combined/main.cpp:93]   --->   Operation 429 'zext' 'zext_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_50 : Operation 430 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln93" [conv_combined/main.cpp:93]   --->   Operation 430 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_50 : Operation 431 [1/1] (2.32ns)   --->   "%store_ln93 = store i16 %gmem_addr_1_read, i3 %dbbuf_V_addr" [conv_combined/main.cpp:93]   --->   Operation 431 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_50 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 432 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 51 <SV = 26> <Delay = 6.91>
ST_51 : Operation 433 [1/1] (0.00ns)   --->   "%cast94 = zext i32 %C_read"   --->   Operation 433 'zext' 'cast94' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 434 [1/1] (0.00ns)   --->   "%cast95 = zext i32 %FH_read"   --->   Operation 434 'zext' 'cast95' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 435 [2/2] (6.91ns)   --->   "%bound96 = mul i64 %cast94, i64 %cast95"   --->   Operation 435 'mul' 'bound96' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 27> <Delay = 6.91>
ST_52 : Operation 436 [1/2] (6.91ns)   --->   "%bound96 = mul i64 %cast94, i64 %cast95"   --->   Operation 436 'mul' 'bound96' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 28> <Delay = 6.97>
ST_53 : Operation 437 [1/1] (0.00ns)   --->   "%cast105 = zext i31 %trunc_ln92" [conv_combined/main.cpp:92]   --->   Operation 437 'zext' 'cast105' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 438 [1/1] (0.00ns)   --->   "%cast106 = zext i64 %bound96"   --->   Operation 438 'zext' 'cast106' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 439 [5/5] (6.97ns)   --->   "%bound107 = mul i95 %cast105, i95 %cast106" [conv_combined/main.cpp:92]   --->   Operation 439 'mul' 'bound107' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 29> <Delay = 6.97>
ST_54 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i32 %FW_read" [conv_combined/main.cpp:97]   --->   Operation 440 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = trunc i32 %FH_read" [conv_combined/main.cpp:97]   --->   Operation 441 'trunc' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 442 [2/2] (6.91ns)   --->   "%empty_70 = mul i31 %trunc_ln97, i31 %trunc_ln97_1" [conv_combined/main.cpp:97]   --->   Operation 442 'mul' 'empty_70' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 443 [4/5] (6.97ns)   --->   "%bound107 = mul i95 %cast105, i95 %cast106" [conv_combined/main.cpp:92]   --->   Operation 443 'mul' 'bound107' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 30> <Delay = 6.97>
ST_55 : Operation 444 [1/2] (6.91ns)   --->   "%empty_70 = mul i31 %trunc_ln97, i31 %trunc_ln97_1" [conv_combined/main.cpp:97]   --->   Operation 444 'mul' 'empty_70' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 445 [3/5] (6.97ns)   --->   "%bound107 = mul i95 %cast105, i95 %cast106" [conv_combined/main.cpp:92]   --->   Operation 445 'mul' 'bound107' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 31> <Delay = 6.97>
ST_56 : Operation 446 [1/1] (0.00ns)   --->   "%empty_69 = trunc i32 %C_read"   --->   Operation 446 'trunc' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 447 [2/2] (6.91ns)   --->   "%empty_71 = mul i31 %empty_70, i31 %empty_69" [conv_combined/main.cpp:97]   --->   Operation 447 'mul' 'empty_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 448 [2/5] (6.97ns)   --->   "%bound107 = mul i95 %cast105, i95 %cast106" [conv_combined/main.cpp:92]   --->   Operation 448 'mul' 'bound107' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 32> <Delay = 6.97>
ST_57 : Operation 449 [1/1] (2.47ns)   --->   "%cmp155422 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 449 'icmp' 'cmp155422' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 450 [1/2] (6.91ns)   --->   "%empty_71 = mul i31 %empty_70, i31 %empty_69" [conv_combined/main.cpp:97]   --->   Operation 450 'mul' 'empty_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 451 [1/5] (6.97ns)   --->   "%bound107 = mul i95 %cast105, i95 %cast106" [conv_combined/main.cpp:92]   --->   Operation 451 'mul' 'bound107' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 452 [1/1] (2.47ns)   --->   "%icmp_ln99 = icmp_eq  i32 %FH_read, i32 0" [conv_combined/main.cpp:99]   --->   Operation 452 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 453 [1/1] (1.58ns)   --->   "%br_ln97 = br void" [conv_combined/main.cpp:97]   --->   Operation 453 'br' 'br_ln97' <Predicate = true> <Delay = 1.58>

State 58 <SV = 33> <Delay = 6.91>
ST_58 : Operation 454 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.lr.ph440, i32 %select_ln98_3, void %._crit_edge426" [conv_combined/main.cpp:98]   --->   Operation 454 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %j_1" [conv_combined/main.cpp:98]   --->   Operation 455 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 456 [2/2] (6.91ns)   --->   "%empty_72 = mul i31 %trunc_ln98, i31 %empty_70" [conv_combined/main.cpp:98]   --->   Operation 456 'mul' 'empty_72' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i32 %j_1" [conv_combined/main.cpp:101]   --->   Operation 457 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>

State 59 <SV = 34> <Delay = 6.91>
ST_59 : Operation 458 [1/1] (0.00ns)   --->   "%indvar_flatten125 = phi i95 0, void %.lr.ph440, i95 %add_ln97_1, void %._crit_edge426" [conv_combined/main.cpp:97]   --->   Operation 458 'phi' 'indvar_flatten125' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 459 [1/1] (0.00ns)   --->   "%i_4 = phi i31 0, void %.lr.ph440, i31 %select_ln97_1, void %._crit_edge426" [conv_combined/main.cpp:97]   --->   Operation 459 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 460 [1/1] (0.00ns)   --->   "%indvar_flatten102 = phi i64 0, void %.lr.ph440, i64 %select_ln98_4, void %._crit_edge426" [conv_combined/main.cpp:98]   --->   Operation 460 'phi' 'indvar_flatten102' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 461 [1/1] (0.00ns)   --->   "%k_1 = phi i32 0, void %.lr.ph440, i32 %add_ln99, void %._crit_edge426" [conv_combined/main.cpp:99]   --->   Operation 461 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 462 [1/1] (4.40ns)   --->   "%add_ln97_1 = add i95 %indvar_flatten125, i95 1" [conv_combined/main.cpp:97]   --->   Operation 462 'add' 'add_ln97_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 463 [1/2] (6.91ns)   --->   "%empty_72 = mul i31 %trunc_ln98, i31 %empty_70" [conv_combined/main.cpp:98]   --->   Operation 463 'mul' 'empty_72' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 464 [1/1] (3.11ns)   --->   "%icmp_ln97 = icmp_eq  i95 %indvar_flatten125, i95 %bound107" [conv_combined/main.cpp:97]   --->   Operation 464 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %._crit_edge436.loopexit, void %.lr.ph420" [conv_combined/main.cpp:97]   --->   Operation 465 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 466 [1/1] (2.77ns)   --->   "%icmp_ln98 = icmp_eq  i64 %indvar_flatten102, i64 %bound96" [conv_combined/main.cpp:98]   --->   Operation 466 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 467 [1/1] (2.47ns)   --->   "%cmp184407 = icmp_sgt  i32 %outW, i32 0" [conv_combined/main.cpp:44]   --->   Operation 467 'icmp' 'cmp184407' <Predicate = (icmp_ln97)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 468 [1/1] (0.00ns)   --->   "%cast129 = zext i32 %FW_read"   --->   Operation 468 'zext' 'cast129' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_59 : Operation 469 [2/2] (6.91ns)   --->   "%bound130 = mul i64 %cast95, i64 %cast129"   --->   Operation 469 'mul' 'bound130' <Predicate = (icmp_ln97)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 35> <Delay = 6.86>
ST_60 : Operation 470 [1/1] (2.52ns)   --->   "%add_ln97 = add i31 %i_4, i31 1" [conv_combined/main.cpp:97]   --->   Operation 470 'add' 'add_ln97' <Predicate = (icmp_ln98)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 471 [1/1] (0.69ns)   --->   "%select_ln97 = select i1 %icmp_ln98, i32 0, i32 %j_1" [conv_combined/main.cpp:97]   --->   Operation 471 'select' 'select_ln97' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 472 [1/1] (0.73ns)   --->   "%select_ln97_1 = select i1 %icmp_ln98, i31 %add_ln97, i31 %i_4" [conv_combined/main.cpp:97]   --->   Operation 472 'select' 'select_ln97_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln97_2 = trunc i31 %select_ln97_1" [conv_combined/main.cpp:97]   --->   Operation 473 'trunc' 'trunc_ln97_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i3 %trunc_ln97_2" [conv_combined/main.cpp:101]   --->   Operation 474 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln97_2, i2 0" [conv_combined/main.cpp:101]   --->   Operation 475 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i5 %tmp_7" [conv_combined/main.cpp:101]   --->   Operation 476 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 477 [1/1] (1.78ns)   --->   "%add_ln101 = add i6 %zext_ln101_1, i6 %zext_ln101" [conv_combined/main.cpp:101]   --->   Operation 477 'add' 'add_ln101' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_1)   --->   "%zext_ln98 = zext i6 %add_ln101" [conv_combined/main.cpp:98]   --->   Operation 478 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_1)   --->   "%select_ln97_3 = select i1 %icmp_ln98, i5 0, i5 %trunc_ln101" [conv_combined/main.cpp:97]   --->   Operation 479 'select' 'select_ln97_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 480 [1/1] (2.47ns)   --->   "%icmp_ln99_1 = icmp_eq  i32 %k_1, i32 %FH_read" [conv_combined/main.cpp:99]   --->   Operation 480 'icmp' 'icmp_ln99_1' <Predicate = (!icmp_ln98)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 481 [1/1] (0.99ns)   --->   "%select_ln97_4 = select i1 %icmp_ln98, i1 %icmp_ln99, i1 %icmp_ln99_1" [conv_combined/main.cpp:97]   --->   Operation 481 'select' 'select_ln97_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 482 [1/1] (2.55ns)   --->   "%add_ln98 = add i32 %select_ln97, i32 1" [conv_combined/main.cpp:98]   --->   Operation 482 'add' 'add_ln98' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%or_ln98 = or i1 %select_ln97_4, i1 %icmp_ln98" [conv_combined/main.cpp:98]   --->   Operation 483 'or' 'or_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 484 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln98 = select i1 %or_ln98, i32 0, i32 %k_1" [conv_combined/main.cpp:98]   --->   Operation 484 'select' 'select_ln98' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i32 %add_ln98" [conv_combined/main.cpp:98]   --->   Operation 485 'trunc' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_1)   --->   "%trunc_ln101_1 = trunc i32 %add_ln98" [conv_combined/main.cpp:101]   --->   Operation 486 'trunc' 'trunc_ln101_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_1)   --->   "%select_ln98_2 = select i1 %select_ln97_4, i5 %trunc_ln101_1, i5 %select_ln97_3" [conv_combined/main.cpp:98]   --->   Operation 487 'select' 'select_ln98_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_1)   --->   "%zext_ln101_2 = zext i5 %select_ln98_2" [conv_combined/main.cpp:101]   --->   Operation 488 'zext' 'zext_ln101_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 489 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln101_1 = add i7 %zext_ln98, i7 %zext_ln101_2" [conv_combined/main.cpp:101]   --->   Operation 489 'add' 'add_ln101_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 490 [1/1] (0.69ns)   --->   "%select_ln98_3 = select i1 %select_ln97_4, i32 %add_ln98, i32 %select_ln97" [conv_combined/main.cpp:98]   --->   Operation 490 'select' 'select_ln98_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %select_ln98" [conv_combined/main.cpp:99]   --->   Operation 491 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>

State 61 <SV = 36> <Delay = 6.91>
ST_61 : Operation 492 [2/2] (6.91ns)   --->   "%mul_ln97 = mul i31 %select_ln97_1, i31 %empty_71" [conv_combined/main.cpp:97]   --->   Operation 492 'mul' 'mul_ln97' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 493 [2/2] (6.91ns)   --->   "%p_mid1100 = mul i31 %trunc_ln98_1, i31 %empty_70" [conv_combined/main.cpp:98]   --->   Operation 493 'mul' 'p_mid1100' <Predicate = (select_ln97_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 494 [2/2] (6.91ns)   --->   "%empty_75 = mul i31 %trunc_ln99, i31 %trunc_ln97" [conv_combined/main.cpp:99]   --->   Operation 494 'mul' 'empty_75' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 37> <Delay = 6.91>
ST_62 : Operation 495 [1/2] (6.91ns)   --->   "%mul_ln97 = mul i31 %select_ln97_1, i31 %empty_71" [conv_combined/main.cpp:97]   --->   Operation 495 'mul' 'mul_ln97' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 496 [1/2] (6.91ns)   --->   "%p_mid1100 = mul i31 %trunc_ln98_1, i31 %empty_70" [conv_combined/main.cpp:98]   --->   Operation 496 'mul' 'p_mid1100' <Predicate = (select_ln97_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 497 [1/2] (6.91ns)   --->   "%empty_75 = mul i31 %trunc_ln99, i31 %trunc_ln97" [conv_combined/main.cpp:99]   --->   Operation 497 'mul' 'empty_75' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 38> <Delay = 5.07>
ST_63 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%select_ln97_2 = select i1 %icmp_ln98, i31 0, i31 %empty_72" [conv_combined/main.cpp:97]   --->   Operation 498 'select' 'select_ln97_2' <Predicate = (!select_ln97_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 499 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln98_1 = select i1 %select_ln97_4, i31 %p_mid1100, i31 %select_ln97_2" [conv_combined/main.cpp:98]   --->   Operation 499 'select' 'select_ln98_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i31 %mul_ln97, i31 %empty_75" [conv_combined/main.cpp:97]   --->   Operation 500 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_63 : Operation 501 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_76 = add i31 %tmp3, i31 %select_ln98_1" [conv_combined/main.cpp:97]   --->   Operation 501 'add' 'empty_76' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 64 <SV = 39> <Delay = 5.28>
ST_64 : Operation 502 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_97_14_VITIS_LOOP_98_15_VITIS_LOOP_99_16_str"   --->   Operation 502 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 503 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_98_15_VITIS_LOOP_99_16_str"   --->   Operation 503 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i7 %add_ln101_1" [conv_combined/main.cpp:101]   --->   Operation 504 'zext' 'zext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln101_1, i2 0" [conv_combined/main.cpp:101]   --->   Operation 505 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln101_4 = zext i9 %tmp_3" [conv_combined/main.cpp:101]   --->   Operation 506 'zext' 'zext_ln101_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 507 [1/1] (1.82ns)   --->   "%add_ln101_2 = add i30 %zext_ln101_4, i30 %zext_ln101_3" [conv_combined/main.cpp:101]   --->   Operation 507 'add' 'add_ln101_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 508 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [conv_combined/main.cpp:99]   --->   Operation 508 'specloopname' 'specloopname_ln99' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_76, i1 0" [conv_combined/main.cpp:97]   --->   Operation 509 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 510 [1/1] (2.55ns)   --->   "%empty_77 = add i32 %tmp_9, i32 %dwt_read" [conv_combined/main.cpp:97]   --->   Operation 510 'add' 'empty_77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %cmp155422, void %._crit_edge426, void %.lr.ph425" [conv_combined/main.cpp:100]   --->   Operation 511 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_77, i32 1, i32 31" [conv_combined/main.cpp:100]   --->   Operation 512 'partselect' 'trunc_ln' <Predicate = (cmp155422)> <Delay = 0.00>
ST_64 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i31 %trunc_ln" [conv_combined/main.cpp:100]   --->   Operation 513 'sext' 'sext_ln100' <Predicate = (cmp155422)> <Delay = 0.00>
ST_64 : Operation 514 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln100" [conv_combined/main.cpp:100]   --->   Operation 514 'getelementptr' 'gmem_addr_3' <Predicate = (cmp155422)> <Delay = 0.00>
ST_64 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln101_2 = trunc i32 %select_ln98" [conv_combined/main.cpp:101]   --->   Operation 515 'trunc' 'trunc_ln101_2' <Predicate = (cmp155422)> <Delay = 0.00>
ST_64 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln101_5 = zext i7 %trunc_ln101_2" [conv_combined/main.cpp:101]   --->   Operation 516 'zext' 'zext_ln101_5' <Predicate = (cmp155422)> <Delay = 0.00>
ST_64 : Operation 517 [1/1] (1.73ns)   --->   "%add_ln101_3 = add i30 %add_ln101_2, i30 %zext_ln101_5" [conv_combined/main.cpp:101]   --->   Operation 517 'add' 'add_ln101_3' <Predicate = (cmp155422)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln101_3 = trunc i30 %add_ln101_3" [conv_combined/main.cpp:101]   --->   Operation 518 'trunc' 'trunc_ln101_3' <Predicate = (cmp155422)> <Delay = 0.00>
ST_64 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln101_4 = trunc i30 %add_ln101_3" [conv_combined/main.cpp:101]   --->   Operation 519 'trunc' 'trunc_ln101_4' <Predicate = (cmp155422)> <Delay = 0.00>
ST_64 : Operation 520 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln101_4, i2 0" [conv_combined/main.cpp:101]   --->   Operation 520 'bitconcatenate' 'p_shl3_cast' <Predicate = (cmp155422)> <Delay = 0.00>
ST_64 : Operation 521 [1/1] (1.73ns)   --->   "%add_ln101_4 = add i10 %p_shl3_cast, i10 %trunc_ln101_3" [conv_combined/main.cpp:101]   --->   Operation 521 'add' 'add_ln101_4' <Predicate = (cmp155422)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 40> <Delay = 7.30>
ST_65 : Operation 522 [7/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:100]   --->   Operation 522 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 41> <Delay = 7.30>
ST_66 : Operation 523 [6/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:100]   --->   Operation 523 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 42> <Delay = 7.30>
ST_67 : Operation 524 [5/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:100]   --->   Operation 524 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 43> <Delay = 7.30>
ST_68 : Operation 525 [4/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:100]   --->   Operation 525 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 44> <Delay = 7.30>
ST_69 : Operation 526 [3/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:100]   --->   Operation 526 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 45> <Delay = 7.30>
ST_70 : Operation 527 [2/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:100]   --->   Operation 527 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 46> <Delay = 7.30>
ST_71 : Operation 528 [1/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:100]   --->   Operation 528 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 529 [1/1] (1.58ns)   --->   "%br_ln100 = br void" [conv_combined/main.cpp:100]   --->   Operation 529 'br' 'br_ln100' <Predicate = true> <Delay = 1.58>

State 72 <SV = 47> <Delay = 2.52>
ST_72 : Operation 530 [1/1] (0.00ns)   --->   "%l_1 = phi i31 %add_ln100, void %.split42, i31 0, void %.lr.ph425" [conv_combined/main.cpp:100]   --->   Operation 530 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 531 [1/1] (2.52ns)   --->   "%add_ln100 = add i31 %l_1, i31 1" [conv_combined/main.cpp:100]   --->   Operation 531 'add' 'add_ln100' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 532 [1/1] (0.00ns)   --->   "%l_1_cast = zext i31 %l_1" [conv_combined/main.cpp:100]   --->   Operation 532 'zext' 'l_1_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 533 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 533 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 534 [1/1] (2.47ns)   --->   "%icmp_ln100 = icmp_eq  i32 %l_1_cast, i32 %FW_read" [conv_combined/main.cpp:100]   --->   Operation 534 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 535 [1/1] (0.00ns)   --->   "%empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 535 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %.split42, void %._crit_edge426.loopexit" [conv_combined/main.cpp:100]   --->   Operation 536 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln101_5 = trunc i31 %l_1" [conv_combined/main.cpp:101]   --->   Operation 537 'trunc' 'trunc_ln101_5' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_72 : Operation 538 [1/1] (1.73ns)   --->   "%add_ln101_5 = add i10 %add_ln101_4, i10 %trunc_ln101_5" [conv_combined/main.cpp:101]   --->   Operation 538 'add' 'add_ln101_5' <Predicate = (!icmp_ln100)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 48> <Delay = 7.30>
ST_73 : Operation 539 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:101]   --->   Operation 539 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 49> <Delay = 3.25>
ST_74 : Operation 540 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [conv_combined/main.cpp:100]   --->   Operation 540 'specloopname' 'specloopname_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_74 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln101_6 = zext i10 %add_ln101_5" [conv_combined/main.cpp:101]   --->   Operation 541 'zext' 'zext_ln101_6' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_74 : Operation 542 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln101_6" [conv_combined/main.cpp:101]   --->   Operation 542 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_74 : Operation 543 [1/1] (3.25ns)   --->   "%store_ln101 = store i16 %gmem_addr_3_read, i10 %dwbuf_V_addr" [conv_combined/main.cpp:101]   --->   Operation 543 'store' 'store_ln101' <Predicate = (!icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_74 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 544 'br' 'br_ln0' <Predicate = (!icmp_ln100)> <Delay = 0.00>

State 75 <SV = 48> <Delay = 5.00>
ST_75 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge426"   --->   Operation 545 'br' 'br_ln0' <Predicate = (cmp155422)> <Delay = 0.00>
ST_75 : Operation 546 [1/1] (2.55ns)   --->   "%add_ln99 = add i32 %select_ln98, i32 1" [conv_combined/main.cpp:99]   --->   Operation 546 'add' 'add_ln99' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 547 [1/1] (3.52ns)   --->   "%add_ln98_1 = add i64 %indvar_flatten102, i64 1" [conv_combined/main.cpp:98]   --->   Operation 547 'add' 'add_ln98_1' <Predicate = (!icmp_ln98)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 548 [1/1] (1.48ns)   --->   "%select_ln98_4 = select i1 %icmp_ln98, i64 1, i64 %add_ln98_1" [conv_combined/main.cpp:98]   --->   Operation 548 'select' 'select_ln98_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 549 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 76 <SV = 35> <Delay = 6.91>
ST_76 : Operation 550 [1/2] (6.91ns)   --->   "%bound130 = mul i64 %cast95, i64 %cast129"   --->   Operation 550 'mul' 'bound130' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 36> <Delay = 6.97>
ST_77 : Operation 551 [1/1] (0.00ns)   --->   "%cast141 = zext i32 %C_read"   --->   Operation 551 'zext' 'cast141' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 552 [1/1] (0.00ns)   --->   "%cast142 = zext i64 %bound130"   --->   Operation 552 'zext' 'cast142' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 553 [5/5] (6.97ns)   --->   "%bound143 = mul i96 %cast141, i96 %cast142"   --->   Operation 553 'mul' 'bound143' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 37> <Delay = 6.97>
ST_78 : Operation 554 [4/5] (6.97ns)   --->   "%bound143 = mul i96 %cast141, i96 %cast142"   --->   Operation 554 'mul' 'bound143' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 38> <Delay = 6.97>
ST_79 : Operation 555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_1 = add i32 %H_read, i32 1" [conv_combined/main.cpp:107]   --->   Operation 555 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 556 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln107_1 = sub i32 %add_ln107_1, i32 %FH_read" [conv_combined/main.cpp:107]   --->   Operation 556 'sub' 'sub_ln107_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 557 [3/5] (6.97ns)   --->   "%bound143 = mul i96 %cast141, i96 %cast142"   --->   Operation 557 'mul' 'bound143' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 39> <Delay = 6.97>
ST_80 : Operation 558 [2/5] (6.97ns)   --->   "%bound143 = mul i96 %cast141, i96 %cast142"   --->   Operation 558 'mul' 'bound143' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 559 [1/1] (0.00ns)   --->   "%cast172 = zext i31 %trunc_ln92" [conv_combined/main.cpp:92]   --->   Operation 559 'zext' 'cast172' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 560 [1/1] (0.00ns)   --->   "%cast173 = zext i32 %sub_ln107_1" [conv_combined/main.cpp:107]   --->   Operation 560 'zext' 'cast173' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 561 [2/2] (6.91ns)   --->   "%bound174 = mul i63 %cast172, i63 %cast173" [conv_combined/main.cpp:92]   --->   Operation 561 'mul' 'bound174' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 40> <Delay = 6.97>
ST_81 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i32 %W_read" [conv_combined/main.cpp:107]   --->   Operation 562 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107 = add i32 %W_read, i32 1" [conv_combined/main.cpp:107]   --->   Operation 563 'add' 'add_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_81 : Operation 564 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln107 = sub i32 %add_ln107, i32 %FW_read" [conv_combined/main.cpp:107]   --->   Operation 564 'sub' 'sub_ln107' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_81 : Operation 565 [1/1] (1.67ns)   --->   "%add_ln107_3 = add i13 %trunc_ln44, i13 1" [conv_combined/main.cpp:107]   --->   Operation 565 'add' 'add_ln107_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 566 [1/5] (6.97ns)   --->   "%bound143 = mul i96 %cast141, i96 %cast142"   --->   Operation 566 'mul' 'bound143' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 567 [1/2] (6.91ns)   --->   "%bound174 = mul i63 %cast172, i63 %cast173" [conv_combined/main.cpp:92]   --->   Operation 567 'mul' 'bound174' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 568 [1/1] (2.47ns)   --->   "%icmp_ln112 = icmp_eq  i32 %FW_read, i32 0" [conv_combined/main.cpp:112]   --->   Operation 568 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 569 [1/1] (1.58ns)   --->   "%br_ln107 = br void" [conv_combined/main.cpp:107]   --->   Operation 569 'br' 'br_ln107' <Predicate = true> <Delay = 1.58>

State 82 <SV = 41> <Delay = 4.30>
ST_82 : Operation 570 [1/1] (0.00ns)   --->   "%indvar_flatten180 = phi i63 0, void %.lr.ph420, i63 %add_ln107_4, void %._crit_edge411" [conv_combined/main.cpp:107]   --->   Operation 570 'phi' 'indvar_flatten180' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 571 [1/1] (0.00ns)   --->   "%f_1 = phi i31 0, void %.lr.ph420, i31 %select_ln107_1, void %._crit_edge411" [conv_combined/main.cpp:107]   --->   Operation 571 'phi' 'f_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 572 [1/1] (0.00ns)   --->   "%h_1 = phi i32 0, void %.lr.ph420, i32 %add_ln108, void %._crit_edge411" [conv_combined/main.cpp:108]   --->   Operation 572 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 573 [1/1] (3.49ns)   --->   "%add_ln107_4 = add i63 %indvar_flatten180, i63 1" [conv_combined/main.cpp:107]   --->   Operation 573 'add' 'add_ln107_4' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 574 [1/1] (2.78ns)   --->   "%icmp_ln107 = icmp_eq  i63 %indvar_flatten180, i63 %bound174" [conv_combined/main.cpp:107]   --->   Operation 574 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 575 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %._crit_edge416.loopexit, void %.lr.ph390.preheader.preheader" [conv_combined/main.cpp:107]   --->   Operation 575 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 576 [1/1] (2.52ns)   --->   "%add_ln107_2 = add i31 %f_1, i31 1" [conv_combined/main.cpp:107]   --->   Operation 576 'add' 'add_ln107_2' <Predicate = (!icmp_ln107)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 577 [1/1] (2.47ns)   --->   "%icmp_ln108 = icmp_eq  i32 %h_1, i32 %sub_ln107_1" [conv_combined/main.cpp:108]   --->   Operation 577 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln107)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 578 [1/1] (0.73ns)   --->   "%select_ln107_1 = select i1 %icmp_ln108, i31 %add_ln107_2, i31 %f_1" [conv_combined/main.cpp:107]   --->   Operation 578 'select' 'select_ln107_1' <Predicate = (!icmp_ln107)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i31 %select_ln107_1" [conv_combined/main.cpp:107]   --->   Operation 579 'trunc' 'trunc_ln107_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_82 : Operation 580 [3/3] (1.05ns) (grouped into DSP with root node empty_82)   --->   "%mul_ln107 = mul i13 %trunc_ln107_1, i13 %outH" [conv_combined/main.cpp:107]   --->   Operation 580 'mul' 'mul_ln107' <Predicate = (!icmp_ln107)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = trunc i31 %select_ln107_1" [conv_combined/main.cpp:107]   --->   Operation 581 'trunc' 'trunc_ln107_2' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_82 : Operation 582 [1/1] (1.58ns)   --->   "%br_ln124 = br void %.lr.ph390.preheader" [conv_combined/main.cpp:124]   --->   Operation 582 'br' 'br_ln124' <Predicate = (icmp_ln107)> <Delay = 1.58>

State 83 <SV = 42> <Delay = 1.05>
ST_83 : Operation 583 [2/3] (1.05ns) (grouped into DSP with root node empty_82)   --->   "%mul_ln107 = mul i13 %trunc_ln107_1, i13 %outH" [conv_combined/main.cpp:107]   --->   Operation 583 'mul' 'mul_ln107' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 43> <Delay = 2.79>
ST_84 : Operation 584 [1/1] (0.69ns)   --->   "%select_ln107 = select i1 %icmp_ln108, i32 0, i32 %h_1" [conv_combined/main.cpp:107]   --->   Operation 584 'select' 'select_ln107' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 585 [1/3] (0.00ns) (grouped into DSP with root node empty_82)   --->   "%mul_ln107 = mul i13 %trunc_ln107_1, i13 %outH" [conv_combined/main.cpp:107]   --->   Operation 585 'mul' 'mul_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i32 %select_ln107" [conv_combined/main.cpp:108]   --->   Operation 586 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 587 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_82 = add i13 %trunc_ln108, i13 %mul_ln107" [conv_combined/main.cpp:108]   --->   Operation 587 'add' 'empty_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 44> <Delay = 4.25>
ST_85 : Operation 588 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_82 = add i13 %trunc_ln108, i13 %mul_ln107" [conv_combined/main.cpp:108]   --->   Operation 588 'add' 'empty_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 589 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_83 = mul i13 %empty_82, i13 %add_ln107_3" [conv_combined/main.cpp:108]   --->   Operation 589 'mul' 'empty_83' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 45> <Delay = 2.15>
ST_86 : Operation 590 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_83 = mul i13 %empty_82, i13 %add_ln107_3" [conv_combined/main.cpp:108]   --->   Operation 590 'mul' 'empty_83' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 87 <SV = 46> <Delay = 2.15>
ST_87 : Operation 591 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_83 = mul i13 %empty_82, i13 %add_ln107_3" [conv_combined/main.cpp:108]   --->   Operation 591 'mul' 'empty_83' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 88 <SV = 47> <Delay = 2.32>
ST_88 : Operation 592 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_107_18_VITIS_LOOP_108_19_str"   --->   Operation 592 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i3 %trunc_ln107_2" [conv_combined/main.cpp:107]   --->   Operation 593 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i3 %trunc_ln107_2"   --->   Operation 594 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln107_2, i2 0"   --->   Operation 595 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i5 %tmp_s"   --->   Operation 596 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 597 [1/1] (1.78ns)   --->   "%add_ln1118_1 = add i6 %zext_ln1118_2, i6 %zext_ln1118_1"   --->   Operation 597 'add' 'add_ln1118_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i6 %add_ln1118_1" [conv_combined/main.cpp:108]   --->   Operation 598 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 599 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [conv_combined/main.cpp:108]   --->   Operation 599 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 600 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_83 = mul i13 %empty_82, i13 %add_ln107_3" [conv_combined/main.cpp:108]   --->   Operation 600 'mul' 'empty_83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %cmp184407, void %._crit_edge411, void %.lr.ph410" [conv_combined/main.cpp:109]   --->   Operation 601 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 602 [1/1] (0.00ns)   --->   "%dbbuf_V_addr_1 = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln107" [conv_combined/main.cpp:107]   --->   Operation 602 'getelementptr' 'dbbuf_V_addr_1' <Predicate = (cmp184407)> <Delay = 0.00>
ST_88 : Operation 603 [2/2] (2.32ns)   --->   "%dbbuf_V_load = load i3 %dbbuf_V_addr_1"   --->   Operation 603 'load' 'dbbuf_V_load' <Predicate = (cmp184407)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 89 <SV = 48> <Delay = 2.32>
ST_89 : Operation 604 [1/2] (2.32ns)   --->   "%dbbuf_V_load = load i3 %dbbuf_V_addr_1"   --->   Operation 604 'load' 'dbbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_89 : Operation 605 [1/1] (1.58ns)   --->   "%br_ln109 = br void" [conv_combined/main.cpp:109]   --->   Operation 605 'br' 'br_ln109' <Predicate = true> <Delay = 1.58>

State 90 <SV = 49> <Delay = 4.79>
ST_90 : Operation 606 [1/1] (0.00ns)   --->   "%w_1 = phi i32 %add_ln109, void %._crit_edge406.loopexit, i32 0, void %.lr.ph410" [conv_combined/main.cpp:109]   --->   Operation 606 'phi' 'w_1' <Predicate = (cmp184407)> <Delay = 0.00>
ST_90 : Operation 607 [1/1] (0.00ns)   --->   "%empty_78 = phi i16 %add_ln703, void %._crit_edge406.loopexit, i16 %dbbuf_V_load, void %.lr.ph410"   --->   Operation 607 'phi' 'empty_78' <Predicate = (cmp184407)> <Delay = 0.00>
ST_90 : Operation 608 [1/1] (2.55ns)   --->   "%add_ln109 = add i32 %w_1, i32 1" [conv_combined/main.cpp:109]   --->   Operation 608 'add' 'add_ln109' <Predicate = (cmp184407)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 609 [1/1] (2.47ns)   --->   "%icmp_ln109 = icmp_eq  i32 %w_1, i32 %sub_ln107" [conv_combined/main.cpp:109]   --->   Operation 609 'icmp' 'icmp_ln109' <Predicate = (cmp184407)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %.split36, void %._crit_edge411.loopexit" [conv_combined/main.cpp:109]   --->   Operation 610 'br' 'br_ln109' <Predicate = (cmp184407)> <Delay = 0.00>
ST_90 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i32 %w_1" [conv_combined/main.cpp:109]   --->   Operation 611 'trunc' 'trunc_ln109' <Predicate = (cmp184407 & !icmp_ln109)> <Delay = 0.00>
ST_90 : Operation 612 [1/1] (1.67ns)   --->   "%empty_79 = add i13 %trunc_ln109, i13 %empty_83" [conv_combined/main.cpp:109]   --->   Operation 612 'add' 'empty_79' <Predicate = (cmp184407 & !icmp_ln109)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 613 [1/1] (0.00ns)   --->   "%p_cast30 = zext i13 %empty_79" [conv_combined/main.cpp:109]   --->   Operation 613 'zext' 'p_cast30' <Predicate = (cmp184407 & !icmp_ln109)> <Delay = 0.00>
ST_90 : Operation 614 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %p_cast30" [conv_combined/main.cpp:109]   --->   Operation 614 'getelementptr' 'dy_addr' <Predicate = (cmp184407 & !icmp_ln109)> <Delay = 0.00>
ST_90 : Operation 615 [3/3] (1.68ns)   --->   "%r_V = load i13 %dy_addr" [conv_combined/main.cpp:109]   --->   Operation 615 'load' 'r_V' <Predicate = (cmp184407 & !icmp_ln109)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_90 : Operation 616 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 616 'store' 'store_ln0' <Predicate = (cmp184407 & !icmp_ln109)> <Delay = 1.58>
ST_90 : Operation 617 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 617 'store' 'store_ln0' <Predicate = (cmp184407 & !icmp_ln109)> <Delay = 1.58>
ST_90 : Operation 618 [1/1] (2.32ns)   --->   "%store_ln703 = store i16 %empty_78, i3 %dbbuf_V_addr_1"   --->   Operation 618 'store' 'store_ln703' <Predicate = (cmp184407 & icmp_ln109)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_90 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln108 = br void %._crit_edge411" [conv_combined/main.cpp:108]   --->   Operation 619 'br' 'br_ln108' <Predicate = (cmp184407 & icmp_ln109)> <Delay = 0.00>
ST_90 : Operation 620 [1/1] (2.55ns)   --->   "%add_ln108 = add i32 %select_ln107, i32 1" [conv_combined/main.cpp:108]   --->   Operation 620 'add' 'add_ln108' <Predicate = (icmp_ln109) | (!cmp184407)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 621 'br' 'br_ln0' <Predicate = (icmp_ln109) | (!cmp184407)> <Delay = 0.00>

State 91 <SV = 50> <Delay = 1.68>
ST_91 : Operation 622 [2/3] (1.68ns)   --->   "%r_V = load i13 %dy_addr" [conv_combined/main.cpp:109]   --->   Operation 622 'load' 'r_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>

State 92 <SV = 51> <Delay = 1.68>
ST_92 : Operation 623 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [conv_combined/main.cpp:109]   --->   Operation 623 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 624 [1/3] (1.68ns)   --->   "%r_V = load i13 %dy_addr" [conv_combined/main.cpp:109]   --->   Operation 624 'load' 'r_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_92 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %r_V"   --->   Operation 625 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 626 [1/1] (1.58ns)   --->   "%br_ln110 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i65" [conv_combined/main.cpp:110]   --->   Operation 626 'br' 'br_ln110' <Predicate = true> <Delay = 1.58>

State 93 <SV = 52> <Delay = 4.70>
ST_93 : Operation 627 [1/1] (0.00ns)   --->   "%indvar_flatten167 = phi i96 0, void %.split36, i96 %add_ln110_1, void %._crit_edge401.loopexit" [conv_combined/main.cpp:110]   --->   Operation 627 'phi' 'indvar_flatten167' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 628 [1/1] (0.00ns)   --->   "%c_1 = phi i32 0, void %.split36, i32 %select_ln110_2, void %._crit_edge401.loopexit" [conv_combined/main.cpp:110]   --->   Operation 628 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i32 %c_1" [conv_combined/main.cpp:110]   --->   Operation 629 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 630 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_80 = mul i13 %trunc_ln110, i13 %empty_48" [conv_combined/main.cpp:110]   --->   Operation 630 'mul' 'empty_80' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 631 [1/1] (3.12ns)   --->   "%icmp_ln110 = icmp_eq  i96 %indvar_flatten167, i96 %bound143" [conv_combined/main.cpp:110]   --->   Operation 631 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 632 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %._crit_edge401.loopexit, void %._crit_edge406.loopexit" [conv_combined/main.cpp:110]   --->   Operation 632 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 633 [1/1] (2.55ns)   --->   "%add_ln110 = add i32 %c_1, i32 1" [conv_combined/main.cpp:110]   --->   Operation 633 'add' 'add_ln110' <Predicate = (!icmp_ln110)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = trunc i32 %add_ln110" [conv_combined/main.cpp:110]   --->   Operation 634 'trunc' 'trunc_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_93 : Operation 635 [4/4] (2.15ns) (root node of the DSP)   --->   "%p_mid1149 = mul i13 %trunc_ln110_1, i13 %empty_48" [conv_combined/main.cpp:110]   --->   Operation 635 'mul' 'p_mid1149' <Predicate = (!icmp_ln110)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 94 <SV = 53> <Delay = 4.43>
ST_94 : Operation 636 [1/1] (0.00ns)   --->   "%indvar_flatten138 = phi i64 0, void %.split36, i64 %select_ln111_4, void %._crit_edge401.loopexit" [conv_combined/main.cpp:111]   --->   Operation 636 'phi' 'indvar_flatten138' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 637 [1/1] (4.43ns)   --->   "%add_ln110_1 = add i96 %indvar_flatten167, i96 1" [conv_combined/main.cpp:110]   --->   Operation 637 'add' 'add_ln110_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 638 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_80 = mul i13 %trunc_ln110, i13 %empty_48" [conv_combined/main.cpp:110]   --->   Operation 638 'mul' 'empty_80' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 639 [1/1] (2.77ns)   --->   "%icmp_ln111 = icmp_eq  i64 %indvar_flatten138, i64 %bound130" [conv_combined/main.cpp:111]   --->   Operation 639 'icmp' 'icmp_ln111' <Predicate = (!icmp_ln110)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 640 [3/4] (2.15ns) (root node of the DSP)   --->   "%p_mid1149 = mul i13 %trunc_ln110_1, i13 %empty_48" [conv_combined/main.cpp:110]   --->   Operation 640 'mul' 'p_mid1149' <Predicate = (!icmp_ln110)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 641 [1/1] (0.69ns)   --->   "%select_ln110_2 = select i1 %icmp_ln111, i32 %add_ln110, i32 %c_1" [conv_combined/main.cpp:110]   --->   Operation 641 'select' 'select_ln110_2' <Predicate = (!icmp_ln110)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln110_2 = trunc i32 %select_ln110_2" [conv_combined/main.cpp:110]   --->   Operation 642 'trunc' 'trunc_ln110_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_94 : Operation 643 [1/1] (3.52ns)   --->   "%add_ln111_2 = add i64 %indvar_flatten138, i64 1" [conv_combined/main.cpp:111]   --->   Operation 643 'add' 'add_ln111_2' <Predicate = (!icmp_ln110)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 54> <Delay = 2.15>
ST_95 : Operation 644 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_80 = mul i13 %trunc_ln110, i13 %empty_48" [conv_combined/main.cpp:110]   --->   Operation 644 'mul' 'empty_80' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 645 [2/4] (2.15ns) (root node of the DSP)   --->   "%p_mid1149 = mul i13 %trunc_ln110_1, i13 %empty_48" [conv_combined/main.cpp:110]   --->   Operation 645 'mul' 'p_mid1149' <Predicate = (!icmp_ln110)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 646 [1/1] (1.48ns)   --->   "%select_ln111_4 = select i1 %icmp_ln111, i64 1, i64 %add_ln111_2" [conv_combined/main.cpp:111]   --->   Operation 646 'select' 'select_ln111_4' <Predicate = (!icmp_ln110)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 96 <SV = 55> <Delay = 7.06>
ST_96 : Operation 647 [1/1] (0.00ns)   --->   "%fh_1 = phi i32 0, void %.split36, i32 %select_ln111_3, void %._crit_edge401.loopexit" [conv_combined/main.cpp:111]   --->   Operation 647 'phi' 'fh_1' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 648 [1/1] (0.00ns)   --->   "%fw_1 = phi i32 0, void %.split36, i32 %add_ln112, void %._crit_edge401.loopexit" [conv_combined/main.cpp:112]   --->   Operation 648 'phi' 'fw_1' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 649 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_80 = mul i13 %trunc_ln110, i13 %empty_48" [conv_combined/main.cpp:110]   --->   Operation 649 'mul' 'empty_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i32 %fh_1" [conv_combined/main.cpp:111]   --->   Operation 650 'trunc' 'trunc_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_96 : Operation 651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i13 %trunc_ln108, i13 %trunc_ln111" [conv_combined/main.cpp:108]   --->   Operation 651 'add' 'tmp4' <Predicate = (!icmp_ln111)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 652 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%empty_81 = add i13 %tmp4, i13 %empty_80" [conv_combined/main.cpp:108]   --->   Operation 652 'add' 'empty_81' <Predicate = (!icmp_ln111)> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i32 %fh_1"   --->   Operation 653 'trunc' 'trunc_ln727' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_96 : Operation 654 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 654 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 655 [1/1] (0.69ns)   --->   "%select_ln110 = select i1 %icmp_ln111, i32 0, i32 %fh_1" [conv_combined/main.cpp:110]   --->   Operation 655 'select' 'select_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 656 [1/4] (0.00ns) (root node of the DSP)   --->   "%p_mid1149 = mul i13 %trunc_ln110_1, i13 %empty_48" [conv_combined/main.cpp:110]   --->   Operation 656 'mul' 'p_mid1149' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 657 [1/1] (0.69ns)   --->   "%select_ln110_1 = select i1 %icmp_ln111, i13 %p_mid1149, i13 %empty_80" [conv_combined/main.cpp:110]   --->   Operation 657 'select' 'select_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 658 [1/1] (1.67ns)   --->   "%p_mid1155 = add i13 %trunc_ln108, i13 %p_mid1149" [conv_combined/main.cpp:108]   --->   Operation 658 'add' 'p_mid1155' <Predicate = (!icmp_ln110 & icmp_ln111)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln111_1)   --->   "%select_ln110_3 = select i1 %icmp_ln111, i7 0, i7 %trunc_ln727" [conv_combined/main.cpp:110]   --->   Operation 659 'select' 'select_ln110_3' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 660 [1/1] (2.47ns)   --->   "%icmp_ln112_1 = icmp_eq  i32 %fw_1, i32 %FW_read" [conv_combined/main.cpp:112]   --->   Operation 660 'icmp' 'icmp_ln112_1' <Predicate = (!icmp_ln110 & !icmp_ln111)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 661 [1/1] (0.99ns)   --->   "%select_ln110_5 = select i1 %icmp_ln111, i1 %icmp_ln112, i1 %icmp_ln112_1" [conv_combined/main.cpp:110]   --->   Operation 661 'select' 'select_ln110_5' <Predicate = (!icmp_ln110)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 662 [1/1] (2.55ns)   --->   "%add_ln111 = add i32 %select_ln110, i32 1" [conv_combined/main.cpp:111]   --->   Operation 662 'add' 'add_ln111' <Predicate = (!icmp_ln110)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = trunc i32 %add_ln111" [conv_combined/main.cpp:111]   --->   Operation 663 'trunc' 'trunc_ln111_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_96 : Operation 664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4_mid1 = add i13 %trunc_ln108, i13 %trunc_ln111_1" [conv_combined/main.cpp:108]   --->   Operation 664 'add' 'tmp4_mid1' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 665 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%p_mid1134 = add i13 %tmp4_mid1, i13 %select_ln110_1" [conv_combined/main.cpp:108]   --->   Operation 665 'add' 'p_mid1134' <Predicate = (!icmp_ln110)> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node select_ln111_1)   --->   "%trunc_ln727_1 = trunc i32 %add_ln111"   --->   Operation 666 'trunc' 'trunc_ln727_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_96 : Operation 667 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln111_1 = select i1 %select_ln110_5, i7 %trunc_ln727_1, i7 %select_ln110_3" [conv_combined/main.cpp:111]   --->   Operation 667 'select' 'select_ln111_1' <Predicate = (!icmp_ln110)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 97 <SV = 56> <Delay = 5.55>
ST_97 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i5 %trunc_ln110_2"   --->   Operation 668 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_97 : Operation 669 [1/1] (1.82ns)   --->   "%add_ln1118_2 = add i7 %zext_ln108, i7 %zext_ln1118_3"   --->   Operation 669 'add' 'add_ln1118_2' <Predicate = (!icmp_ln110)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i7 %add_ln1118_2"   --->   Operation 670 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_97 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln1118_2, i2 0"   --->   Operation 671 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_97 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i9 %tmp_10"   --->   Operation 672 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_97 : Operation 673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_3 = add i30 %zext_ln1118_5, i30 %zext_ln1118_4"   --->   Operation 673 'add' 'add_ln1118_3' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_97 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node select_ln111_2)   --->   "%select_ln110_4 = select i1 %icmp_ln111, i13 %p_mid1155, i13 %empty_81" [conv_combined/main.cpp:110]   --->   Operation 674 'select' 'select_ln110_4' <Predicate = (!icmp_ln110 & !select_ln110_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node select_ln111)   --->   "%or_ln111 = or i1 %select_ln110_5, i1 %icmp_ln111" [conv_combined/main.cpp:111]   --->   Operation 675 'or' 'or_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 676 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln111 = select i1 %or_ln111, i32 0, i32 %fw_1" [conv_combined/main.cpp:111]   --->   Operation 676 'select' 'select_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i7 %select_ln111_1"   --->   Operation 677 'zext' 'zext_ln1118_6' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_97 : Operation 678 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1118_4 = add i30 %add_ln1118_3, i30 %zext_ln1118_6"   --->   Operation 678 'add' 'add_ln1118_4' <Predicate = (!icmp_ln110)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_97 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i30 %add_ln1118_4"   --->   Operation 679 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_97 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i30 %add_ln1118_4"   --->   Operation 680 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_97 : Operation 681 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln111_2 = select i1 %select_ln110_5, i13 %p_mid1134, i13 %select_ln110_4" [conv_combined/main.cpp:111]   --->   Operation 681 'select' 'select_ln111_2' <Predicate = (!icmp_ln110)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 682 [3/3] (1.05ns) (grouped into DSP with root node add_ln111_1)   --->   "%mul_ln111 = mul i13 %select_ln111_2, i13 %trunc_ln107" [conv_combined/main.cpp:111]   --->   Operation 682 'mul' 'mul_ln111' <Predicate = (!icmp_ln110)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 683 [1/1] (0.69ns)   --->   "%select_ln111_3 = select i1 %select_ln110_5, i32 %add_ln111, i32 %select_ln110" [conv_combined/main.cpp:111]   --->   Operation 683 'select' 'select_ln111_3' <Predicate = (!icmp_ln110)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i32 %select_ln111" [conv_combined/main.cpp:113]   --->   Operation 684 'trunc' 'trunc_ln113' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_97 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln1118_2 = trunc i32 %select_ln111"   --->   Operation 685 'trunc' 'trunc_ln1118_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_97 : Operation 686 [1/1] (2.55ns)   --->   "%add_ln112 = add i32 %select_ln111, i32 1" [conv_combined/main.cpp:112]   --->   Operation 686 'add' 'add_ln112' <Predicate = (!icmp_ln110)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 57> <Delay = 3.72>
ST_98 : Operation 687 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1118_1, i2 0"   --->   Operation 687 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_98 : Operation 688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_5 = add i10 %p_shl7_cast, i10 %trunc_ln1118"   --->   Operation 688 'add' 'add_ln1118_5' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_98 : Operation 689 [2/3] (1.05ns) (grouped into DSP with root node add_ln111_1)   --->   "%mul_ln111 = mul i13 %select_ln111_2, i13 %trunc_ln107" [conv_combined/main.cpp:111]   --->   Operation 689 'mul' 'mul_ln111' <Predicate = (!icmp_ln110)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 690 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1118_6 = add i10 %add_ln1118_5, i10 %trunc_ln1118_2"   --->   Operation 690 'add' 'add_ln1118_6' <Predicate = (!icmp_ln110)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 99 <SV = 58> <Delay = 3.25>
ST_99 : Operation 691 [1/3] (0.00ns) (grouped into DSP with root node add_ln111_1)   --->   "%mul_ln111 = mul i13 %select_ln111_2, i13 %trunc_ln107" [conv_combined/main.cpp:111]   --->   Operation 691 'mul' 'mul_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 692 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln111_1 = add i13 %mul_ln111, i13 %trunc_ln109" [conv_combined/main.cpp:111]   --->   Operation 692 'add' 'add_ln111_1' <Predicate = (!icmp_ln110)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i10 %add_ln1118_6"   --->   Operation 693 'zext' 'zext_ln1118_7' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_99 : Operation 694 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_7"   --->   Operation 694 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_99 : Operation 695 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_7"   --->   Operation 695 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_99 : Operation 696 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i10 %wbuf_V_addr_1"   --->   Operation 696 'load' 'wbuf_V_load' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>

State 100 <SV = 59> <Delay = 6.25>
ST_100 : Operation 697 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln111_1 = add i13 %mul_ln111, i13 %trunc_ln109" [conv_combined/main.cpp:111]   --->   Operation 697 'add' 'add_ln111_1' <Predicate = (!icmp_ln110)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 698 [1/1] (1.67ns)   --->   "%add_ln1118 = add i13 %add_ln111_1, i13 %trunc_ln113"   --->   Operation 698 'add' 'add_ln1118' <Predicate = (!icmp_ln110)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i13 %add_ln1118"   --->   Operation 699 'zext' 'zext_ln1118' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_100 : Operation 700 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 700 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_100 : Operation 701 [3/3] (1.68ns)   --->   "%x_load_2 = load i13 %x_addr_2"   --->   Operation 701 'load' 'x_load_2' <Predicate = (!icmp_ln110)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_100 : Operation 702 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i10 %wbuf_V_addr_1"   --->   Operation 702 'load' 'wbuf_V_load' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_100 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %wbuf_V_load"   --->   Operation 703 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_100 : Operation 704 [1/1] (0.00ns)   --->   "%dx_addr_2 = getelementptr i16 %dx, i32 0, i32 %zext_ln1118"   --->   Operation 704 'getelementptr' 'dx_addr_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_100 : Operation 705 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 705 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_100 : Operation 706 [3/3] (1.68ns)   --->   "%dx_load_1 = load i13 %dx_addr_2"   --->   Operation 706 'load' 'dx_load_1' <Predicate = (!icmp_ln110)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_100 : Operation 707 [1/1] (2.47ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln1118"   --->   Operation 707 'icmp' 'addr_cmp' <Predicate = (!icmp_ln110)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 708 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_2, i29 %sext_ln1118_1"   --->   Operation 708 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln110)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 709 [1/1] (1.58ns)   --->   "%store_ln1118 = store i32 %zext_ln1118, i32 %reuse_addr_reg"   --->   Operation 709 'store' 'store_ln1118' <Predicate = (!icmp_ln110)> <Delay = 1.58>

State 101 <SV = 60> <Delay = 1.68>
ST_101 : Operation 710 [2/3] (1.68ns)   --->   "%x_load_2 = load i13 %x_addr_2"   --->   Operation 710 'load' 'x_load_2' <Predicate = (!icmp_ln110)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_101 : Operation 711 [2/3] (1.68ns)   --->   "%dx_load_1 = load i13 %dx_addr_2"   --->   Operation 711 'load' 'dx_load_1' <Predicate = (!icmp_ln110)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_101 : Operation 712 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_2, i29 %sext_ln1118_1"   --->   Operation 712 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln110)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 102 <SV = 61> <Delay = 4.58>
ST_102 : Operation 713 [1/3] (1.68ns)   --->   "%x_load_2 = load i13 %x_addr_2"   --->   Operation 713 'load' 'x_load_2' <Predicate = (!icmp_ln110)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_102 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %x_load_2"   --->   Operation 714 'sext' 'sext_ln1118' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_102 : Operation 715 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln1118_1"   --->   Operation 715 'mul' 'mul_ln1192' <Predicate = (!icmp_ln110)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 716 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 716 'load' 'reuse_reg_load' <Predicate = (!icmp_ln110 & addr_cmp)> <Delay = 0.00>
ST_102 : Operation 717 [1/3] (1.68ns)   --->   "%dx_load_1 = load i13 %dx_addr_2"   --->   Operation 717 'load' 'dx_load_1' <Predicate = (!icmp_ln110)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_102 : Operation 718 [1/1] (0.80ns)   --->   "%lhs_2 = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %dx_load_1"   --->   Operation 718 'select' 'lhs_2' <Predicate = (!icmp_ln110)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 719 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs_2, i13 0"   --->   Operation 719 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_102 : Operation 720 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_2, i29 %sext_ln1118_1"   --->   Operation 720 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 721 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 721 'add' 'ret_V_1' <Predicate = (!icmp_ln110)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 103 <SV = 62> <Delay = 5.35>
ST_103 : Operation 722 [2/2] (3.25ns)   --->   "%lhs = load i10 %dwbuf_V_addr_2"   --->   Operation 722 'load' 'lhs' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_103 : Operation 723 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln1118_1"   --->   Operation 723 'mul' 'mul_ln1192' <Predicate = (!icmp_ln110)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 724 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 724 'add' 'ret_V_1' <Predicate = (!icmp_ln110)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28"   --->   Operation 725 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_103 : Operation 726 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i13 %dx_addr_2"   --->   Operation 726 'store' 'store_ln708' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_103 : Operation 727 [1/1] (1.58ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i16 %reuse_reg"   --->   Operation 727 'store' 'store_ln708' <Predicate = (!icmp_ln110)> <Delay = 1.58>

State 104 <SV = 63> <Delay = 5.35>
ST_104 : Operation 728 [1/2] (3.25ns)   --->   "%lhs = load i10 %dwbuf_V_addr_2"   --->   Operation 728 'load' 'lhs' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_104 : Operation 729 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 729 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_104 : Operation 730 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln1118_1"   --->   Operation 730 'mul' 'mul_ln1192' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 731 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 731 'add' 'ret_V' <Predicate = (!icmp_ln110)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 105 <SV = 64> <Delay = 5.35>
ST_105 : Operation 732 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_110_21_VITIS_LOOP_111_22_VITIS_LOOP_112_23_str"   --->   Operation 732 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_105 : Operation 733 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 733 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_105 : Operation 734 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_111_22_VITIS_LOOP_112_23_str"   --->   Operation 734 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_105 : Operation 735 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 735 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_105 : Operation 736 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [conv_combined/main.cpp:112]   --->   Operation 736 'specloopname' 'specloopname_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_105 : Operation 737 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 737 'add' 'ret_V' <Predicate = (!icmp_ln110)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 738 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_105 : Operation 739 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln2, i10 %dwbuf_V_addr_2"   --->   Operation 739 'store' 'store_ln708' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_105 : Operation 740 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i65"   --->   Operation 740 'br' 'br_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>

State 106 <SV = 56> <Delay = 2.07>
ST_106 : Operation 741 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %r_V, i16 %empty_78"   --->   Operation 741 'add' 'add_ln703' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 742 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 742 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 107 <SV = 42> <Delay = 6.91>
ST_107 : Operation 743 [1/1] (0.00ns)   --->   "%indvar_flatten214 = phi i95 %add_ln124_1, void %._crit_edge376, i95 0, void %.lr.ph390.preheader.preheader" [conv_combined/main.cpp:124]   --->   Operation 743 'phi' 'indvar_flatten214' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 744 [1/1] (0.00ns)   --->   "%j_2 = phi i32 %select_ln125_3, void %._crit_edge376, i32 0, void %.lr.ph390.preheader.preheader" [conv_combined/main.cpp:125]   --->   Operation 744 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 745 [1/1] (4.40ns)   --->   "%add_ln124_1 = add i95 %indvar_flatten214, i95 1" [conv_combined/main.cpp:124]   --->   Operation 745 'add' 'add_ln124_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i32 %j_2" [conv_combined/main.cpp:125]   --->   Operation 746 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 747 [2/2] (6.91ns)   --->   "%empty_84 = mul i31 %trunc_ln125, i31 %empty_70" [conv_combined/main.cpp:125]   --->   Operation 747 'mul' 'empty_84' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 748 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i32 %j_2" [conv_combined/main.cpp:128]   --->   Operation 748 'trunc' 'trunc_ln128' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 749 [1/1] (3.11ns)   --->   "%icmp_ln124 = icmp_eq  i95 %indvar_flatten214, i95 %bound107" [conv_combined/main.cpp:124]   --->   Operation 749 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 43> <Delay = 7.30>
ST_108 : Operation 750 [1/1] (0.00ns)   --->   "%i_5 = phi i31 %select_ln124_1, void %._crit_edge376, i31 0, void %.lr.ph390.preheader.preheader" [conv_combined/main.cpp:124]   --->   Operation 750 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 751 [1/1] (0.00ns)   --->   "%indvar_flatten191 = phi i64 %select_ln125_4, void %._crit_edge376, i64 0, void %.lr.ph390.preheader.preheader" [conv_combined/main.cpp:125]   --->   Operation 751 'phi' 'indvar_flatten191' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 752 [1/1] (0.00ns)   --->   "%k_2 = phi i32 %add_ln126, void %._crit_edge376, i32 0, void %.lr.ph390.preheader.preheader" [conv_combined/main.cpp:126]   --->   Operation 752 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 753 [1/2] (6.91ns)   --->   "%empty_84 = mul i31 %trunc_ln125, i31 %empty_70" [conv_combined/main.cpp:125]   --->   Operation 753 'mul' 'empty_84' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 754 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %._crit_edge386.loopexit, void %.lr.ph370" [conv_combined/main.cpp:124]   --->   Operation 754 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 755 [1/1] (2.52ns)   --->   "%add_ln124 = add i31 %i_5, i31 1" [conv_combined/main.cpp:124]   --->   Operation 755 'add' 'add_ln124' <Predicate = (!icmp_ln124)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 756 [1/1] (2.77ns)   --->   "%icmp_ln125 = icmp_eq  i64 %indvar_flatten191, i64 %bound96" [conv_combined/main.cpp:125]   --->   Operation 756 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln124)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 757 [1/1] (0.73ns)   --->   "%select_ln124_1 = select i1 %icmp_ln125, i31 %add_ln124, i31 %i_5" [conv_combined/main.cpp:124]   --->   Operation 757 'select' 'select_ln124_1' <Predicate = (!icmp_ln124)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i31 %select_ln124_1" [conv_combined/main.cpp:124]   --->   Operation 758 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_108 : Operation 759 [1/1] (2.47ns)   --->   "%icmp_ln126 = icmp_eq  i32 %k_2, i32 %FH_read" [conv_combined/main.cpp:126]   --->   Operation 759 'icmp' 'icmp_ln126' <Predicate = (!icmp_ln124)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 760 [1/1] (0.99ns)   --->   "%select_ln124_4 = select i1 %icmp_ln125, i1 %icmp_ln99, i1 %icmp_ln126" [conv_combined/main.cpp:124]   --->   Operation 760 'select' 'select_ln124_4' <Predicate = (!icmp_ln124)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln125)   --->   "%or_ln125 = or i1 %select_ln124_4, i1 %icmp_ln125" [conv_combined/main.cpp:125]   --->   Operation 761 'or' 'or_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 762 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln125 = select i1 %or_ln125, i32 0, i32 %k_2" [conv_combined/main.cpp:125]   --->   Operation 762 'select' 'select_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i32 %select_ln125" [conv_combined/main.cpp:126]   --->   Operation 763 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_108 : Operation 764 [1/1] (7.30ns)   --->   "%empty_91 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:135]   --->   Operation 764 'writereq' 'empty_91' <Predicate = (icmp_ln124)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 765 [1/1] (1.58ns)   --->   "%br_ln135 = br void" [conv_combined/main.cpp:135]   --->   Operation 765 'br' 'br_ln135' <Predicate = (icmp_ln124)> <Delay = 1.58>

State 109 <SV = 44> <Delay = 6.91>
ST_109 : Operation 766 [1/1] (0.69ns)   --->   "%select_ln124 = select i1 %icmp_ln125, i32 0, i32 %j_2" [conv_combined/main.cpp:124]   --->   Operation 766 'select' 'select_ln124' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 767 [2/2] (6.91ns)   --->   "%mul_ln124 = mul i31 %select_ln124_1, i31 %empty_71" [conv_combined/main.cpp:124]   --->   Operation 767 'mul' 'mul_ln124' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i3 %trunc_ln124" [conv_combined/main.cpp:128]   --->   Operation 768 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln124, i2 0" [conv_combined/main.cpp:128]   --->   Operation 769 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i5 %tmp_5" [conv_combined/main.cpp:128]   --->   Operation 770 'zext' 'zext_ln128_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 771 [1/1] (1.78ns)   --->   "%add_ln128 = add i6 %zext_ln128_1, i6 %zext_ln128" [conv_combined/main.cpp:128]   --->   Operation 771 'add' 'add_ln128' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node add_ln128_1)   --->   "%zext_ln125 = zext i6 %add_ln128" [conv_combined/main.cpp:125]   --->   Operation 772 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node add_ln128_1)   --->   "%select_ln124_3 = select i1 %icmp_ln125, i5 0, i5 %trunc_ln128" [conv_combined/main.cpp:124]   --->   Operation 773 'select' 'select_ln124_3' <Predicate = (!select_ln124_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 774 [1/1] (2.55ns)   --->   "%add_ln125 = add i32 %select_ln124, i32 1" [conv_combined/main.cpp:125]   --->   Operation 774 'add' 'add_ln125' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln125_1 = trunc i32 %add_ln125" [conv_combined/main.cpp:125]   --->   Operation 775 'trunc' 'trunc_ln125_1' <Predicate = (select_ln124_4)> <Delay = 0.00>
ST_109 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node add_ln128_1)   --->   "%trunc_ln128_1 = trunc i32 %add_ln125" [conv_combined/main.cpp:128]   --->   Operation 776 'trunc' 'trunc_ln128_1' <Predicate = (select_ln124_4)> <Delay = 0.00>
ST_109 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node add_ln128_1)   --->   "%select_ln125_2 = select i1 %select_ln124_4, i5 %trunc_ln128_1, i5 %select_ln124_3" [conv_combined/main.cpp:125]   --->   Operation 777 'select' 'select_ln125_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node add_ln128_1)   --->   "%zext_ln128_2 = zext i5 %select_ln125_2" [conv_combined/main.cpp:128]   --->   Operation 778 'zext' 'zext_ln128_2' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 779 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln128_1 = add i7 %zext_ln125, i7 %zext_ln128_2" [conv_combined/main.cpp:128]   --->   Operation 779 'add' 'add_ln128_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 780 [1/1] (0.69ns)   --->   "%select_ln125_3 = select i1 %select_ln124_4, i32 %add_ln125, i32 %select_ln124" [conv_combined/main.cpp:125]   --->   Operation 780 'select' 'select_ln125_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 781 [2/2] (6.91ns)   --->   "%empty_88 = mul i31 %trunc_ln126, i31 %trunc_ln97" [conv_combined/main.cpp:126]   --->   Operation 781 'mul' 'empty_88' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 45> <Delay = 6.91>
ST_110 : Operation 782 [1/2] (6.91ns)   --->   "%mul_ln124 = mul i31 %select_ln124_1, i31 %empty_71" [conv_combined/main.cpp:124]   --->   Operation 782 'mul' 'mul_ln124' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 783 [2/2] (6.91ns)   --->   "%p_mid1189 = mul i31 %trunc_ln125_1, i31 %empty_70" [conv_combined/main.cpp:125]   --->   Operation 783 'mul' 'p_mid1189' <Predicate = (select_ln124_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 784 [1/2] (6.91ns)   --->   "%empty_88 = mul i31 %trunc_ln126, i31 %trunc_ln97" [conv_combined/main.cpp:126]   --->   Operation 784 'mul' 'empty_88' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 46> <Delay = 6.91>
ST_111 : Operation 785 [1/2] (6.91ns)   --->   "%p_mid1189 = mul i31 %trunc_ln125_1, i31 %empty_70" [conv_combined/main.cpp:125]   --->   Operation 785 'mul' 'p_mid1189' <Predicate = (select_ln124_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 47> <Delay = 5.07>
ST_112 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node select_ln125_1)   --->   "%select_ln124_2 = select i1 %icmp_ln125, i31 0, i31 %empty_84" [conv_combined/main.cpp:124]   --->   Operation 786 'select' 'select_ln124_2' <Predicate = (!select_ln124_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 787 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln125_1 = select i1 %select_ln124_4, i31 %p_mid1189, i31 %select_ln124_2" [conv_combined/main.cpp:125]   --->   Operation 787 'select' 'select_ln125_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i31 %mul_ln124, i31 %empty_88" [conv_combined/main.cpp:124]   --->   Operation 788 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_112 : Operation 789 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_89 = add i31 %tmp5, i31 %select_ln125_1" [conv_combined/main.cpp:124]   --->   Operation 789 'add' 'empty_89' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 113 <SV = 48> <Delay = 5.28>
ST_113 : Operation 790 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_124_24_VITIS_LOOP_125_25_VITIS_LOOP_126_26_str"   --->   Operation 790 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 791 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_125_25_VITIS_LOOP_126_26_str"   --->   Operation 791 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln128_3 = zext i7 %add_ln128_1" [conv_combined/main.cpp:128]   --->   Operation 792 'zext' 'zext_ln128_3' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln128_1, i2 0" [conv_combined/main.cpp:128]   --->   Operation 793 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln128_4 = zext i9 %tmp_6" [conv_combined/main.cpp:128]   --->   Operation 794 'zext' 'zext_ln128_4' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 795 [1/1] (1.82ns)   --->   "%add_ln128_2 = add i30 %zext_ln128_4, i30 %zext_ln128_3" [conv_combined/main.cpp:128]   --->   Operation 795 'add' 'add_ln128_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 796 [1/1] (0.00ns)   --->   "%specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [conv_combined/main.cpp:126]   --->   Operation 796 'specloopname' 'specloopname_ln126' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_89, i1 0" [conv_combined/main.cpp:124]   --->   Operation 797 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 798 [1/1] (2.55ns)   --->   "%empty_90 = add i32 %tmp_8, i32 %dwt_read" [conv_combined/main.cpp:124]   --->   Operation 798 'add' 'empty_90' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 799 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %cmp155422, void %._crit_edge376, void %.lr.ph375" [conv_combined/main.cpp:127]   --->   Operation 799 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_90, i32 1, i32 31" [conv_combined/main.cpp:127]   --->   Operation 800 'partselect' 'trunc_ln1' <Predicate = (cmp155422)> <Delay = 0.00>
ST_113 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i31 %trunc_ln1" [conv_combined/main.cpp:127]   --->   Operation 801 'sext' 'sext_ln127' <Predicate = (cmp155422)> <Delay = 0.00>
ST_113 : Operation 802 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %sext_ln127" [conv_combined/main.cpp:127]   --->   Operation 802 'getelementptr' 'gmem_addr_4' <Predicate = (cmp155422)> <Delay = 0.00>
ST_113 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln128_2 = trunc i32 %select_ln125" [conv_combined/main.cpp:128]   --->   Operation 803 'trunc' 'trunc_ln128_2' <Predicate = (cmp155422)> <Delay = 0.00>
ST_113 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln128_5 = zext i7 %trunc_ln128_2" [conv_combined/main.cpp:128]   --->   Operation 804 'zext' 'zext_ln128_5' <Predicate = (cmp155422)> <Delay = 0.00>
ST_113 : Operation 805 [1/1] (1.73ns)   --->   "%add_ln128_3 = add i30 %add_ln128_2, i30 %zext_ln128_5" [conv_combined/main.cpp:128]   --->   Operation 805 'add' 'add_ln128_3' <Predicate = (cmp155422)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln128_3 = trunc i30 %add_ln128_3" [conv_combined/main.cpp:128]   --->   Operation 806 'trunc' 'trunc_ln128_3' <Predicate = (cmp155422)> <Delay = 0.00>
ST_113 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln128_4 = trunc i30 %add_ln128_3" [conv_combined/main.cpp:128]   --->   Operation 807 'trunc' 'trunc_ln128_4' <Predicate = (cmp155422)> <Delay = 0.00>
ST_113 : Operation 808 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln128_4, i2 0" [conv_combined/main.cpp:128]   --->   Operation 808 'bitconcatenate' 'p_shl5_cast' <Predicate = (cmp155422)> <Delay = 0.00>
ST_113 : Operation 809 [1/1] (1.73ns)   --->   "%add_ln128_4 = add i10 %p_shl5_cast, i10 %trunc_ln128_3" [conv_combined/main.cpp:128]   --->   Operation 809 'add' 'add_ln128_4' <Predicate = (cmp155422)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 49> <Delay = 7.30>
ST_114 : Operation 810 [1/1] (7.30ns)   --->   "%empty_85 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:127]   --->   Operation 810 'writereq' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 811 [1/1] (1.58ns)   --->   "%br_ln127 = br void" [conv_combined/main.cpp:127]   --->   Operation 811 'br' 'br_ln127' <Predicate = true> <Delay = 1.58>

State 115 <SV = 50> <Delay = 4.98>
ST_115 : Operation 812 [1/1] (0.00ns)   --->   "%l_2 = phi i31 %add_ln127, void %.split23, i31 0, void %.lr.ph375" [conv_combined/main.cpp:127]   --->   Operation 812 'phi' 'l_2' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 813 [1/1] (2.52ns)   --->   "%add_ln127 = add i31 %l_2, i31 1" [conv_combined/main.cpp:127]   --->   Operation 813 'add' 'add_ln127' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 814 [1/1] (0.00ns)   --->   "%l_2_cast = zext i31 %l_2" [conv_combined/main.cpp:127]   --->   Operation 814 'zext' 'l_2_cast' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 815 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 815 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 816 [1/1] (2.47ns)   --->   "%icmp_ln127 = icmp_eq  i32 %l_2_cast, i32 %FW_read" [conv_combined/main.cpp:127]   --->   Operation 816 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 817 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 817 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 818 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %.split23, void %._crit_edge376.loopexit" [conv_combined/main.cpp:127]   --->   Operation 818 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 819 [1/1] (0.00ns)   --->   "%trunc_ln128_5 = trunc i31 %l_2" [conv_combined/main.cpp:128]   --->   Operation 819 'trunc' 'trunc_ln128_5' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_115 : Operation 820 [1/1] (1.73ns)   --->   "%add_ln128_5 = add i10 %add_ln128_4, i10 %trunc_ln128_5" [conv_combined/main.cpp:128]   --->   Operation 820 'add' 'add_ln128_5' <Predicate = (!icmp_ln127)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln128_6 = zext i10 %add_ln128_5" [conv_combined/main.cpp:128]   --->   Operation 821 'zext' 'zext_ln128_6' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_115 : Operation 822 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln128_6" [conv_combined/main.cpp:128]   --->   Operation 822 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_115 : Operation 823 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i10 %dwbuf_V_addr_1" [conv_combined/main.cpp:128]   --->   Operation 823 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln127)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>

State 116 <SV = 51> <Delay = 3.25>
ST_116 : Operation 824 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i10 %dwbuf_V_addr_1" [conv_combined/main.cpp:128]   --->   Operation 824 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln127)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>

State 117 <SV = 52> <Delay = 7.30>
ST_117 : Operation 825 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [conv_combined/main.cpp:127]   --->   Operation 825 'specloopname' 'specloopname_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_117 : Operation 826 [1/1] (7.30ns)   --->   "%write_ln128 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_4, i16 %dwbuf_V_load, i2 3" [conv_combined/main.cpp:128]   --->   Operation 826 'write' 'write_ln128' <Predicate = (!icmp_ln127)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 827 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 827 'br' 'br_ln0' <Predicate = (!icmp_ln127)> <Delay = 0.00>

State 118 <SV = 51> <Delay = 7.30>
ST_118 : Operation 828 [5/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:126]   --->   Operation 828 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 52> <Delay = 7.30>
ST_119 : Operation 829 [4/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:126]   --->   Operation 829 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 53> <Delay = 7.30>
ST_120 : Operation 830 [3/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:126]   --->   Operation 830 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 54> <Delay = 7.30>
ST_121 : Operation 831 [2/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:126]   --->   Operation 831 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 55> <Delay = 7.30>
ST_122 : Operation 832 [1/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:126]   --->   Operation 832 'writeresp' 'empty_87' <Predicate = (cmp155422)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 833 [1/1] (0.00ns)   --->   "%br_ln126 = br void %._crit_edge376" [conv_combined/main.cpp:126]   --->   Operation 833 'br' 'br_ln126' <Predicate = (cmp155422)> <Delay = 0.00>
ST_122 : Operation 834 [1/1] (2.55ns)   --->   "%add_ln126 = add i32 %select_ln125, i32 1" [conv_combined/main.cpp:126]   --->   Operation 834 'add' 'add_ln126' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 835 [1/1] (3.52ns)   --->   "%add_ln125_1 = add i64 %indvar_flatten191, i64 1" [conv_combined/main.cpp:125]   --->   Operation 835 'add' 'add_ln125_1' <Predicate = (!icmp_ln125)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 836 [1/1] (1.48ns)   --->   "%select_ln125_4 = select i1 %icmp_ln125, i64 1, i64 %add_ln125_1" [conv_combined/main.cpp:125]   --->   Operation 836 'select' 'select_ln125_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 837 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph390.preheader"   --->   Operation 837 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 123 <SV = 44> <Delay = 2.52>
ST_123 : Operation 838 [1/1] (0.00ns)   --->   "%i_6 = phi i31 %add_ln135, void %.split21, i31 0, void %.lr.ph370" [conv_combined/main.cpp:135]   --->   Operation 838 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 839 [1/1] (2.52ns)   --->   "%add_ln135 = add i31 %i_6, i31 1" [conv_combined/main.cpp:135]   --->   Operation 839 'add' 'add_ln135' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 840 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 840 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 841 [1/1] (2.47ns)   --->   "%icmp_ln135 = icmp_eq  i31 %i_6, i31 %trunc_ln92" [conv_combined/main.cpp:135]   --->   Operation 841 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 842 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 842 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 843 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %.split21, void %._crit_edge361.loopexit669" [conv_combined/main.cpp:135]   --->   Operation 843 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i31 %i_6" [conv_combined/main.cpp:136]   --->   Operation 844 'trunc' 'trunc_ln136' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_123 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i3 %trunc_ln136" [conv_combined/main.cpp:136]   --->   Operation 845 'zext' 'zext_ln136' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_123 : Operation 846 [1/1] (0.00ns)   --->   "%dbbuf_V_addr_2 = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln136" [conv_combined/main.cpp:136]   --->   Operation 846 'getelementptr' 'dbbuf_V_addr_2' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_123 : Operation 847 [2/2] (2.32ns)   --->   "%dbbuf_V_load_1 = load i3 %dbbuf_V_addr_2" [conv_combined/main.cpp:136]   --->   Operation 847 'load' 'dbbuf_V_load_1' <Predicate = (!icmp_ln135)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 124 <SV = 45> <Delay = 2.32>
ST_124 : Operation 848 [1/2] (2.32ns)   --->   "%dbbuf_V_load_1 = load i3 %dbbuf_V_addr_2" [conv_combined/main.cpp:136]   --->   Operation 848 'load' 'dbbuf_V_load_1' <Predicate = (!icmp_ln135)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 125 <SV = 46> <Delay = 7.30>
ST_125 : Operation 849 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [conv_combined/main.cpp:135]   --->   Operation 849 'specloopname' 'specloopname_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_125 : Operation 850 [1/1] (7.30ns)   --->   "%write_ln136 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_1, i16 %dbbuf_V_load_1, i2 3" [conv_combined/main.cpp:136]   --->   Operation 850 'write' 'write_ln136' <Predicate = (!icmp_ln135)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 851 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 851 'br' 'br_ln0' <Predicate = (!icmp_ln135)> <Delay = 0.00>

State 126 <SV = 45> <Delay = 7.30>
ST_126 : Operation 852 [5/5] (7.30ns)   --->   "%empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:142]   --->   Operation 852 'writeresp' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 46> <Delay = 7.30>
ST_127 : Operation 853 [4/5] (7.30ns)   --->   "%empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:142]   --->   Operation 853 'writeresp' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 47> <Delay = 7.30>
ST_128 : Operation 854 [3/5] (7.30ns)   --->   "%empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:142]   --->   Operation 854 'writeresp' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 48> <Delay = 7.30>
ST_129 : Operation 855 [2/5] (7.30ns)   --->   "%empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:142]   --->   Operation 855 'writeresp' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 49> <Delay = 7.30>
ST_130 : Operation 856 [1/5] (7.30ns)   --->   "%empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:142]   --->   Operation 856 'writeresp' 'empty_93' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln142 = br void %._crit_edge361" [conv_combined/main.cpp:142]   --->   Operation 857 'br' 'br_ln142' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 0.00>
ST_130 : Operation 858 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %debugip_read, void %._crit_edge, void" [conv_combined/main.cpp:142]   --->   Operation 858 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 859 [2/2] (6.91ns)   --->   "%tmp6 = mul i32 %C_read, i32 %W_read"   --->   Operation 859 'mul' 'tmp6' <Predicate = (debugip_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 19> <Delay = 6.91>
ST_131 : Operation 860 [1/2] (6.91ns)   --->   "%mul_ln70 = mul i32 %C_read, i32 %W_read" [conv_combined/main.cpp:70]   --->   Operation 860 'mul' 'mul_ln70' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 20> <Delay = 6.91>
ST_132 : Operation 861 [2/2] (6.91ns)   --->   "%mul_ln70_1 = mul i32 %mul_ln70, i32 %H_read" [conv_combined/main.cpp:70]   --->   Operation 861 'mul' 'mul_ln70_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 21> <Delay = 6.91>
ST_133 : Operation 862 [1/2] (6.91ns)   --->   "%mul_ln70_1 = mul i32 %mul_ln70, i32 %H_read" [conv_combined/main.cpp:70]   --->   Operation 862 'mul' 'mul_ln70_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 863 [1/1] (1.58ns)   --->   "%br_ln70 = br void" [conv_combined/main.cpp:70]   --->   Operation 863 'br' 'br_ln70' <Predicate = true> <Delay = 1.58>

State 134 <SV = 22> <Delay = 5.72>
ST_134 : Operation 864 [1/1] (0.00ns)   --->   "%i_2 = phi i32 0, void %.lr.ph365, i32 %add_ln70, void %.split19" [conv_combined/main.cpp:70]   --->   Operation 864 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 865 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %i_2, i32 1" [conv_combined/main.cpp:70]   --->   Operation 865 'add' 'add_ln70' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 866 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 866 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 867 [1/1] (2.47ns)   --->   "%icmp_ln70 = icmp_eq  i32 %i_2, i32 %mul_ln70_1" [conv_combined/main.cpp:70]   --->   Operation 867 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 868 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split19, void %._crit_edge366.loopexit" [conv_combined/main.cpp:70]   --->   Operation 868 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 869 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i32 %i_2" [conv_combined/main.cpp:71]   --->   Operation 869 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_134 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i13 %trunc_ln71" [conv_combined/main.cpp:71]   --->   Operation 870 'zext' 'zext_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_134 : Operation 871 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln71" [conv_combined/main.cpp:71]   --->   Operation 871 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_134 : Operation 872 [3/3] (3.25ns)   --->   "%store_ln71 = store i16 0, i13 %dx_addr" [conv_combined/main.cpp:71]   --->   Operation 872 'store' 'store_ln71' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>

State 135 <SV = 23> <Delay = 3.25>
ST_135 : Operation 873 [2/3] (3.25ns)   --->   "%store_ln71 = store i16 0, i13 %dx_addr" [conv_combined/main.cpp:71]   --->   Operation 873 'store' 'store_ln71' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>

State 136 <SV = 24> <Delay = 3.25>
ST_136 : Operation 874 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [conv_combined/main.cpp:70]   --->   Operation 874 'specloopname' 'specloopname_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_136 : Operation 875 [1/3] (3.25ns)   --->   "%store_ln71 = store i16 0, i13 %dx_addr" [conv_combined/main.cpp:71]   --->   Operation 875 'store' 'store_ln71' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_136 : Operation 876 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 876 'br' 'br_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 137 <SV = 23> <Delay = 5.10>
ST_137 : Operation 877 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln49, void %._crit_edge361, void %.lr.ph360" [conv_combined/main.cpp:74]   --->   Operation 877 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 878 [1/1] (2.55ns)   --->   "%add_ln74 = add i32 %W_read, i32 1" [conv_combined/main.cpp:74]   --->   Operation 878 'add' 'add_ln74' <Predicate = (icmp_ln49)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 879 [1/1] (2.55ns)   --->   "%sub_ln74 = sub i32 %add_ln74, i32 %FW_read" [conv_combined/main.cpp:74]   --->   Operation 879 'sub' 'sub_ln74' <Predicate = (icmp_ln49)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln74_1 = add i32 %H_read, i32 1" [conv_combined/main.cpp:74]   --->   Operation 880 'add' 'add_ln74_1' <Predicate = (icmp_ln49)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_137 : Operation 881 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln74_1 = sub i32 %add_ln74_1, i32 %FH_read" [conv_combined/main.cpp:74]   --->   Operation 881 'sub' 'sub_ln74_1' <Predicate = (icmp_ln49)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_137 : Operation 882 [1/1] (2.47ns)   --->   "%icmp_ln77 = icmp_eq  i32 %add_ln74, i32 %FW_read" [conv_combined/main.cpp:77]   --->   Operation 882 'icmp' 'icmp_ln77' <Predicate = (icmp_ln49)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 24> <Delay = 6.91>
ST_138 : Operation 883 [1/1] (0.00ns)   --->   "%cast25 = zext i32 %sub_ln74_1" [conv_combined/main.cpp:74]   --->   Operation 883 'zext' 'cast25' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 884 [1/1] (0.00ns)   --->   "%cast26 = zext i32 %sub_ln74" [conv_combined/main.cpp:74]   --->   Operation 884 'zext' 'cast26' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 885 [2/2] (6.91ns)   --->   "%bound27 = mul i64 %cast25, i64 %cast26" [conv_combined/main.cpp:74]   --->   Operation 885 'mul' 'bound27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 25> <Delay = 6.91>
ST_139 : Operation 886 [1/2] (6.91ns)   --->   "%bound27 = mul i64 %cast25, i64 %cast26" [conv_combined/main.cpp:74]   --->   Operation 886 'mul' 'bound27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 26> <Delay = 6.97>
ST_140 : Operation 887 [1/1] (0.00ns)   --->   "%cast39 = zext i32 %C_read"   --->   Operation 887 'zext' 'cast39' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 888 [1/1] (0.00ns)   --->   "%cast40 = zext i64 %bound27" [conv_combined/main.cpp:74]   --->   Operation 888 'zext' 'cast40' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 889 [5/5] (6.97ns)   --->   "%bound41 = mul i96 %cast39, i96 %cast40" [conv_combined/main.cpp:74]   --->   Operation 889 'mul' 'bound41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 27> <Delay = 6.97>
ST_141 : Operation 890 [4/5] (6.97ns)   --->   "%bound41 = mul i96 %cast39, i96 %cast40" [conv_combined/main.cpp:74]   --->   Operation 890 'mul' 'bound41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 28> <Delay = 6.97>
ST_142 : Operation 891 [3/5] (6.97ns)   --->   "%bound41 = mul i96 %cast39, i96 %cast40" [conv_combined/main.cpp:74]   --->   Operation 891 'mul' 'bound41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 29> <Delay = 6.97>
ST_143 : Operation 892 [2/5] (6.97ns)   --->   "%bound41 = mul i96 %cast39, i96 %cast40" [conv_combined/main.cpp:74]   --->   Operation 892 'mul' 'bound41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 30> <Delay = 6.97>
ST_144 : Operation 893 [1/5] (6.97ns)   --->   "%bound41 = mul i96 %cast39, i96 %cast40" [conv_combined/main.cpp:74]   --->   Operation 893 'mul' 'bound41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 31> <Delay = 6.97>
ST_145 : Operation 894 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = trunc i32 %F_read" [conv_combined/main.cpp:74]   --->   Operation 894 'trunc' 'trunc_ln74_1' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 895 [1/1] (0.00ns)   --->   "%cast61 = zext i31 %trunc_ln74_1" [conv_combined/main.cpp:74]   --->   Operation 895 'zext' 'cast61' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 896 [1/1] (0.00ns)   --->   "%cast62 = zext i96 %bound41" [conv_combined/main.cpp:74]   --->   Operation 896 'zext' 'cast62' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 897 [5/5] (6.97ns)   --->   "%bound63 = mul i127 %cast61, i127 %cast62" [conv_combined/main.cpp:74]   --->   Operation 897 'mul' 'bound63' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 32> <Delay = 6.97>
ST_146 : Operation 898 [4/5] (6.97ns)   --->   "%bound63 = mul i127 %cast61, i127 %cast62" [conv_combined/main.cpp:74]   --->   Operation 898 'mul' 'bound63' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 33> <Delay = 6.97>
ST_147 : Operation 899 [3/5] (6.97ns)   --->   "%bound63 = mul i127 %cast61, i127 %cast62" [conv_combined/main.cpp:74]   --->   Operation 899 'mul' 'bound63' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 34> <Delay = 6.97>
ST_148 : Operation 900 [2/5] (6.97ns)   --->   "%bound63 = mul i127 %cast61, i127 %cast62" [conv_combined/main.cpp:74]   --->   Operation 900 'mul' 'bound63' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 35> <Delay = 6.97>
ST_149 : Operation 901 [1/1] (2.47ns)   --->   "%cmp106332 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 901 'icmp' 'cmp106332' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i32 %W_read" [conv_combined/main.cpp:74]   --->   Operation 902 'trunc' 'trunc_ln74' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 903 [1/1] (1.67ns)   --->   "%add_ln74_3 = add i13 %trunc_ln44, i13 1" [conv_combined/main.cpp:74]   --->   Operation 903 'add' 'add_ln74_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 904 [1/5] (6.97ns)   --->   "%bound63 = mul i127 %cast61, i127 %cast62" [conv_combined/main.cpp:74]   --->   Operation 904 'mul' 'bound63' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 905 [1/1] (2.77ns)   --->   "%icmp_ln76 = icmp_eq  i64 %bound27, i64 0" [conv_combined/main.cpp:76]   --->   Operation 905 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 906 [1/1] (1.58ns)   --->   "%br_ln74 = br void" [conv_combined/main.cpp:74]   --->   Operation 906 'br' 'br_ln74' <Predicate = true> <Delay = 1.58>

State 150 <SV = 36> <Delay = 5.32>
ST_150 : Operation 907 [1/1] (0.00ns)   --->   "%indvar_flatten91 = phi i127 0, void %.lr.ph360, i127 %add_ln74_4, void %._crit_edge341.loopexit" [conv_combined/main.cpp:74]   --->   Operation 907 'phi' 'indvar_flatten91' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 908 [1/1] (0.00ns)   --->   "%f = phi i31 0, void %.lr.ph360, i31 %select_ln74_7, void %._crit_edge341.loopexit" [conv_combined/main.cpp:74]   --->   Operation 908 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 909 [1/1] (0.00ns)   --->   "%c = phi i32 0, void %.lr.ph360, i32 %select_ln75_5, void %._crit_edge341.loopexit" [conv_combined/main.cpp:75]   --->   Operation 909 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 910 [1/1] (5.32ns)   --->   "%add_ln74_4 = add i127 %indvar_flatten91, i127 1" [conv_combined/main.cpp:74]   --->   Operation 910 'add' 'add_ln74_4' <Predicate = true> <Delay = 5.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 911 [1/1] (0.00ns)   --->   "%trunc_ln74_2 = trunc i31 %f" [conv_combined/main.cpp:74]   --->   Operation 911 'trunc' 'trunc_ln74_2' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 912 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_58 = mul i13 %trunc_ln74_2, i13 %outH" [conv_combined/main.cpp:74]   --->   Operation 912 'mul' 'empty_58' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 913 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i32 %c" [conv_combined/main.cpp:75]   --->   Operation 913 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 914 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_59 = mul i13 %trunc_ln75, i13 %empty_48" [conv_combined/main.cpp:75]   --->   Operation 914 'mul' 'empty_59' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 915 [1/1] (3.46ns)   --->   "%icmp_ln74 = icmp_eq  i127 %indvar_flatten91, i127 %bound63" [conv_combined/main.cpp:74]   --->   Operation 915 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 3.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 37> <Delay = 2.15>
ST_151 : Operation 916 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_58 = mul i13 %trunc_ln74_2, i13 %outH" [conv_combined/main.cpp:74]   --->   Operation 916 'mul' 'empty_58' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 917 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_59 = mul i13 %trunc_ln75, i13 %empty_48" [conv_combined/main.cpp:75]   --->   Operation 917 'mul' 'empty_59' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 152 <SV = 38> <Delay = 2.15>
ST_152 : Operation 918 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_58 = mul i13 %trunc_ln74_2, i13 %outH" [conv_combined/main.cpp:74]   --->   Operation 918 'mul' 'empty_58' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 919 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_59 = mul i13 %trunc_ln75, i13 %empty_48" [conv_combined/main.cpp:75]   --->   Operation 919 'mul' 'empty_59' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 153 <SV = 39> <Delay = 7.07>
ST_153 : Operation 920 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i96 0, void %.lr.ph360, i96 %select_ln75_6, void %._crit_edge341.loopexit" [conv_combined/main.cpp:75]   --->   Operation 920 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 921 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i64 0, void %.lr.ph360, i64 %select_ln76_4, void %._crit_edge341.loopexit" [conv_combined/main.cpp:76]   --->   Operation 921 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 922 [1/1] (0.00ns)   --->   "%h = phi i32 0, void %.lr.ph360, i32 %select_ln76_3, void %._crit_edge341.loopexit" [conv_combined/main.cpp:76]   --->   Operation 922 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 923 [1/1] (0.00ns)   --->   "%w = phi i32 0, void %.lr.ph360, i32 %add_ln77, void %._crit_edge341.loopexit" [conv_combined/main.cpp:77]   --->   Operation 923 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 924 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_58 = mul i13 %trunc_ln74_2, i13 %outH" [conv_combined/main.cpp:74]   --->   Operation 924 'mul' 'empty_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 925 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_59 = mul i13 %trunc_ln75, i13 %empty_48" [conv_combined/main.cpp:75]   --->   Operation 925 'mul' 'empty_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 926 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %h" [conv_combined/main.cpp:76]   --->   Operation 926 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 927 [1/1] (1.67ns)   --->   "%empty_60 = add i13 %trunc_ln76, i13 %empty_58" [conv_combined/main.cpp:76]   --->   Operation 927 'add' 'empty_60' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 928 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %._crit_edge356.loopexit, void %._crit_edge361.loopexit" [conv_combined/main.cpp:74]   --->   Operation 928 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 929 [1/1] (2.52ns)   --->   "%add_ln74_2 = add i31 %f, i31 1" [conv_combined/main.cpp:74]   --->   Operation 929 'add' 'add_ln74_2' <Predicate = (!icmp_ln74)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 930 [1/1] (3.12ns)   --->   "%icmp_ln75 = icmp_eq  i96 %indvar_flatten57, i96 %bound41" [conv_combined/main.cpp:75]   --->   Operation 930 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln74)> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 931 [1/1] (0.69ns)   --->   "%select_ln74 = select i1 %icmp_ln75, i32 0, i32 %c" [conv_combined/main.cpp:74]   --->   Operation 931 'select' 'select_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_153 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln74_3 = trunc i31 %add_ln74_2" [conv_combined/main.cpp:74]   --->   Operation 932 'trunc' 'trunc_ln74_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_153 : Operation 933 [4/4] (2.15ns) (root node of the DSP)   --->   "%p_mid171 = mul i13 %trunc_ln74_3, i13 %outH" [conv_combined/main.cpp:74]   --->   Operation 933 'mul' 'p_mid171' <Predicate = (!icmp_ln74)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln74_4 = trunc i31 %add_ln74_2" [conv_combined/main.cpp:74]   --->   Operation 934 'trunc' 'trunc_ln74_4' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_153 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln74_5 = trunc i31 %f" [conv_combined/main.cpp:74]   --->   Operation 935 'trunc' 'trunc_ln74_5' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_153 : Operation 936 [1/1] (0.98ns)   --->   "%select_ln74_2 = select i1 %icmp_ln75, i3 %trunc_ln74_4, i3 %trunc_ln74_5" [conv_combined/main.cpp:74]   --->   Operation 936 'select' 'select_ln74_2' <Predicate = (!icmp_ln74)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_153 : Operation 937 [1/1] (2.47ns)   --->   "%icmp_ln77_1 = icmp_eq  i32 %w, i32 %sub_ln74" [conv_combined/main.cpp:77]   --->   Operation 937 'icmp' 'icmp_ln77_1' <Predicate = (!icmp_ln74)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_4)   --->   "%select_ln74_5 = select i1 %icmp_ln75, i1 %icmp_ln77, i1 %icmp_ln77_1" [conv_combined/main.cpp:74]   --->   Operation 938 'select' 'select_ln74_5' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_153 : Operation 939 [1/1] (2.77ns)   --->   "%icmp_ln76_1 = icmp_eq  i64 %indvar_flatten36, i64 %bound27" [conv_combined/main.cpp:76]   --->   Operation 939 'icmp' 'icmp_ln76_1' <Predicate = (!icmp_ln74)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 940 [1/1] (0.99ns)   --->   "%select_ln74_6 = select i1 %icmp_ln75, i1 %icmp_ln76, i1 %icmp_ln76_1" [conv_combined/main.cpp:74]   --->   Operation 940 'select' 'select_ln74_6' <Predicate = (!icmp_ln74)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_153 : Operation 941 [1/1] (0.73ns)   --->   "%select_ln74_7 = select i1 %icmp_ln75, i31 %add_ln74_2, i31 %f" [conv_combined/main.cpp:74]   --->   Operation 941 'select' 'select_ln74_7' <Predicate = (!icmp_ln74)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_153 : Operation 942 [1/1] (2.55ns)   --->   "%add_ln75 = add i32 %select_ln74, i32 1" [conv_combined/main.cpp:75]   --->   Operation 942 'add' 'add_ln75' <Predicate = (!icmp_ln74)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 943 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = trunc i32 %add_ln75" [conv_combined/main.cpp:75]   --->   Operation 943 'trunc' 'trunc_ln75_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_153 : Operation 944 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln75_4 = select i1 %select_ln74_6, i1 %icmp_ln77, i1 %select_ln74_5" [conv_combined/main.cpp:75]   --->   Operation 944 'select' 'select_ln75_4' <Predicate = (!icmp_ln74)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_153 : Operation 945 [1/1] (0.69ns)   --->   "%select_ln75_5 = select i1 %select_ln74_6, i32 %add_ln75, i32 %select_ln74" [conv_combined/main.cpp:75]   --->   Operation 945 'select' 'select_ln75_5' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_153 : Operation 946 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge361"   --->   Operation 946 'br' 'br_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 154 <SV = 40> <Delay = 4.92>
ST_154 : Operation 947 [3/4] (2.15ns) (root node of the DSP)   --->   "%p_mid171 = mul i13 %trunc_ln74_3, i13 %outH" [conv_combined/main.cpp:74]   --->   Operation 947 'mul' 'p_mid171' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 948 [1/1] (0.97ns)   --->   "%or_ln75 = or i1 %select_ln74_6, i1 %icmp_ln75" [conv_combined/main.cpp:75]   --->   Operation 948 'or' 'or_ln75' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 949 [1/1] (0.69ns)   --->   "%select_ln75 = select i1 %or_ln75, i32 0, i32 %h" [conv_combined/main.cpp:75]   --->   Operation 949 'select' 'select_ln75' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 950 [4/4] (2.15ns) (root node of the DSP)   --->   "%p_mid147 = mul i13 %trunc_ln75_1, i13 %empty_48" [conv_combined/main.cpp:75]   --->   Operation 950 'mul' 'p_mid147' <Predicate = (select_ln74_6)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_1)   --->   "%select_ln75_2 = select i1 %or_ln75, i13 0, i13 %trunc_ln76" [conv_combined/main.cpp:75]   --->   Operation 951 'select' 'select_ln75_2' <Predicate = (!select_ln75_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 952 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %select_ln75, i32 1" [conv_combined/main.cpp:76]   --->   Operation 952 'add' 'add_ln76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i32 %add_ln76" [conv_combined/main.cpp:76]   --->   Operation 953 'trunc' 'trunc_ln76_1' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 954 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln76_1 = select i1 %select_ln75_4, i13 %trunc_ln76_1, i13 %select_ln75_2" [conv_combined/main.cpp:76]   --->   Operation 954 'select' 'select_ln76_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 955 [1/1] (0.69ns)   --->   "%select_ln76_3 = select i1 %select_ln75_4, i32 %add_ln76, i32 %select_ln75" [conv_combined/main.cpp:76]   --->   Operation 955 'select' 'select_ln76_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 155 <SV = 41> <Delay = 2.15>
ST_155 : Operation 956 [2/4] (2.15ns) (root node of the DSP)   --->   "%p_mid171 = mul i13 %trunc_ln74_3, i13 %outH" [conv_combined/main.cpp:74]   --->   Operation 956 'mul' 'p_mid171' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 957 [3/4] (2.15ns) (root node of the DSP)   --->   "%p_mid147 = mul i13 %trunc_ln75_1, i13 %empty_48" [conv_combined/main.cpp:75]   --->   Operation 957 'mul' 'p_mid147' <Predicate = (select_ln74_6)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 156 <SV = 42> <Delay = 4.12>
ST_156 : Operation 958 [1/4] (0.00ns) (root node of the DSP)   --->   "%p_mid171 = mul i13 %trunc_ln74_3, i13 %outH" [conv_combined/main.cpp:74]   --->   Operation 958 'mul' 'p_mid171' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 959 [1/1] (0.69ns)   --->   "%select_ln74_1 = select i1 %icmp_ln75, i13 %p_mid171, i13 %empty_58" [conv_combined/main.cpp:74]   --->   Operation 959 'select' 'select_ln74_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_156 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_3)   --->   "%select_ln74_4 = select i1 %icmp_ln75, i13 %p_mid171, i13 %empty_60" [conv_combined/main.cpp:74]   --->   Operation 960 'select' 'select_ln74_4' <Predicate = (!select_ln75_4 & !select_ln74_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_156 : Operation 961 [2/4] (2.15ns) (root node of the DSP)   --->   "%p_mid147 = mul i13 %trunc_ln75_1, i13 %empty_48" [conv_combined/main.cpp:75]   --->   Operation 961 'mul' 'p_mid147' <Predicate = (select_ln74_6)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 962 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln75_3 = select i1 %select_ln74_6, i13 %select_ln74_1, i13 %select_ln74_4" [conv_combined/main.cpp:75]   --->   Operation 962 'select' 'select_ln75_3' <Predicate = (!select_ln75_4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_156 : Operation 963 [1/1] (1.67ns)   --->   "%p_mid132 = add i13 %trunc_ln76_1, i13 %select_ln74_1" [conv_combined/main.cpp:76]   --->   Operation 963 'add' 'p_mid132' <Predicate = (select_ln75_4)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 964 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln76_2 = select i1 %select_ln75_4, i13 %p_mid132, i13 %select_ln75_3" [conv_combined/main.cpp:76]   --->   Operation 964 'select' 'select_ln76_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_156 : Operation 965 [3/3] (1.05ns) (grouped into DSP with root node add_ln78)   --->   "%mul_ln76 = mul i13 %select_ln76_2, i13 %add_ln74_3" [conv_combined/main.cpp:76]   --->   Operation 965 'mul' 'mul_ln76' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 157 <SV = 43> <Delay = 1.05>
ST_157 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_1)   --->   "%select_ln74_3 = select i1 %icmp_ln75, i13 0, i13 %empty_59" [conv_combined/main.cpp:74]   --->   Operation 966 'select' 'select_ln74_3' <Predicate = (!select_ln74_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_157 : Operation 967 [1/4] (0.00ns) (root node of the DSP)   --->   "%p_mid147 = mul i13 %trunc_ln75_1, i13 %empty_48" [conv_combined/main.cpp:75]   --->   Operation 967 'mul' 'p_mid147' <Predicate = (select_ln74_6)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 968 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln75_1 = select i1 %select_ln74_6, i13 %p_mid147, i13 %select_ln74_3" [conv_combined/main.cpp:75]   --->   Operation 968 'select' 'select_ln75_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_157 : Operation 969 [2/3] (1.05ns) (grouped into DSP with root node add_ln78)   --->   "%mul_ln76 = mul i13 %select_ln76_2, i13 %add_ln74_3" [conv_combined/main.cpp:76]   --->   Operation 969 'mul' 'mul_ln76' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 158 <SV = 44> <Delay = 3.07>
ST_158 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i3 %select_ln74_2" [conv_combined/main.cpp:74]   --->   Operation 970 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 971 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln74" [conv_combined/main.cpp:74]   --->   Operation 971 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 972 [2/2] (2.32ns)   --->   "%bbuf_V_load = load i3 %bbuf_V_addr_1" [conv_combined/main.cpp:74]   --->   Operation 972 'load' 'bbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_158 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%or_ln76 = or i1 %select_ln75_4, i1 %select_ln74_6" [conv_combined/main.cpp:76]   --->   Operation 973 'or' 'or_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%or_ln76_1 = or i1 %or_ln76, i1 %icmp_ln75" [conv_combined/main.cpp:76]   --->   Operation 974 'or' 'or_ln76_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 975 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln76 = select i1 %or_ln76_1, i32 0, i32 %w" [conv_combined/main.cpp:76]   --->   Operation 975 'select' 'select_ln76' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_158 : Operation 976 [1/3] (0.00ns) (grouped into DSP with root node add_ln78)   --->   "%mul_ln76 = mul i13 %select_ln76_2, i13 %add_ln74_3" [conv_combined/main.cpp:76]   --->   Operation 976 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %select_ln76" [conv_combined/main.cpp:77]   --->   Operation 977 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 978 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln78 = add i13 %trunc_ln77, i13 %mul_ln76" [conv_combined/main.cpp:78]   --->   Operation 978 'add' 'add_ln78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 159 <SV = 45> <Delay = 5.57>
ST_159 : Operation 979 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_7_VITIS_LOOP_76_9_VITIS_LOOP_77_10_str"   --->   Operation 979 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 980 [1/2] (2.32ns)   --->   "%bbuf_V_load = load i3 %bbuf_V_addr_1" [conv_combined/main.cpp:74]   --->   Operation 980 'load' 'bbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_159 : Operation 981 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_75_8_VITIS_LOOP_76_9_VITIS_LOOP_77_10_str"   --->   Operation 981 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 982 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_9_VITIS_LOOP_77_10_str"   --->   Operation 982 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 983 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [conv_combined/main.cpp:77]   --->   Operation 983 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 984 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln78 = add i13 %trunc_ln77, i13 %mul_ln76" [conv_combined/main.cpp:78]   --->   Operation 984 'add' 'add_ln78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i13 %add_ln78" [conv_combined/main.cpp:78]   --->   Operation 985 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 986 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln78" [conv_combined/main.cpp:78]   --->   Operation 986 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 987 [1/1] (3.25ns)   --->   "%store_ln78 = store i16 %bbuf_V_load, i13 %y_addr" [conv_combined/main.cpp:78]   --->   Operation 987 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_159 : Operation 988 [1/1] (1.58ns)   --->   "%br_ln79 = br void" [conv_combined/main.cpp:79]   --->   Operation 988 'br' 'br_ln79' <Predicate = true> <Delay = 1.58>

State 160 <SV = 46> <Delay = 5.96>
ST_160 : Operation 989 [1/1] (0.00ns)   --->   "%empty_61 = phi i16 %empty_66, void %._crit_edge336, i16 %bbuf_V_load, void %._crit_edge356.loopexit"   --->   Operation 989 'phi' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 990 [1/1] (0.00ns)   --->   "%fh = phi i32 %add_ln79, void %._crit_edge336, i32 0, void %._crit_edge356.loopexit" [conv_combined/main.cpp:79]   --->   Operation 990 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 991 [1/1] (2.55ns)   --->   "%add_ln79 = add i32 %fh, i32 1" [conv_combined/main.cpp:79]   --->   Operation 991 'add' 'add_ln79' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 992 [1/1] (2.47ns)   --->   "%icmp_ln79 = icmp_eq  i32 %fh, i32 %FH_read" [conv_combined/main.cpp:79]   --->   Operation 992 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 993 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.split9, void %._crit_edge341.loopexit" [conv_combined/main.cpp:79]   --->   Operation 993 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %fh" [conv_combined/main.cpp:79]   --->   Operation 994 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_160 : Operation 995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i13 %select_ln75_1, i13 %trunc_ln79" [conv_combined/main.cpp:75]   --->   Operation 995 'add' 'tmp2' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_160 : Operation 996 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%empty_62 = add i13 %tmp2, i13 %select_ln76_1" [conv_combined/main.cpp:75]   --->   Operation 996 'add' 'empty_62' <Predicate = (!icmp_ln79)> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_160 : Operation 997 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_63 = mul i13 %empty_62, i13 %trunc_ln74" [conv_combined/main.cpp:75]   --->   Operation 997 'mul' 'empty_63' <Predicate = (!icmp_ln79)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 998 [1/1] (2.55ns)   --->   "%add_ln77 = add i32 %select_ln76, i32 1" [conv_combined/main.cpp:77]   --->   Operation 998 'add' 'add_ln77' <Predicate = (icmp_ln79)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 999 [1/1] (3.52ns)   --->   "%add_ln76_1 = add i64 %indvar_flatten36, i64 1" [conv_combined/main.cpp:76]   --->   Operation 999 'add' 'add_ln76_1' <Predicate = (icmp_ln79 & !or_ln75)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1000 [1/1] (1.48ns)   --->   "%select_ln76_4 = select i1 %or_ln75, i64 1, i64 %add_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 1000 'select' 'select_ln76_4' <Predicate = (icmp_ln79)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 1001 [1/1] (4.43ns)   --->   "%add_ln75_1 = add i96 %indvar_flatten57, i96 1" [conv_combined/main.cpp:75]   --->   Operation 1001 'add' 'add_ln75_1' <Predicate = (icmp_ln79 & !icmp_ln75)> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1002 [1/1] (1.06ns)   --->   "%select_ln75_6 = select i1 %icmp_ln75, i96 1, i96 %add_ln75_1" [conv_combined/main.cpp:75]   --->   Operation 1002 'select' 'select_ln75_6' <Predicate = (icmp_ln79)> <Delay = 1.06> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 1003 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1003 'br' 'br_ln0' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 161 <SV = 47> <Delay = 2.15>
ST_161 : Operation 1004 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_63 = mul i13 %empty_62, i13 %trunc_ln74" [conv_combined/main.cpp:75]   --->   Operation 1004 'mul' 'empty_63' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 162 <SV = 48> <Delay = 2.15>
ST_162 : Operation 1005 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_63 = mul i13 %empty_62, i13 %trunc_ln74" [conv_combined/main.cpp:75]   --->   Operation 1005 'mul' 'empty_63' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 163 <SV = 49> <Delay = 1.67>
ST_163 : Operation 1006 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [conv_combined/main.cpp:79]   --->   Operation 1006 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1007 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_63 = mul i13 %empty_62, i13 %trunc_ln74" [conv_combined/main.cpp:75]   --->   Operation 1007 'mul' 'empty_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1008 [1/1] (1.58ns)   --->   "%br_ln80 = br i1 %cmp106332, void %._crit_edge336, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [conv_combined/main.cpp:80]   --->   Operation 1008 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>
ST_163 : Operation 1009 [1/1] (1.67ns)   --->   "%add_ln81 = add i13 %empty_63, i13 %trunc_ln77" [conv_combined/main.cpp:81]   --->   Operation 1009 'add' 'add_ln81' <Predicate = (cmp106332)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1010 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 1010 'br' 'br_ln0' <Predicate = (cmp106332)> <Delay = 1.58>

State 164 <SV = 50> <Delay = 3.36>
ST_164 : Operation 1011 [1/1] (0.00ns)   --->   "%fw = phi i31 %add_ln80, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [conv_combined/main.cpp:80]   --->   Operation 1011 'phi' 'fw' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1012 [1/1] (2.52ns)   --->   "%add_ln80 = add i31 %fw, i31 1" [conv_combined/main.cpp:80]   --->   Operation 1012 'add' 'add_ln80' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1013 [1/1] (0.00ns)   --->   "%fw_cast = zext i31 %fw" [conv_combined/main.cpp:80]   --->   Operation 1013 'zext' 'fw_cast' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1014 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %fw_cast, i32 %FW_read" [conv_combined/main.cpp:80]   --->   Operation 1014 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1015 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge336.loopexit" [conv_combined/main.cpp:80]   --->   Operation 1015 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1016 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i31 %fw" [conv_combined/main.cpp:81]   --->   Operation 1016 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_164 : Operation 1017 [1/1] (1.67ns)   --->   "%add_ln1116 = add i13 %add_ln81, i13 %trunc_ln81"   --->   Operation 1017 'add' 'add_ln1116' <Predicate = (!icmp_ln80)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i13 %add_ln1116"   --->   Operation 1018 'zext' 'zext_ln1116' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_164 : Operation 1019 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1116"   --->   Operation 1019 'getelementptr' 'x_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_164 : Operation 1020 [3/3] (1.68ns)   --->   "%x_load = load i13 %x_addr"   --->   Operation 1020 'load' 'x_load' <Predicate = (!icmp_ln80)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>

State 165 <SV = 51> <Delay = 1.68>
ST_165 : Operation 1021 [2/3] (1.68ns)   --->   "%x_load = load i13 %x_addr"   --->   Operation 1021 'load' 'x_load' <Predicate = (!icmp_ln80)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>

State 166 <SV = 52> <Delay = 3.75>
ST_166 : Operation 1022 [1/1] (0.00ns)   --->   "%empty_64 = phi i16 %add_ln703_1, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i16 %empty_61, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader"   --->   Operation 1022 'phi' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1023 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1023 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1024 [1/1] (0.00ns)   --->   "%empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1024 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1025 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [conv_combined/main.cpp:80]   --->   Operation 1025 'specloopname' 'specloopname_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_166 : Operation 1026 [1/3] (1.68ns)   --->   "%x_load = load i13 %x_addr"   --->   Operation 1026 'load' 'x_load' <Predicate = (!icmp_ln80)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_166 : Operation 1027 [1/1] (2.07ns)   --->   "%add_ln703_1 = add i16 %x_load, i16 %empty_64"   --->   Operation 1027 'add' 'add_ln703_1' <Predicate = (!icmp_ln80)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1028 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 1028 'br' 'br_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 167 <SV = 53> <Delay = 3.25>
ST_167 : Operation 1029 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %empty_64, i13 %y_addr"   --->   Operation 1029 'store' 'store_ln703' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_167 : Operation 1030 [1/1] (1.58ns)   --->   "%br_ln79 = br void %._crit_edge336" [conv_combined/main.cpp:79]   --->   Operation 1030 'br' 'br_ln79' <Predicate = true> <Delay = 1.58>

State 168 <SV = 54> <Delay = 0.00>
ST_168 : Operation 1031 [1/1] (0.00ns)   --->   "%empty_66 = phi i16 %empty_64, void %._crit_edge336.loopexit, i16 %empty_61, void %.split9"   --->   Operation 1031 'phi' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1032 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1032 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 169 <SV = 50> <Delay = 6.91>
ST_169 : Operation 1033 [1/2] (6.91ns)   --->   "%tmp6 = mul i32 %C_read, i32 %W_read"   --->   Operation 1033 'mul' 'tmp6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 51> <Delay = 6.91>
ST_170 : Operation 1034 [2/2] (6.91ns)   --->   "%mul301 = mul i32 %tmp6, i32 %H_read"   --->   Operation 1034 'mul' 'mul301' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 52> <Delay = 6.91>
ST_171 : Operation 1035 [1/2] (6.91ns)   --->   "%mul301 = mul i32 %tmp6, i32 %H_read"   --->   Operation 1035 'mul' 'mul301' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 53> <Delay = 2.47>
ST_172 : Operation 1036 [1/1] (2.47ns)   --->   "%icmp_ln144 = icmp_sgt  i32 %mul301, i32 0" [conv_combined/main.cpp:144]   --->   Operation 1036 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1037 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %._crit_edge, void %.lr.ph" [conv_combined/main.cpp:144]   --->   Operation 1037 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1038 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_x_read, i32 1, i32 31" [conv_combined/main.cpp:144]   --->   Operation 1038 'partselect' 'trunc_ln4' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_172 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i31 %trunc_ln4" [conv_combined/main.cpp:144]   --->   Operation 1039 'sext' 'sext_ln144' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_172 : Operation 1040 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_dx_read, i32 1, i32 31" [conv_combined/main.cpp:144]   --->   Operation 1040 'partselect' 'trunc_ln144_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_172 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln144_1 = sext i31 %trunc_ln144_1" [conv_combined/main.cpp:144]   --->   Operation 1041 'sext' 'sext_ln144_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_172 : Operation 1042 [1/1] (1.58ns)   --->   "%br_ln144 = br void" [conv_combined/main.cpp:144]   --->   Operation 1042 'br' 'br_ln144' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 173 <SV = 54> <Delay = 2.55>
ST_173 : Operation 1043 [1/1] (0.00ns)   --->   "%i_7 = phi i32 %add_ln144, void %.split, i32 0, void %.lr.ph" [conv_combined/main.cpp:145]   --->   Operation 1043 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1044 [1/1] (2.55ns)   --->   "%add_ln144 = add i32 %i_7, i32 1" [conv_combined/main.cpp:144]   --->   Operation 1044 'add' 'add_ln144' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1045 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1045 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1046 [1/1] (2.47ns)   --->   "%icmp_ln144_1 = icmp_eq  i32 %i_7, i32 %mul301" [conv_combined/main.cpp:144]   --->   Operation 1046 'icmp' 'icmp_ln144_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1047 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144_1, void %.split, void %._crit_edge.loopexit" [conv_combined/main.cpp:144]   --->   Operation 1047 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1048 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %i_7" [conv_combined/main.cpp:145]   --->   Operation 1048 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln144_1)> <Delay = 0.00>
ST_173 : Operation 1049 [3/3] (1.68ns)   --->   "%x_load_1 = load i13 %x_addr_1" [conv_combined/main.cpp:145]   --->   Operation 1049 'load' 'x_load_1' <Predicate = (!icmp_ln144_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_173 : Operation 1050 [1/1] (2.55ns)   --->   "%add_ln145 = add i32 %i_7, i32 %sext_ln144" [conv_combined/main.cpp:145]   --->   Operation 1050 'add' 'add_ln145' <Predicate = (!icmp_ln144_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1051 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i32 %add_ln145" [conv_combined/main.cpp:145]   --->   Operation 1051 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln144_1)> <Delay = 0.00>
ST_173 : Operation 1052 [1/1] (0.00ns)   --->   "%dx_addr_1 = getelementptr i16 %dx, i32 0, i32 %i_7" [conv_combined/main.cpp:146]   --->   Operation 1052 'getelementptr' 'dx_addr_1' <Predicate = (!icmp_ln144_1)> <Delay = 0.00>
ST_173 : Operation 1053 [3/3] (1.68ns)   --->   "%dx_load = load i13 %dx_addr_1" [conv_combined/main.cpp:146]   --->   Operation 1053 'load' 'dx_load' <Predicate = (!icmp_ln144_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_173 : Operation 1054 [1/1] (2.55ns)   --->   "%add_ln146 = add i32 %i_7, i32 %sext_ln144_1" [conv_combined/main.cpp:146]   --->   Operation 1054 'add' 'add_ln146' <Predicate = (!icmp_ln144_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1055 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i16 %gmem2, i32 %add_ln146" [conv_combined/main.cpp:146]   --->   Operation 1055 'getelementptr' 'gmem2_addr_1' <Predicate = (!icmp_ln144_1)> <Delay = 0.00>

State 174 <SV = 55> <Delay = 1.68>
ST_174 : Operation 1056 [2/3] (1.68ns)   --->   "%x_load_1 = load i13 %x_addr_1" [conv_combined/main.cpp:145]   --->   Operation 1056 'load' 'x_load_1' <Predicate = (!icmp_ln144_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_174 : Operation 1057 [2/3] (1.68ns)   --->   "%dx_load = load i13 %dx_addr_1" [conv_combined/main.cpp:146]   --->   Operation 1057 'load' 'dx_load' <Predicate = (!icmp_ln144_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>

State 175 <SV = 56> <Delay = 7.30>
ST_175 : Operation 1058 [1/3] (1.68ns)   --->   "%x_load_1 = load i13 %x_addr_1" [conv_combined/main.cpp:145]   --->   Operation 1058 'load' 'x_load_1' <Predicate = (!icmp_ln144_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>
ST_175 : Operation 1059 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [conv_combined/main.cpp:145]   --->   Operation 1059 'writereq' 'gmem2_addr_req' <Predicate = (!icmp_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 1060 [1/3] (1.68ns)   --->   "%dx_load = load i13 %dx_addr_1" [conv_combined/main.cpp:146]   --->   Operation 1060 'load' 'dx_load' <Predicate = (!icmp_ln144_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5500> <RAM>

State 176 <SV = 57> <Delay = 7.30>
ST_176 : Operation 1061 [1/1] (7.30ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr, i16 %x_load_1, i2 3" [conv_combined/main.cpp:145]   --->   Operation 1061 'write' 'write_ln145' <Predicate = (!icmp_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 1062 [1/1] (7.30ns)   --->   "%gmem2_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr_1, i32 1" [conv_combined/main.cpp:146]   --->   Operation 1062 'writereq' 'gmem2_addr_1_req' <Predicate = (!icmp_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 58> <Delay = 7.30>
ST_177 : Operation 1063 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [conv_combined/main.cpp:145]   --->   Operation 1063 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 1064 [1/1] (7.30ns)   --->   "%write_ln146 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr_1, i16 %dx_load, i2 3" [conv_combined/main.cpp:146]   --->   Operation 1064 'write' 'write_ln146' <Predicate = (!icmp_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 59> <Delay = 7.30>
ST_178 : Operation 1065 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [conv_combined/main.cpp:145]   --->   Operation 1065 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 1066 [5/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [conv_combined/main.cpp:146]   --->   Operation 1066 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 60> <Delay = 7.30>
ST_179 : Operation 1067 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [conv_combined/main.cpp:145]   --->   Operation 1067 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 1068 [4/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [conv_combined/main.cpp:146]   --->   Operation 1068 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 61> <Delay = 7.30>
ST_180 : Operation 1069 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [conv_combined/main.cpp:145]   --->   Operation 1069 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 1070 [3/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [conv_combined/main.cpp:146]   --->   Operation 1070 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 62> <Delay = 7.30>
ST_181 : Operation 1071 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [conv_combined/main.cpp:145]   --->   Operation 1071 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 1072 [2/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [conv_combined/main.cpp:146]   --->   Operation 1072 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 63> <Delay = 7.30>
ST_182 : Operation 1073 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [conv_combined/main.cpp:144]   --->   Operation 1073 'specloopname' 'specloopname_ln144' <Predicate = (!icmp_ln144_1)> <Delay = 0.00>
ST_182 : Operation 1074 [1/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [conv_combined/main.cpp:146]   --->   Operation 1074 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 1075 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1075 'br' 'br_ln0' <Predicate = (!icmp_ln144_1)> <Delay = 0.00>

State 183 <SV = 55> <Delay = 0.00>
ST_183 : Operation 1076 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 1076 'br' 'br_ln0' <Predicate = (debugip_read & icmp_ln144)> <Delay = 0.00>
ST_183 : Operation 1077 [1/1] (0.00ns)   --->   "%ret_ln151 = ret" [conv_combined/main.cpp:151]   --->   Operation 1077 'ret' 'ret_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'debugip' [23]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [112]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [112]  (6.91 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound5') [115]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound5') [115]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound5') [115]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound5') [115]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound5') [115]  (6.98 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:49) with incoming values : ('select_ln49_2', conv_combined/main.cpp:49) [120]  (0 ns)
	'mul' operation ('empty_51', conv_combined/main.cpp:49) [125]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_51', conv_combined/main.cpp:49) [125]  (6.91 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', conv_combined/main.cpp:62) [213]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:62) [214]  (7.3 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1', conv_combined/main.cpp:49) [136]  (6.91 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1', conv_combined/main.cpp:49) [136]  (6.91 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'select' operation ('select_ln49', conv_combined/main.cpp:49) [135]  (0.698 ns)
	'add' operation ('add_ln50', conv_combined/main.cpp:50) [149]  (2.55 ns)
	'add' operation ('tmp_mid1', conv_combined/main.cpp:50) [154]  (2.52 ns)
	'select' operation ('select_ln50_1', conv_combined/main.cpp:50) [155]  (0.733 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50', conv_combined/main.cpp:50) [156]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50', conv_combined/main.cpp:50) [156]  (6.91 ns)

 <State 17>: 3.5ns
The critical path consists of the following:
	'or' operation ('or_ln50', conv_combined/main.cpp:50) [151]  (0 ns)
	'select' operation ('select_ln50', conv_combined/main.cpp:50) [152]  (0.978 ns)
	'add' operation ('tmp11', conv_combined/main.cpp:51) [168]  (2.52 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_54', conv_combined/main.cpp:51) [169]  (6.91 ns)

 <State 19>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_54', conv_combined/main.cpp:51) [169]  (6.91 ns)

 <State 20>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln53_2', conv_combined/main.cpp:53) [164]  (1.82 ns)
	'add' operation ('add_ln53_3', conv_combined/main.cpp:53) [180]  (1.73 ns)
	'add' operation ('add_ln53_4', conv_combined/main.cpp:53) [184]  (1.73 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [177]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [177]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [177]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [177]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [177]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [177]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [177]  (7.3 ns)

 <State 28>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:52) with incoming values : ('add_ln52', conv_combined/main.cpp:52) [187]  (0 ns)
	'add' operation ('add_ln52', conv_combined/main.cpp:52) [188]  (2.52 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:53) [200]  (7.3 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', conv_combined/main.cpp:53) [199]  (0 ns)
	'store' operation ('store_ln53', conv_combined/main.cpp:53) of variable 'gmem_addr_2_read', conv_combined/main.cpp:53 on array 'wbuf.V', conv_combined/main.cpp:37 [201]  (3.25 ns)

 <State 31>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln50_1', conv_combined/main.cpp:50) [207]  (3.52 ns)
	'select' operation ('select_ln50_4', conv_combined/main.cpp:50) [208]  (1.48 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [214]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [214]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [214]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [214]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [214]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [214]  (7.3 ns)

 <State 38>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:62) with incoming values : ('add_ln62', conv_combined/main.cpp:62) [217]  (0 ns)
	'add' operation ('add_ln62', conv_combined/main.cpp:62) [218]  (2.52 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:63) [228]  (7.3 ns)

 <State 40>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr', conv_combined/main.cpp:63) [227]  (0 ns)
	'store' operation ('store_ln63', conv_combined/main.cpp:63) of variable 'gmem_addr_read', conv_combined/main.cpp:63 on array 'bbuf.V', conv_combined/main.cpp:40 [229]  (2.32 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', conv_combined/main.cpp:92) [241]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:92) [242]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:92) [242]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:92) [242]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:92) [242]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:92) [242]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:92) [242]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:92) [242]  (7.3 ns)

 <State 48>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:92) with incoming values : ('add_ln92', conv_combined/main.cpp:92) [245]  (0 ns)
	'add' operation ('add_ln92', conv_combined/main.cpp:92) [246]  (2.52 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:93) [256]  (7.3 ns)

 <State 50>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dbbuf_V_addr', conv_combined/main.cpp:93) [255]  (0 ns)
	'store' operation ('store_ln93', conv_combined/main.cpp:93) of variable 'gmem_addr_1_read', conv_combined/main.cpp:93 on array 'dbbuf.V', conv_combined/main.cpp:41 [257]  (2.32 ns)

 <State 51>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound96') [268]  (6.91 ns)

 <State 52>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound96') [268]  (6.91 ns)

 <State 53>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound107', conv_combined/main.cpp:92) [271]  (6.98 ns)

 <State 54>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound107', conv_combined/main.cpp:92) [271]  (6.98 ns)

 <State 55>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound107', conv_combined/main.cpp:92) [271]  (6.98 ns)

 <State 56>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound107', conv_combined/main.cpp:92) [271]  (6.98 ns)

 <State 57>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound107', conv_combined/main.cpp:92) [271]  (6.98 ns)

 <State 58>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_combined/main.cpp:98) with incoming values : ('select_ln98_3', conv_combined/main.cpp:98) [278]  (0 ns)
	'mul' operation ('empty_72', conv_combined/main.cpp:98) [282]  (6.91 ns)

 <State 59>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_72', conv_combined/main.cpp:98) [282]  (6.91 ns)

 <State 60>: 6.86ns
The critical path consists of the following:
	'add' operation ('add_ln97', conv_combined/main.cpp:97) [287]  (2.52 ns)
	'select' operation ('select_ln97_1', conv_combined/main.cpp:97) [291]  (0.733 ns)
	'add' operation ('add_ln101', conv_combined/main.cpp:101) [297]  (1.78 ns)
	'add' operation ('add_ln101_1', conv_combined/main.cpp:101) [313]  (1.83 ns)

 <State 61>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln97', conv_combined/main.cpp:97) [292]  (6.91 ns)

 <State 62>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln97', conv_combined/main.cpp:97) [292]  (6.91 ns)

 <State 63>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln97_2', conv_combined/main.cpp:97) [299]  (0 ns)
	'select' operation ('select_ln98_1', conv_combined/main.cpp:98) [309]  (0.733 ns)
	'add' operation ('empty_76', conv_combined/main.cpp:97) [323]  (4.34 ns)

 <State 64>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln101_2', conv_combined/main.cpp:101) [317]  (1.82 ns)
	'add' operation ('add_ln101_3', conv_combined/main.cpp:101) [334]  (1.73 ns)
	'add' operation ('add_ln101_4', conv_combined/main.cpp:101) [338]  (1.73 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:100) [331]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:100) [331]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:100) [331]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:100) [331]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:100) [331]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:100) [331]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:100) [331]  (7.3 ns)

 <State 72>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:100) with incoming values : ('add_ln100', conv_combined/main.cpp:100) [341]  (0 ns)
	'add' operation ('add_ln100', conv_combined/main.cpp:100) [342]  (2.52 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:101) [354]  (7.3 ns)

 <State 74>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', conv_combined/main.cpp:101) [353]  (0 ns)
	'store' operation ('store_ln101', conv_combined/main.cpp:101) of variable 'gmem_addr_3_read', conv_combined/main.cpp:101 on array 'dwbuf.V', conv_combined/main.cpp:38 [355]  (3.25 ns)

 <State 75>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln98_1', conv_combined/main.cpp:98) [361]  (3.52 ns)
	'select' operation ('select_ln98_4', conv_combined/main.cpp:98) [362]  (1.48 ns)

 <State 76>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound130') [373]  (6.91 ns)

 <State 77>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound143') [376]  (6.98 ns)

 <State 78>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound143') [376]  (6.98 ns)

 <State 79>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound143') [376]  (6.98 ns)

 <State 80>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound143') [376]  (6.98 ns)

 <State 81>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound143') [376]  (6.98 ns)

 <State 82>: 4.31ns
The critical path consists of the following:
	'phi' operation ('f', conv_combined/main.cpp:107) with incoming values : ('select_ln107_1', conv_combined/main.cpp:107) [384]  (0 ns)
	'add' operation ('add_ln107_2', conv_combined/main.cpp:107) [390]  (2.52 ns)
	'select' operation ('select_ln107_1', conv_combined/main.cpp:107) [394]  (0.733 ns)
	'mul' operation of DSP[406] ('mul_ln107', conv_combined/main.cpp:107) [396]  (1.05 ns)

 <State 83>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[406] ('mul_ln107', conv_combined/main.cpp:107) [396]  (1.05 ns)

 <State 84>: 2.8ns
The critical path consists of the following:
	'select' operation ('select_ln107', conv_combined/main.cpp:107) [393]  (0.698 ns)
	'add' operation of DSP[406] ('empty_82', conv_combined/main.cpp:108) [406]  (2.1 ns)

 <State 85>: 4.25ns
The critical path consists of the following:
	'add' operation of DSP[406] ('empty_82', conv_combined/main.cpp:108) [406]  (2.1 ns)
	'mul' operation of DSP[407] ('empty_83', conv_combined/main.cpp:108) [407]  (2.15 ns)

 <State 86>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[407] ('empty_83', conv_combined/main.cpp:108) [407]  (2.15 ns)

 <State 87>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[407] ('empty_83', conv_combined/main.cpp:108) [407]  (2.15 ns)

 <State 88>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dbbuf_V_addr_1', conv_combined/main.cpp:107) [410]  (0 ns)
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', conv_combined/main.cpp:41 [411]  (2.32 ns)

 <State 89>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', conv_combined/main.cpp:41 [411]  (2.32 ns)

 <State 90>: 4.79ns
The critical path consists of the following:
	'phi' operation ('w', conv_combined/main.cpp:109) with incoming values : ('add_ln109', conv_combined/main.cpp:109) [414]  (0 ns)
	'add' operation ('empty_79', conv_combined/main.cpp:109) [422]  (1.68 ns)
	'getelementptr' operation ('dy_addr', conv_combined/main.cpp:109) [424]  (0 ns)
	'load' operation ('r.V', conv_combined/main.cpp:109) on array 'dy' [425]  (1.68 ns)
	blocking operation 1.43 ns on control path)

 <State 91>: 1.68ns
The critical path consists of the following:
	'load' operation ('r.V', conv_combined/main.cpp:109) on array 'dy' [425]  (1.68 ns)

 <State 92>: 1.68ns
The critical path consists of the following:
	'load' operation ('r.V', conv_combined/main.cpp:109) on array 'dy' [425]  (1.68 ns)

 <State 93>: 4.7ns
The critical path consists of the following:
	'phi' operation ('c', conv_combined/main.cpp:110) with incoming values : ('select_ln110_2', conv_combined/main.cpp:110) [432]  (0 ns)
	'add' operation ('add_ln110', conv_combined/main.cpp:110) [447]  (2.55 ns)
	'mul' operation of DSP[452] ('p_mid1149', conv_combined/main.cpp:110) [452]  (2.15 ns)

 <State 94>: 4.44ns
The critical path consists of the following:
	'add' operation ('add_ln110_1', conv_combined/main.cpp:110) [436]  (4.44 ns)

 <State 95>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[452] ('p_mid1149', conv_combined/main.cpp:110) [452]  (2.15 ns)

 <State 96>: 7.07ns
The critical path consists of the following:
	'phi' operation ('fh', conv_combined/main.cpp:111) with incoming values : ('select_ln111_3', conv_combined/main.cpp:111) [434]  (0 ns)
	'select' operation ('select_ln110', conv_combined/main.cpp:110) [450]  (0.698 ns)
	'add' operation ('add_ln111', conv_combined/main.cpp:111) [468]  (2.55 ns)
	'add' operation ('tmp4_mid1', conv_combined/main.cpp:108) [473]  (0 ns)
	'add' operation ('p_mid1134', conv_combined/main.cpp:108) [474]  (3.82 ns)

 <State 97>: 5.55ns
The critical path consists of the following:
	'add' operation ('add_ln1118_2') [457]  (1.83 ns)
	'add' operation ('add_ln1118_3') [461]  (0 ns)
	'add' operation ('add_ln1118_4') [478]  (3.73 ns)

 <State 98>: 3.73ns
The critical path consists of the following:
	'add' operation ('add_ln1118_5') [482]  (0 ns)
	'add' operation ('add_ln1118_6') [491]  (3.73 ns)

 <State 99>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr_1') [493]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', conv_combined/main.cpp:37 [506]  (3.25 ns)

 <State 100>: 6.25ns
The critical path consists of the following:
	'add' operation of DSP[485] ('add_ln111_1', conv_combined/main.cpp:111) [485]  (2.1 ns)
	'add' operation ('add_ln1118') [495]  (1.68 ns)
	'icmp' operation ('addr_cmp') [512]  (2.47 ns)

 <State 101>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load_2') on array 'x' [498]  (1.68 ns)

 <State 102>: 4.59ns
The critical path consists of the following:
	'load' operation ('dx_load_1') on array 'dx' [511]  (1.68 ns)
	'select' operation ('lhs') [513]  (0.805 ns)
	'add' operation of DSP[516] ('ret.V') [516]  (2.1 ns)

 <State 103>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[516] ('ret.V') [516]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_1' on array 'dx' [518]  (3.25 ns)

 <State 104>: 5.35ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'dwbuf.V', conv_combined/main.cpp:38 [500]  (3.25 ns)
	'add' operation of DSP[503] ('ret.V') [503]  (2.1 ns)

 <State 105>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[503] ('ret.V') [503]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln2' on array 'dwbuf.V', conv_combined/main.cpp:38 [505]  (3.25 ns)

 <State 106>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln703') [526]  (2.08 ns)

 <State 107>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_combined/main.cpp:125) with incoming values : ('select_ln125_3', conv_combined/main.cpp:125) [540]  (0 ns)
	'mul' operation ('empty_84', conv_combined/main.cpp:125) [544]  (6.91 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:135) [628]  (7.3 ns)

 <State 109>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln124', conv_combined/main.cpp:124) [554]  (6.91 ns)

 <State 110>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln124', conv_combined/main.cpp:124) [554]  (6.91 ns)

 <State 111>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1189', conv_combined/main.cpp:125) [570]  (6.91 ns)

 <State 112>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln124_2', conv_combined/main.cpp:124) [561]  (0 ns)
	'select' operation ('select_ln125_1', conv_combined/main.cpp:125) [571]  (0.733 ns)
	'add' operation ('empty_89', conv_combined/main.cpp:124) [585]  (4.34 ns)

 <State 113>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln128_2', conv_combined/main.cpp:128) [579]  (1.82 ns)
	'add' operation ('add_ln128_3', conv_combined/main.cpp:128) [596]  (1.73 ns)
	'add' operation ('add_ln128_4', conv_combined/main.cpp:128) [600]  (1.73 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:127) [593]  (7.3 ns)

 <State 115>: 4.98ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:127) with incoming values : ('add_ln127', conv_combined/main.cpp:127) [603]  (0 ns)
	'add' operation ('add_ln128_5', conv_combined/main.cpp:128) [613]  (1.73 ns)
	'getelementptr' operation ('dwbuf_V_addr_1', conv_combined/main.cpp:128) [615]  (0 ns)
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:128) on array 'dwbuf.V', conv_combined/main.cpp:38 [616]  (3.25 ns)

 <State 116>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:128) on array 'dwbuf.V', conv_combined/main.cpp:38 [616]  (3.25 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:128) [617]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:126) [620]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:126) [620]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:126) [620]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:126) [620]  (7.3 ns)

 <State 122>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:126) [620]  (7.3 ns)

 <State 123>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:135) with incoming values : ('add_ln135', conv_combined/main.cpp:135) [631]  (0 ns)
	'add' operation ('add_ln135', conv_combined/main.cpp:135) [632]  (2.52 ns)

 <State 124>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load_1', conv_combined/main.cpp:136) on array 'dbbuf.V', conv_combined/main.cpp:41 [642]  (2.32 ns)

 <State 125>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:136) [643]  (7.3 ns)

 <State 126>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:142) [646]  (7.3 ns)

 <State 127>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:142) [646]  (7.3 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:142) [646]  (7.3 ns)

 <State 129>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:142) [646]  (7.3 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:142) [646]  (7.3 ns)

 <State 131>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln70', conv_combined/main.cpp:70) [649]  (6.91 ns)

 <State 132>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln70_1', conv_combined/main.cpp:70) [650]  (6.91 ns)

 <State 133>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln70_1', conv_combined/main.cpp:70) [650]  (6.91 ns)

 <State 134>: 5.73ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:70) with incoming values : ('add_ln70', conv_combined/main.cpp:70) [653]  (0 ns)
	'getelementptr' operation ('dx_addr', conv_combined/main.cpp:71) [662]  (0 ns)
	'store' operation ('store_ln71', conv_combined/main.cpp:71) of constant 0 on array 'dx' [663]  (3.25 ns)
	blocking operation 2.47 ns on control path)

 <State 135>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln71', conv_combined/main.cpp:71) of constant 0 on array 'dx' [663]  (3.25 ns)

 <State 136>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln71', conv_combined/main.cpp:71) of constant 0 on array 'dx' [663]  (3.25 ns)

 <State 137>: 5.1ns
The critical path consists of the following:
	'add' operation ('add_ln74', conv_combined/main.cpp:74) [670]  (2.55 ns)
	'sub' operation ('sub_ln74', conv_combined/main.cpp:74) [671]  (2.55 ns)

 <State 138>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound27', conv_combined/main.cpp:74) [678]  (6.91 ns)

 <State 139>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound27', conv_combined/main.cpp:74) [678]  (6.91 ns)

 <State 140>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound41', conv_combined/main.cpp:74) [681]  (6.98 ns)

 <State 141>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound41', conv_combined/main.cpp:74) [681]  (6.98 ns)

 <State 142>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound41', conv_combined/main.cpp:74) [681]  (6.98 ns)

 <State 143>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound41', conv_combined/main.cpp:74) [681]  (6.98 ns)

 <State 144>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound41', conv_combined/main.cpp:74) [681]  (6.98 ns)

 <State 145>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound63', conv_combined/main.cpp:74) [684]  (6.98 ns)

 <State 146>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound63', conv_combined/main.cpp:74) [684]  (6.98 ns)

 <State 147>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound63', conv_combined/main.cpp:74) [684]  (6.98 ns)

 <State 148>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound63', conv_combined/main.cpp:74) [684]  (6.98 ns)

 <State 149>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound63', conv_combined/main.cpp:74) [684]  (6.98 ns)

 <State 150>: 5.32ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten91', conv_combined/main.cpp:74) with incoming values : ('add_ln74_4', conv_combined/main.cpp:74) [689]  (0 ns)
	'add' operation ('add_ln74_4', conv_combined/main.cpp:74) [696]  (5.32 ns)

 <State 151>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[698] ('empty_58', conv_combined/main.cpp:74) [698]  (2.15 ns)

 <State 152>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[698] ('empty_58', conv_combined/main.cpp:74) [698]  (2.15 ns)

 <State 153>: 7.07ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten57', conv_combined/main.cpp:75) with incoming values : ('select_ln75_6', conv_combined/main.cpp:75) [691]  (0 ns)
	'icmp' operation ('icmp_ln75', conv_combined/main.cpp:75) [708]  (3.13 ns)
	'select' operation ('select_ln74', conv_combined/main.cpp:74) [709]  (0.698 ns)
	'add' operation ('add_ln75', conv_combined/main.cpp:75) [726]  (2.55 ns)
	'select' operation ('select_ln75_5', conv_combined/main.cpp:75) [736]  (0.698 ns)

 <State 154>: 4.93ns
The critical path consists of the following:
	'or' operation ('or_ln75', conv_combined/main.cpp:75) [728]  (0.978 ns)
	'select' operation ('select_ln75', conv_combined/main.cpp:75) [729]  (0.698 ns)
	'add' operation ('add_ln76', conv_combined/main.cpp:76) [737]  (2.55 ns)
	'select' operation ('select_ln76_1', conv_combined/main.cpp:76) [743]  (0.7 ns)

 <State 155>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[711] ('p_mid171', conv_combined/main.cpp:74) [711]  (2.15 ns)

 <State 156>: 4.13ns
The critical path consists of the following:
	'mul' operation of DSP[711] ('p_mid171', conv_combined/main.cpp:74) [711]  (0 ns)
	'select' operation ('select_ln74_1', conv_combined/main.cpp:74) [712]  (0.7 ns)
	'add' operation ('p_mid132', conv_combined/main.cpp:76) [744]  (1.68 ns)
	'select' operation ('select_ln76_2', conv_combined/main.cpp:76) [745]  (0.7 ns)
	'mul' operation of DSP[750] ('mul_ln76', conv_combined/main.cpp:76) [746]  (1.05 ns)

 <State 157>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[750] ('mul_ln76', conv_combined/main.cpp:76) [746]  (1.05 ns)

 <State 158>: 3.08ns
The critical path consists of the following:
	'or' operation ('or_ln76', conv_combined/main.cpp:76) [739]  (0 ns)
	'or' operation ('or_ln76_1', conv_combined/main.cpp:76) [740]  (0 ns)
	'select' operation ('select_ln76', conv_combined/main.cpp:76) [741]  (0.978 ns)
	'add' operation of DSP[750] ('add_ln78', conv_combined/main.cpp:78) [750]  (2.1 ns)

 <State 159>: 5.58ns
The critical path consists of the following:
	'load' operation ('bbuf_V_load', conv_combined/main.cpp:74) on array 'bbuf.V', conv_combined/main.cpp:40 [718]  (2.32 ns)
	'store' operation ('store_ln78', conv_combined/main.cpp:78) of variable 'bbuf_V_load', conv_combined/main.cpp:74 on array 'y' [753]  (3.25 ns)

 <State 160>: 5.97ns
The critical path consists of the following:
	'phi' operation ('fh', conv_combined/main.cpp:79) with incoming values : ('add_ln79', conv_combined/main.cpp:79) [757]  (0 ns)
	'add' operation ('tmp2', conv_combined/main.cpp:75) [764]  (0 ns)
	'add' operation ('empty_62', conv_combined/main.cpp:75) [765]  (3.82 ns)
	'mul' operation of DSP[766] ('empty_63', conv_combined/main.cpp:75) [766]  (2.15 ns)

 <State 161>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[766] ('empty_63', conv_combined/main.cpp:75) [766]  (2.15 ns)

 <State 162>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[766] ('empty_63', conv_combined/main.cpp:75) [766]  (2.15 ns)

 <State 163>: 1.68ns
The critical path consists of the following:
	'mul' operation of DSP[766] ('empty_63', conv_combined/main.cpp:75) [766]  (0 ns)
	'add' operation ('add_ln81', conv_combined/main.cpp:81) [769]  (1.68 ns)

 <State 164>: 3.36ns
The critical path consists of the following:
	'phi' operation ('fw', conv_combined/main.cpp:80) with incoming values : ('add_ln80', conv_combined/main.cpp:80) [772]  (0 ns)
	'add' operation ('add_ln1116') [783]  (1.68 ns)
	'getelementptr' operation ('x_addr') [785]  (0 ns)
	'load' operation ('x_load') on array 'x' [786]  (1.68 ns)

 <State 165>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [786]  (1.68 ns)

 <State 166>: 3.76ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [786]  (1.68 ns)
	'add' operation ('add_ln703_1') [787]  (2.08 ns)

 <State 167>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln703') of variable 'empty_64' on array 'y' [790]  (3.25 ns)

 <State 168>: 0ns
The critical path consists of the following:

 <State 169>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp6') [807]  (6.91 ns)

 <State 170>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul301') [808]  (6.91 ns)

 <State 171>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul301') [808]  (6.91 ns)

 <State 172>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln144', conv_combined/main.cpp:144) [809]  (2.47 ns)

 <State 173>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:145) with incoming values : ('add_ln144', conv_combined/main.cpp:144) [818]  (0 ns)
	'add' operation ('add_ln144', conv_combined/main.cpp:144) [819]  (2.55 ns)

 <State 174>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load_1', conv_combined/main.cpp:145) on array 'x' [826]  (1.68 ns)

 <State 175>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (conv_combined/main.cpp:145) [829]  (7.3 ns)

 <State 176>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv_combined/main.cpp:145) [830]  (7.3 ns)

 <State 177>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:145) [831]  (7.3 ns)

 <State 178>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:145) [831]  (7.3 ns)

 <State 179>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:145) [831]  (7.3 ns)

 <State 180>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:145) [831]  (7.3 ns)

 <State 181>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:145) [831]  (7.3 ns)

 <State 182>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:146) [838]  (7.3 ns)

 <State 183>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
