

================================================================
== Vivado HLS Report for 'MAT_Multiply_load_mat'
================================================================
* Date:           Fri Oct  2 07:17:25 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        partB
* Solution:       solution1_non_optimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.98|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2002001|  2002001|  2002001|  2002001|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_load   |  2002000|  2002000|      2002|          -|          -|  1000|    no    |
        | + Col_load  |     2000|     2000|         2|          -|          -|  1000|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     92|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     41|
|Register         |        -|      -|      85|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      85|    133|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_130_p2        |     +    |      0|  0|  10|          10|           1|
    |j_1_fu_155_p2        |     +    |      0|  0|  10|          10|           1|
    |next_mul_fu_114_p2   |     +    |      0|  0|  20|          20|          10|
    |tmp_4_fu_171_p2      |     +    |      0|  0|  20|          20|          20|
    |ap_sig_bdd_81        |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_166_p2    |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_124_p2  |   icmp   |      0|  0|   4|          10|           6|
    |exitcond_fu_149_p2   |   icmp   |      0|  0|   4|          10|           6|
    |tmp_3_fu_161_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_136_p2        |   icmp   |      0|  0|  11|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  92|         146|         110|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   1|          5|    1|          5|
    |i_reg_79        |  10|          2|   10|         20|
    |j_reg_102       |  10|          2|   10|         20|
    |phi_mul_reg_90  |  20|          2|   20|         40|
    +----------------+----+-----------+-----+-----------+
    |Total           |  41|         11|   41|         85|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   4|   0|    4|          0|
    |i_1_reg_200       |  10|   0|   10|          0|
    |i_reg_79          |  10|   0|   10|          0|
    |j_1_reg_213       |  10|   0|   10|          0|
    |j_reg_102         |  10|   0|   10|          0|
    |next_mul_reg_192  |  20|   0|   20|          0|
    |phi_mul_reg_90    |  20|   0|   20|          0|
    |tmp_reg_205       |   1|   0|    1|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  85|   0|   85|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------+-----+-----+------------+-----------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | MAT_Multiply_load_mat | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | MAT_Multiply_load_mat | return value |
|ap_start         |  in |    1| ap_ctrl_hs | MAT_Multiply_load_mat | return value |
|ap_done          | out |    1| ap_ctrl_hs | MAT_Multiply_load_mat | return value |
|ap_idle          | out |    1| ap_ctrl_hs | MAT_Multiply_load_mat | return value |
|ap_ready         | out |    1| ap_ctrl_hs | MAT_Multiply_load_mat | return value |
|X_dout           |  in |   32|   ap_fifo  |           X           |    pointer   |
|X_empty_n        |  in |    1|   ap_fifo  |           X           |    pointer   |
|X_read           | out |    1|   ap_fifo  |           X           |    pointer   |
|arrayX_address0  | out |   20|  ap_memory |         arrayX        |     array    |
|arrayX_ce0       | out |    1|  ap_memory |         arrayX        |     array    |
|arrayX_we0       | out |    1|  ap_memory |         arrayX        |     array    |
|arrayX_d0        | out |   32|  ap_memory |         arrayX        |     array    |
|m                |  in |   32|   ap_none  |           m           |    scalar    |
|n                |  in |   32|   ap_none  |           n           |    scalar    |
+-----------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %X, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 100, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_1: n_read [1/1] 1.04ns
:1  %n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)

ST_1: m_read [1/1] 1.04ns
:2  %m_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %m)

ST_1: stg_8 [1/1] 1.57ns
:3  br label %1


 <State 2>: 2.52ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i10 [ 0, %0 ], [ %i_1, %6 ]

ST_2: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i20 [ 0, %0 ], [ %next_mul, %6 ]

ST_2: next_mul [1/1] 2.08ns
:2  %next_mul = add i20 %phi_mul, 1000

ST_2: i_cast3 [1/1] 0.00ns
:3  %i_cast3 = zext i10 %i to i32

ST_2: exitcond1 [1/1] 2.07ns
:4  %exitcond1 = icmp eq i10 %i, -24

ST_2: empty [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)

ST_2: i_1 [1/1] 1.84ns
:6  %i_1 = add i10 %i, 1

ST_2: stg_16 [1/1] 0.00ns
:7  br i1 %exitcond1, label %7, label %2

ST_2: stg_17 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind

ST_2: tmp [1/1] 2.52ns
:2  %tmp = icmp ult i32 %i_cast3, %m_read

ST_2: stg_20 [1/1] 1.57ns
:3  br label %3

ST_2: stg_21 [1/1] 0.00ns
:0  ret void


 <State 3>: 6.98ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i10 [ 0, %2 ], [ %j_1, %._crit_edge ]

ST_3: j_cast2 [1/1] 0.00ns
:1  %j_cast2 = zext i10 %j to i20

ST_3: j_cast1 [1/1] 0.00ns
:2  %j_cast1 = zext i10 %j to i32

ST_3: exitcond [1/1] 2.07ns
:3  %exitcond = icmp eq i10 %j, -24

ST_3: empty_11 [1/1] 0.00ns
:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)

ST_3: j_1 [1/1] 1.84ns
:5  %j_1 = add i10 %j, 1

ST_3: stg_28 [1/1] 0.00ns
:6  br i1 %exitcond, label %6, label %4

ST_3: stg_29 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind

ST_3: tmp_3 [1/1] 2.52ns
:1  %tmp_3 = icmp ult i32 %j_cast1, %n_read

ST_3: or_cond [1/1] 1.37ns
:2  %or_cond = and i1 %tmp, %tmp_3

ST_3: stg_32 [1/1] 0.00ns
:3  br i1 %or_cond, label %5, label %._crit_edge

ST_3: tmp_4 [1/1] 2.08ns
:0  %tmp_4 = add i20 %j_cast2, %phi_mul

ST_3: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = zext i20 %tmp_4 to i64

ST_3: X_read [1/1] 4.38ns
:2  %X_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %X)

ST_3: arrayX_addr [1/1] 0.00ns
:3  %arrayX_addr = getelementptr [1000000 x i32]* %arrayX, i64 0, i64 %tmp_5

ST_3: stg_37 [2/2] 2.61ns
:4  store i32 %X_read, i32* %arrayX_addr, align 4

ST_3: empty_12 [1/1] 0.00ns
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_s) nounwind

ST_3: stg_39 [1/1] 0.00ns
:1  br label %1


 <State 4>: 2.61ns
ST_4: stg_40 [1/2] 2.61ns
:4  store i32 %X_read, i32* %arrayX_addr, align 4

ST_4: stg_41 [1/1] 0.00ns
:5  br label %._crit_edge

ST_4: stg_42 [1/1] 0.00ns
._crit_edge:0  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7ff74eaf3850; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arrayX]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7ff74ea0cea0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7ff74ec084b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7ff74eba72c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5       (specinterface    ) [ 00000]
n_read      (read             ) [ 00111]
m_read      (read             ) [ 00111]
stg_8       (br               ) [ 01111]
i           (phi              ) [ 00100]
phi_mul     (phi              ) [ 00111]
next_mul    (add              ) [ 01111]
i_cast3     (zext             ) [ 00000]
exitcond1   (icmp             ) [ 00111]
empty       (speclooptripcount) [ 00000]
i_1         (add              ) [ 01111]
stg_16      (br               ) [ 00000]
stg_17      (specloopname     ) [ 00000]
tmp_s       (specregionbegin  ) [ 00011]
tmp         (icmp             ) [ 00011]
stg_20      (br               ) [ 00111]
stg_21      (ret              ) [ 00000]
j           (phi              ) [ 00010]
j_cast2     (zext             ) [ 00000]
j_cast1     (zext             ) [ 00000]
exitcond    (icmp             ) [ 00111]
empty_11    (speclooptripcount) [ 00000]
j_1         (add              ) [ 00111]
stg_28      (br               ) [ 00000]
stg_29      (specloopname     ) [ 00000]
tmp_3       (icmp             ) [ 00000]
or_cond     (and              ) [ 00111]
stg_32      (br               ) [ 00000]
tmp_4       (add              ) [ 00000]
tmp_5       (zext             ) [ 00000]
X_read      (read             ) [ 00001]
arrayX_addr (getelementptr    ) [ 00001]
empty_12    (specregionend    ) [ 00000]
stg_39      (br               ) [ 01111]
stg_40      (store            ) [ 00000]
stg_41      (br               ) [ 00000]
stg_42      (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arrayX">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arrayX"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="n_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="m_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="X_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_read/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="arrayX_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="20" slack="0"/>
<pin id="70" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayX_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="20" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_37/3 "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="1"/>
<pin id="81" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="10" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="phi_mul_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="20" slack="1"/>
<pin id="92" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="phi_mul_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="20" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="j_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="1"/>
<pin id="104" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="j_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="next_mul_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="20" slack="0"/>
<pin id="116" dir="0" index="1" bw="11" slack="0"/>
<pin id="117" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_cast3_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast3/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="exitcond1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="10" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="j_cast2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="j_cast1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="exitcond_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="10" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="j_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="or_cond_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_4_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="0" index="1" bw="20" slack="1"/>
<pin id="174" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_5_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="20" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="182" class="1005" name="n_read_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="2"/>
<pin id="184" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="187" class="1005" name="m_read_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_read "/>
</bind>
</comp>

<comp id="192" class="1005" name="next_mul_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="20" slack="0"/>
<pin id="194" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="205" class="1005" name="tmp_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="213" class="1005" name="j_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="or_cond_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="222" class="1005" name="X_read_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_read "/>
</bind>
</comp>

<comp id="227" class="1005" name="arrayX_addr_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="20" slack="1"/>
<pin id="229" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="arrayX_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="42" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="44" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="60" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="94" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="94" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="83" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="83" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="83" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="120" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="106" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="106" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="106" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="106" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="145" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="141" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="90" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="185"><net_src comp="48" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="190"><net_src comp="54" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="195"><net_src comp="114" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="203"><net_src comp="130" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="208"><net_src comp="136" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="216"><net_src comp="155" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="221"><net_src comp="166" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="60" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="230"><net_src comp="66" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="73" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X | {}
  - Chain level:
	State 1
	State 2
		next_mul : 1
		i_cast3 : 1
		exitcond1 : 1
		i_1 : 1
		stg_16 : 2
		tmp : 2
	State 3
		j_cast2 : 1
		j_cast1 : 1
		exitcond : 1
		j_1 : 1
		stg_28 : 2
		tmp_3 : 2
		or_cond : 3
		stg_32 : 3
		tmp_4 : 2
		tmp_5 : 3
		arrayX_addr : 4
		stg_37 : 5
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |  next_mul_fu_114  |    0    |    20   |
|    add   |     i_1_fu_130    |    0    |    10   |
|          |     j_1_fu_155    |    0    |    10   |
|          |    tmp_4_fu_171   |    0    |    20   |
|----------|-------------------|---------|---------|
|          |  exitcond1_fu_124 |    0    |    4    |
|   icmp   |     tmp_fu_136    |    0    |    11   |
|          |  exitcond_fu_149  |    0    |    4    |
|          |    tmp_3_fu_161   |    0    |    11   |
|----------|-------------------|---------|---------|
|    and   |   or_cond_fu_166  |    0    |    1    |
|----------|-------------------|---------|---------|
|          | n_read_read_fu_48 |    0    |    0    |
|   read   | m_read_read_fu_54 |    0    |    0    |
|          | X_read_read_fu_60 |    0    |    0    |
|----------|-------------------|---------|---------|
|          |   i_cast3_fu_120  |    0    |    0    |
|   zext   |   j_cast2_fu_141  |    0    |    0    |
|          |   j_cast1_fu_145  |    0    |    0    |
|          |    tmp_5_fu_177   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    91   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   X_read_reg_222  |   32   |
|arrayX_addr_reg_227|   20   |
|    i_1_reg_200    |   10   |
|      i_reg_79     |   10   |
|    j_1_reg_213    |   10   |
|     j_reg_102     |   10   |
|   m_read_reg_187  |   32   |
|   n_read_reg_182  |   32   |
|  next_mul_reg_192 |   20   |
|  or_cond_reg_218  |    1   |
|   phi_mul_reg_90  |   20   |
|    tmp_reg_205    |    1   |
+-------------------+--------+
|       Total       |   198  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  20  |   40   ||    20   |
| grp_access_fu_73 |  p1  |   2  |  32  |   64   ||    32   |
|  phi_mul_reg_90  |  p0  |   2  |  20  |   40   ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   144  ||  4.713  ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   91   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   72   |
|  Register |    -   |   198  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   198  |   163  |
+-----------+--------+--------+--------+
