00:30:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\vitis_main\temp_xsdb_launch_script.tcl
00:30:46 INFO  : XSCT server has started successfully.
00:30:46 INFO  : plnx-install-location is set to ''
00:30:46 INFO  : Successfully done setting XSCT server connection channel  
00:30:46 INFO  : Successfully done query RDI_DATADIR 
00:30:46 INFO  : Successfully done setting workspace for the tool. 
00:30:46 INFO  : Registering command handlers for Vitis TCF services
00:33:31 INFO  : Checking for BSP changes to sync application flags for project 'vitis_main'...
00:34:21 INFO  : Checking for BSP changes to sync application flags for project 'vitis_main'...
00:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:34:37 INFO  : 'jtag frequency' command is executed.
00:34:37 INFO  : Context for 'APU' is selected.
00:34:37 INFO  : System reset is completed.
00:34:40 INFO  : 'after 3000' command is executed.
00:34:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:34:43 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis_main/vitis_main/_ide/bitstream/design_1_wrapper.bit"
00:34:43 INFO  : Context for 'APU' is selected.
00:34:43 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis_main/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:34:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:43 INFO  : Context for 'APU' is selected.
00:34:43 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis_main/vitis_main/_ide/psinit/ps7_init.tcl' is done.
00:34:43 INFO  : 'ps7_init' command is executed.
00:34:43 INFO  : 'ps7_post_config' command is executed.
00:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:43 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis_main/vitis_main/Debug/vitis_main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:44 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis_main/vitis_main/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis_main/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis_main/vitis_main/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis_main/vitis_main/Debug/vitis_main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:44 INFO  : Memory regions updated for context APU
00:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:44 INFO  : 'con' command is executed.
00:34:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:34:44 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis_main\.sdk\launch_scripts\single_application_debug\debugger_vitis_main-default.tcl'
00:34:54 INFO  : Disconnected from the channel tcfchan#2.
