{
  "design": {
    "design_info": {
      "boundary_crc": "0x82FDD0E382FDD0E3",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../prb1_c1-vivado.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "sc1_0": ""
    },
    "ports": {
      "in1": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "out1": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "sc1_0": {
        "vlnv": "xilinx.com:hls:sc1:1.0",
        "ip_revision": "2113368728",
        "xci_name": "design_1_sc1_0_0",
        "xci_path": "ip\\design_1_sc1_0_0\\design_1_sc1_0_0.xci",
        "inst_hier_path": "sc1_0"
      }
    },
    "nets": {
      "in1_0_1": {
        "ports": [
          "in1",
          "sc1_0/in1"
        ]
      },
      "sc1_0_out1": {
        "ports": [
          "sc1_0/out1",
          "out1"
        ]
      }
    }
  }
}