uncore_event("CHA",0x00,0x00,0x00,0x00,0x00,"UNC_CHA_CLOCKTICKS","Clockticks of the uncore caching and home agent (CHA)","Clockticks of the uncore caching and home agent (CHA)",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x59,0x01,0x00,0x00,0x00,"UNC_CHA_IMC_READS_COUNT.NORMAL","Normal priority reads issued to the memory controller from the CHA","Counts when a normal (Non-Isochronous) read is issued to any of the memory controller channels from the CHA.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x5B,0x01,0x00,0x00,0x00,"UNC_CHA_IMC_WRITES_COUNT.FULL","CHA to iMC Full Line Writes Issued : Full Line Non-ISOCH","Counts when a normal (Non-Isochronous) full line write is issued from the CHA to any of the memory controller channels.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x37,0x0F,0x00,0x00,0x00,"UNC_CHA_LLC_VICTIMS.ALL","Lines Victimized : All Lines Victimized","Lines Victimized : All Lines Victimized : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x50,0x03,0x00,0x00,0x00,"UNC_CHA_REQUESTS.READS","Local read requests that miss the SF/LLC and remote read requests sent to the CHA's home agent","Counts read requests made into this CHA. Reads include all read opcodes (including RFO: the Read for Ownership issued before a  write) .",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x50,0x0c,0x00,0x00,0x00,"UNC_CHA_REQUESTS.WRITES","Local write requests that miss the SF/LLC and remote write requests sent to the CHA's home agent","Counts write requests made into the CHA, including streaming, evictions, HitM (Reads from another core to a Modified cacheline), etc.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x3D,0x02,0x00,0x00,0x00,"UNC_CHA_SF_EVICTION.E_STATE","Snoop filter capacity evictions for E-state entries.","Counts snoop filter capacity evictions for entries tracking exclusive lines in the cores? cache.? Snoop filter capacity evictions occur when the snoop filter is full and evicts an existing entry to track a new entry.? Does not count clean evictions such as when a core?s cache replaces a tracked cacheline with a new cacheline.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x3D,0x01,0x00,0x00,0x00,"UNC_CHA_SF_EVICTION.M_STATE","Snoop filter capacity evictions for M-state entries.","Counts snoop filter capacity evictions for entries tracking modified lines in the cores? cache.? Snoop filter capacity evictions occur when the snoop filter is full and evicts an existing entry to track a new entry.? Does not count clean evictions such as when a core?s cache replaces a tracked cacheline with a new cacheline.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x3D,0x04,0x00,0x00,0x00,"UNC_CHA_SF_EVICTION.S_STATE","Snoop filter capacity evictions for S-state entries.","Counts snoop filter capacity evictions for entries tracking shared lines in the cores? cache.? Snoop filter capacity evictions occur when the snoop filter is full and evicts an existing entry to track a new entry.? Does not count clean evictions such as when a core?s cache replaces a tracked cacheline with a new cacheline.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC001FF,"UNC_CHA_TOR_INSERTS.IA","TOR Inserts : All requests from iA Cores","TOR Inserts : All requests from iA Cores : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC001FD,"UNC_CHA_TOR_INSERTS.IA_HIT","TOR Inserts : All requests from iA Cores that Hit the LLC","TOR Inserts : All requests from iA Cores that Hit the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC80FFD,"UNC_CHA_TOR_INSERTS.IA_HIT_CRD","TOR Inserts : CRds issued by iA Cores that Hit the LLC","TOR Inserts : CRds issued by iA Cores that Hit the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC807FD,"UNC_CHA_TOR_INSERTS.IA_HIT_RFO","TOR Inserts : RFOs issued by iA Cores that Hit the LLC","TOR Inserts : RFOs issued by iA Cores that Hit the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC001FE,"UNC_CHA_TOR_INSERTS.IA_MISS","TOR Inserts : All requests from iA Cores that Missed the LLC","TOR Inserts : All requests from iA Cores that Missed the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC80FFE,"UNC_CHA_TOR_INSERTS.IA_MISS_CRD","TOR Inserts : CRds issued by iA Cores that Missed the LLC","TOR Inserts : CRds issued by iA Cores that Missed the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC807FE,"UNC_CHA_TOR_INSERTS.IA_MISS_RFO","TOR Inserts : RFOs issued by iA Cores that Missed the LLC","TOR Inserts : RFOs issued by iA Cores that Missed the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x04,0x00,0x00,0xC001FF,"UNC_CHA_TOR_INSERTS.IO","TOR Inserts : All requests from IO Devices","TOR Inserts : All requests from IO Devices : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x04,0x00,0x00,0xC001FD,"UNC_CHA_TOR_INSERTS.IO_HIT","TOR Inserts : All requests from IO Devices that hit the LLC","TOR Inserts : All requests from IO Devices that hit the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x04,0x00,0x00,0xC001FE,"UNC_CHA_TOR_INSERTS.IO_MISS","TOR Inserts : All requests from IO Devices that missed the LLC","TOR Inserts : All requests from IO Devices that missed the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x01,0x00,0x00,0xC001FF,"UNC_CHA_TOR_OCCUPANCY.IA","TOR Occupancy : All requests from iA Cores","TOR Occupancy : All requests from iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x01,0x00,0x00,0xC001FD,"UNC_CHA_TOR_OCCUPANCY.IA_HIT","TOR Occupancy : All requests from iA Cores that Hit the LLC","TOR Occupancy : All requests from iA Cores that Hit the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x01,0x00,0x00,0xC001FE,"UNC_CHA_TOR_OCCUPANCY.IA_MISS","TOR Occupancy : All requests from iA Cores that Missed the LLC","TOR Occupancy : All requests from iA Cores that Missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x01,0x00,0x00,0xC80FFE,"UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD","TOR Occupancy : CRds issued by iA Cores that Missed the LLC","TOR Occupancy : CRds issued by iA Cores that Missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x01,0x00,0x00,0xC807FE,"UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO","TOR Occupancy : RFOs issued by iA Cores that Missed the LLC","TOR Occupancy : RFOs issued by iA Cores that Missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x04,0x00,0x00,0xC001FF,"UNC_CHA_TOR_OCCUPANCY.IO","TOR Occupancy : All requests from IO Devices","TOR Occupancy : All requests from IO Devices : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x04,0x00,0x00,0xC001FD,"UNC_CHA_TOR_OCCUPANCY.IO_HIT","TOR Occupancy : All requests from IO Devices that hit the LLC","TOR Occupancy : All requests from IO Devices that hit the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x04,0x00,0x00,0xC001FE,"UNC_CHA_TOR_OCCUPANCY.IO_MISS","TOR Occupancy : All requests from IO Devices that missed the LLC","TOR Occupancy : All requests from IO Devices that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x04,0x00,0x00,0xCC43FE,"UNC_CHA_TOR_INSERTS.IO_MISS_ITOM","TOR Inserts : ItoMs issued by IO Devices that missed the LLC","TOR Inserts : ItoMs issued by IO Devices that missed the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0xc0,0x00,0x00,0x00,0x00,"UNC_CHA_CMS_CLOCKTICKS","CMS Clockticks","CMS Clockticks",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC88FFD,"UNC_CHA_TOR_INSERTS.IA_HIT_CRD_PREF","TOR Inserts : CRd_Prefs issued by iA Cores that hit the LLC","TOR Inserts : CRd_Prefs issued by iA Cores that hit the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC827FD,"UNC_CHA_TOR_INSERTS.IA_HIT_DRD_OPT","TOR Inserts : DRd_Opts issued by iA Cores that hit the LLC","TOR Inserts : DRd_Opts issued by iA Cores that hit the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC8A7FD,"UNC_CHA_TOR_INSERTS.IA_HIT_DRD_OPT_PREF","TOR Inserts : DRd_Opt_Prefs issued by iA Cores that hit the LLC","TOR Inserts : DRd_Opt_Prefs issued by iA Cores that hit the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC887FD,"UNC_CHA_TOR_INSERTS.IA_HIT_RFO_PREF","TOR Inserts : RFO_Prefs issued by iA Cores that Hit the LLC","TOR Inserts : RFO_Prefs issued by iA Cores that Hit the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC88FFE,"UNC_CHA_TOR_INSERTS.IA_MISS_CRD_PREF","TOR Inserts : CRd_Prefs issued by iA Cores that Missed the LLC","TOR Inserts : CRd_Prefs issued by iA Cores that Missed the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC827FE,"UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT","TOR Inserts : DRd_Opt issued by iA Cores that missed the LLC","TOR Inserts : DRd_Opt issued by iA Cores that missed the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC8A7FE,"UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_PREF","TOR Inserts : DRd_Opt_Prefs issued by iA Cores that missed the LLC","TOR Inserts : DRd_Opt_Prefs issued by iA Cores that missed the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC887FE,"UNC_CHA_TOR_INSERTS.IA_MISS_RFO_PREF","TOR Inserts : RFO_Prefs issued by iA Cores that Missed the LLC","TOR Inserts : RFO_Prefs issued by iA Cores that Missed the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x01,0x00,0x00,0xC827FD,"UNC_CHA_TOR_OCCUPANCY.IA_HIT_DRD_OPT","TOR Occupancy : DRd_Opts issued by iA Cores that hit the LLC","TOR Occupancy : DRd_Opts issued by iA Cores that hit the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x01,0x00,0x00,0xC8A7FD,"UNC_CHA_TOR_OCCUPANCY.IA_HIT_DRD_OPT_PREF","TOR Occupancy : DRd_Opt_Prefs issued by iA Cores that hit the LLC","TOR Occupancy : DRd_Opt_Prefs issued by iA Cores that hit the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x01,0x00,0x00,0xC827FE,"UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_OPT","TOR Occupancy : DRd_Opt issued by iA Cores that missed the LLC","TOR Occupancy : DRd_Opt issued by iA Cores that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x04,0x00,0x00,0xCC43FD,"UNC_CHA_TOR_INSERTS.IO_HIT_ITOM","TOR Inserts : ItoMs issued by IO Devices that Hit the LLC","TOR Inserts : ItoMs issued by IO Devices that Hit the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x04,0x00,0x00,0xCC43FF,"UNC_CHA_TOR_INSERTS.IO_ITOM","TOR Inserts : ItoMs issued by IO Devices","TOR Inserts : ItoMs issued by IO Devices : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC887FF,"UNC_CHA_TOR_INSERTS.IA_RFO_PREF","TOR Inserts : RFO_Prefs issued by iA Cores","TOR Inserts : RFO_Prefs issued by iA Cores : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC807FF,"UNC_CHA_TOR_INSERTS.IA_RFO","TOR Inserts : RFOs issued by iA Cores","TOR Inserts : RFOs issued by iA Cores : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC827FF,"UNC_CHA_TOR_INSERTS.IA_DRD_OPT","TOR Inserts : DRd_Opts issued by iA Cores","TOR Inserts : DRd_Opts issued by iA Cores : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC8A7FF,"UNC_CHA_TOR_INSERTS.IA_DRD_OPT_PREF","TOR Inserts : DRd_Opt_Prefs issued by iA Cores","TOR Inserts : DRd_Opt_Prefs issued by iA Cores : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC80FFF,"UNC_CHA_TOR_INSERTS.IA_CRD","TOR Inserts : CRDs issued by iA Cores","TOR Inserts : CRDs issued by iA Cores : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x01,0x00,0x00,0xC807FF,"UNC_CHA_TOR_OCCUPANCY.IA_RFO","TOR Occupancy : RFOs issued by iA Cores","TOR Occupancy : RFOs issued by iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x01,0x00,0x00,0xC827FF,"UNC_CHA_TOR_OCCUPANCY.IA_DRD_OPT","TOR Occupancy : DRd_Opts issued by iA Cores","TOR Occupancy : DRd_Opts issued by iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x01,0x00,0x00,0xC8A7FF,"UNC_CHA_TOR_OCCUPANCY.IA_DRD_OPT_PREF","TOR Occupancy : DRd_Opt_Prefs issued by iA Cores","TOR Occupancy : DRd_Opt_Prefs issued by iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x01,0x00,0x00,0xC80FFF,"UNC_CHA_TOR_OCCUPANCY.IA_CRD","TOR Occupancy : CRDs issued by iA Cores","TOR Occupancy : CRDs issued by iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC8C7FF,"UNC_CHA_TOR_INSERTS.IA_CLFLUSH","TOR Inserts : CLFlushes issued by iA Cores","TOR Inserts : CLFlushes issued by iA Cores : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x04,0x00,0x00,0xCD43FF,"UNC_CHA_TOR_INSERTS.IO_ITOMCACHENEAR","TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices","TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x04,0x00,0x00,0xCD43FD,"UNC_CHA_TOR_INSERTS.IO_HIT_ITOMCACHENEAR","TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC","TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x04,0x00,0x00,0xCD43FE,"UNC_CHA_TOR_INSERTS.IO_MISS_ITOMCACHENEAR","TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC","TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xc867fe,"UNC_CHA_TOR_INSERTS.IA_MISS_FULL_STREAMING_WR","TOR Inserts; WCiLF misses from local IA","TOR Inserts; Data read from local IA that misses in the snoop filter",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xc86ffe,"UNC_CHA_TOR_INSERTS.IA_MISS_PARTIAL_STREAMING_WR","TOR Inserts; WCiL misses from local IA","TOR Inserts; Data read from local IA that misses in the snoop filter",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC86FFE,"UNC_CHA_TOR_INSERTS.IA_MISS_WCIL","TOR Inserts : WCiLs issued by iA Cores that Missed the LLC","TOR Inserts : WCiLs issued by iA Cores that Missed the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC87FDE,"UNC_CHA_TOR_INSERTS.IA_MISS_WIL","TOR Inserts : WiLs issued by iA Cores that Missed LLC","TOR Inserts : WiLs issued by iA Cores that Missed LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC877DE,"UNC_CHA_TOR_INSERTS.IA_MISS_UCRDF","TOR Inserts : UCRdFs issued by iA Cores that Missed LLC","TOR Inserts : UCRdFs issued by iA Cores that Missed LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x04,0x00,0x00,0xC8F3FE,"UNC_CHA_TOR_INSERTS.IO_MISS_PCIRDCUR","TOR Inserts : PCIRdCurs issued by IO Devices that missed the LLC","TOR Inserts : PCIRdCurs issued by IO Devices that missed the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x04,0x00,0x00,0xc8f3fe,"UNC_CHA_TOR_OCCUPANCY.IO_MISS_PCIRDCUR","TOR Occupancy : PCIRdCurs issued by IO Devices that missed the LLC","TOR Occupancy : PCIRdCurs issued by IO Devices that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x04,0x00,0x00,0xC8F3FD,"UNC_CHA_TOR_INSERTS.IO_HIT_PCIRDCUR","TOR Inserts : PCIRdCurs issued by IO Devices that hit the LLC","TOR Inserts : PCIRdCurs issued by IO Devices that hit the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x04,0x00,0x00,0xC8F3FF,"UNC_CHA_TOR_INSERTS.IO_PCIRDCUR","TOR Inserts : PCIRdCurs issued by IO Devices","TOR Inserts : PCIRdCurs issued by IO Devices : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x36,0x04,0x00,0x00,0xC8F3FF,"UNC_CHA_TOR_OCCUPANCY.IO_PCIRDCUR","TOR Occupancy : PCIRdCurs issued by IO Devices","TOR Occupancy : PCIRdCurs issued by IO Devices : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",0,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x35,0x01,0x00,0x00,0xC867FE,"UNC_CHA_TOR_INSERTS.IA_MISS_WCILF","TOR Inserts : WCiLF issued by iA Cores that Missed the LLC","TOR Inserts : WCiLF issued by iA Cores that Missed the LLC : Counts the number of entries successfuly inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("CHA",0x34,0xFF,0x00,0x00,0x1BC1,"UNC_CHA_LLC_LOOKUP.DATA_READ","Cache and Snoop Filter Lookups; Data Read Request","Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.   CHAFilter0[24:21,17] bits correspond to [FMESI] state. Read transactions",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x01,0x00,0x00,0x00,0x00,"UNC_IIO_CLOCKTICKS","Clockticks of the integrated IO (IIO) traffic controller","Clockticks of the integrated IO (IIO) traffic controller",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x01,0x01,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0","Four byte data request of the CPU : Card writing to DRAM","Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x01,0x02,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1","Four byte data request of the CPU : Card writing to DRAM","Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x01,0x04,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2","Four byte data request of the CPU : Card writing to DRAM","Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x01,0x08,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3","Four byte data request of the CPU : Card writing to DRAM","Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x04,0x01,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0","Four byte data request of the CPU : Card reading from DRAM","Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x04,0x02,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1","Four byte data request of the CPU : Card reading from DRAM","Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x04,0x04,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2","Four byte data request of the CPU : Card reading from DRAM","Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x04,0x08,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3","Four byte data request of the CPU : Card reading from DRAM","Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x80,0x01,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART0","Data requested of the CPU : CmpD - device sending completion to CPU request","Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x80,0x02,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART1","Data requested of the CPU : CmpD - device sending completion to CPU request","Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x80,0x04,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART2","Data requested of the CPU : CmpD - device sending completion to CPU request","Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x80,0x08,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART3","Data requested of the CPU : CmpD - device sending completion to CPU request","Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xC0,0x01,0x01,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART0","Data requested by the CPU : Core writing to Card's MMIO space","Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xC0,0x01,0x02,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART1","Data requested by the CPU : Core writing to Card's MMIO space","Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xC0,0x01,0x04,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART2","Data requested by the CPU : Core writing to Card's MMIO space","Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xC0,0x01,0x08,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART3","Data requested by the CPU : Core writing to Card's MMIO space","Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc0,0x04,0x01,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART0","Data requested by the CPU : Core reporting completion of Card read from Core DRAM","Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc0,0x04,0x02,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART1","Data requested by the CPU : Core reporting completion of Card read from Core DRAM","Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc0,0x04,0x04,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART2","Data requested by the CPU : Core reporting completion of Card read from Core DRAM","Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc0,0x04,0x08,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART3","Data requested by the CPU : Core reporting completion of Card read from Core DRAM","Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x01,0x01,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART0","Number Transactions requested of the CPU : Card writing to DRAM","Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x01,0x02,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART1","Number Transactions requested of the CPU : Card writing to DRAM","Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x01,0x04,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART2","Number Transactions requested of the CPU : Card writing to DRAM","Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x01,0x08,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART3","Number Transactions requested of the CPU : Card writing to DRAM","Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x04,0x01,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART0","Number Transactions requested of the CPU : Card reading from DRAM","Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x04,0x02,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART1","Number Transactions requested of the CPU : Card reading from DRAM","Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x04,0x04,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART2","Number Transactions requested of the CPU : Card reading from DRAM","Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x04,0x08,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART3","Number Transactions requested of the CPU : Card reading from DRAM","Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x80,0x01,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART0","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x80,0x02,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART1","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x80,0x04,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART2","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x80,0x08,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART3","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x01,0x01,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART0","Number Transactions requested by the CPU : Core writing to Card's MMIO space","Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x01,0x02,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART1","Number Transactions requested by the CPU : Core writing to Card's MMIO space","Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x01,0x04,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART2","Number Transactions requested by the CPU : Core writing to Card's MMIO space","Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x01,0x08,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART3","Number Transactions requested by the CPU : Core writing to Card's MMIO space","Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x04,0x01,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART0","Number Transactions requested by the CPU : Core reading from Card's MMIO space","Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x04,0x02,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART1","Number Transactions requested by the CPU : Core reading from Card's MMIO space","Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x04,0x04,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART2","Number Transactions requested by the CPU : Core reading from Card's MMIO space","Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x04,0x08,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART3","Number Transactions requested by the CPU : Core reading from Card's MMIO space","Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xC0,0x01,0x10,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART4","Data requested by the CPU : Core writing to Card's MMIO space","Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xC0,0x01,0x20,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART5","Data requested by the CPU : Core writing to Card's MMIO space","Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xC0,0x01,0x40,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART6","Data requested by the CPU : Core writing to Card's MMIO space","Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xC0,0x01,0x80,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART7","Data requested by the CPU : Core writing to Card's MMIO space","Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc0,0x04,0x10,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART4","Data requested by the CPU : Core reporting completion of Card read from Core DRAM","Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc0,0x04,0x20,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART5","Data requested by the CPU : Core reporting completion of Card read from Core DRAM","Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc0,0x04,0x40,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART6","Data requested by the CPU : Core reporting completion of Card read from Core DRAM","Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc0,0x04,0x80,0x07,0x00,"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART7","Data requested by the CPU : Core reporting completion of Card read from Core DRAM","Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x01,0x10,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART4","Four byte data request of the CPU : Card writing to DRAM","Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x01,0x20,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART5","Four byte data request of the CPU : Card writing to DRAM","Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x01,0x40,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART6","Four byte data request of the CPU : Card writing to DRAM","Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x01,0x80,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART7","Four byte data request of the CPU : Card writing to DRAM","Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x04,0x10,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART4","Four byte data request of the CPU : Card reading from DRAM","Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x04,0x20,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART5","Four byte data request of the CPU : Card reading from DRAM","Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x04,0x40,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART6","Four byte data request of the CPU : Card reading from DRAM","Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x04,0x80,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART7","Four byte data request of the CPU : Card reading from DRAM","Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x80,0x10,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART4","Data requested of the CPU : CmpD - device sending completion to CPU request","Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x80,0x20,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART5","Data requested of the CPU : CmpD - device sending completion to CPU request","Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x80,0x40,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART6","Data requested of the CPU : CmpD - device sending completion to CPU request","Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x83,0x80,0x80,0x07,0x00,"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART7","Data requested of the CPU : CmpD - device sending completion to CPU request","Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x85,0x01,0xFF,0x07,0x00,"UNC_IIO_NUM_REQ_OF_CPU.COMMIT.ALL","Number requests PCIe makes of the main die : All","Number requests PCIe makes of the main die : All : Counts full PCIe requests before they're broken into a series of cache-line size requests as measured by DATA_REQ_OF_CPU and TXN_REQ_OF_CPU.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x01,0x10,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART4","Number Transactions requested by the CPU : Core writing to Card's MMIO space","Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x01,0x20,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART5","Number Transactions requested by the CPU : Core writing to Card's MMIO space","Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x01,0x40,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART6","Number Transactions requested by the CPU : Core writing to Card's MMIO space","Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x01,0x80,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART7","Number Transactions requested by the CPU : Core writing to Card's MMIO space","Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x04,0x10,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART4","Number Transactions requested by the CPU : Core reading from Card's MMIO space","Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x04,0x20,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART5","Number Transactions requested by the CPU : Core reading from Card's MMIO space","Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x04,0x40,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART6","Number Transactions requested by the CPU : Core reading from Card's MMIO space","Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc1,0x04,0x80,0x07,0x00,"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART7","Number Transactions requested by the CPU : Core reading from Card's MMIO space","Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x01,0x10,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART4","Number Transactions requested of the CPU : Card writing to DRAM","Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x01,0x20,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART5","Number Transactions requested of the CPU : Card writing to DRAM","Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x01,0x40,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART6","Number Transactions requested of the CPU : Card writing to DRAM","Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x01,0x80,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART7","Number Transactions requested of the CPU : Card writing to DRAM","Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x04,0x10,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART4","Number Transactions requested of the CPU : Card reading from DRAM","Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x04,0x20,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART5","Number Transactions requested of the CPU : Card reading from DRAM","Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x04,0x40,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART6","Number Transactions requested of the CPU : Card reading from DRAM","Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x04,0x80,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART7","Number Transactions requested of the CPU : Card reading from DRAM","Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x80,0x10,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART4","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x80,0x20,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART5","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x80,0x40,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART6","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x84,0x80,0x80,0x07,0x00,"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART7","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request","Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0x00,0x00,0x00,0x00,0x00,"UNC_IIO_CLOCKTICKS_FREERUN","Free running counter that increments for IIO clocktick","tbd",0,0x00,0,"na",0,0,0,"FREERUN")
uncore_event("IIO",0xc2,0x03,0x01,0x04,0x00,"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART0","PCIe Completion Buffer Inserts of completions with data: Part 0","PCIe Completion Buffer Inserts of completions with data : Part 0 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc2,0x03,0x02,0x04,0x00,"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART1","PCIe Completion Buffer Inserts of completions with data: Part 1","PCIe Completion Buffer Inserts of completions with data : Part 1 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 1",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc2,0x03,0x04,0x04,0x00,"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART2","PCIe Completion Buffer Inserts of completions with data: Part 2","PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 2",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc2,0x03,0x08,0x04,0x00,"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART3","PCIe Completion Buffer Inserts of completions with data: Part 3","PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 3",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc2,0x03,0x10,0x04,0x00,"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART4","PCIe Completion Buffer Inserts of completions with data: Part 4","PCIe Completion Buffer Inserts of completions with data : Part 0 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 4",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc2,0x03,0x20,0x04,0x00,"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART5","PCIe Completion Buffer Inserts of completions with data: Part 5","PCIe Completion Buffer Inserts of completions with data : Part 1 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 5",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc2,0x03,0x40,0x04,0x00,"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART6","PCIe Completion Buffer Inserts of completions with data: Part 6","PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 6",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc2,0x03,0x80,0x04,0x00,"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART7","PCIe Completion Buffer Inserts of completions with data: Part 7","PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 7",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xd5,0x01,0x00,0x04,0x00,"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART0","PCIe Completion Buffer Occupancy of completions with data : Part 0","PCIe Completion Buffer Occupancy : Part 0 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xd5,0x80,0x00,0x04,0x00,"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART7","PCIe Completion Buffer Occupancy of completions with data : Part 7","PCIe Completion Buffer Occupancy : Part 7 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 7",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xd5,0x40,0x00,0x04,0x00,"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART6","PCIe Completion Buffer Occupancy of completions with data : Part 6","PCIe Completion Buffer Occupancy : Part 6 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 6",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xd5,0x20,0x00,0x04,0x00,"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART5","PCIe Completion Buffer Occupancy of completions with data : Part 5","PCIe Completion Buffer Occupancy : Part 5 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 5",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xd5,0x10,0x00,0x04,0x00,"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART4","PCIe Completion Buffer Occupancy of completions with data : Part 4","PCIe Completion Buffer Occupancy : Part 4 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 4",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xd5,0x08,0x00,0x04,0x00,"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART3","PCIe Completion Buffer Occupancy of completions with data : Part 3","PCIe Completion Buffer Occupancy : Part 3 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 3",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xd5,0x04,0x00,0x04,0x00,"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART2","PCIe Completion Buffer Occupancy of completions with data : Part 2","PCIe Completion Buffer Occupancy : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 2",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xd5,0x02,0x00,0x04,0x00,"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART1","PCIe Completion Buffer Occupancy of completions with data : Part 1","PCIe Completion Buffer Occupancy : Part 1 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 1",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xc2,0x03,0xff,0x04,0x00,"UNC_IIO_COMP_BUF_INSERTS.CMPD.ALL_PARTS","PCIe Completion Buffer Inserts of completions with data: Part 0-7","PCIe Completion Buffer Inserts of completions with data : Part 0-7",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IIO",0xd5,0xff,0x00,0x04,0x00,"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.ALL_PARTS","PCIe Completion Buffer Occupancy of completions with data : Part 0-7","PCIe Completion Buffer Occupancy : Part 0-7",0x0C,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IRP",0x1F,0x10,0x00,0x00,0x00,"UNC_I_MISC1.LOST_FWD","Misc Events - Set 1 : Lost Forward","Misc Events - Set 1 : Lost Forward : Snoop pulled away ownership before a write was committed",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IRP",0x10,0x10,0x00,0x00,0x00,"UNC_I_COHERENT_OPS.PCITOM","PCIITOM request issued by the IRP unit to the mesh with the intention of writing a full cacheline.","PCIITOM request issued by the IRP unit to the mesh with the intention of writing a full cacheline to coherent memory, without a RFO.  PCIITOM is a speculative Invalidate to Modified command that requests ownership of the cacheline and does not move data from the mesh to IRP cache.",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IRP",0x10,0x40,0x00,0x00,0x00,"UNC_I_COHERENT_OPS.WBMTOI","Coherent Ops : WbMtoI","Coherent Ops : WbMtoI : Counts the number of coherency related operations servied by the IRP",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IRP",0x0f,0x04,0x00,0x00,0x00,"UNC_I_CACHE_TOTAL_OCCUPANCY.MEM","Total IRP occupancy of inbound read and write requests to coherent memory.","Total IRP occupancy of inbound read and write requests to coherent memory.  This is effectively the sum of read occupancy and write occupancy.",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IRP",0x20,0x01,0x00,0x00,0x00,"UNC_I_IRP_ALL.INBOUND_INSERTS",": All Inserts Inbound (p2p + faf + cset)",": All Inserts Inbound (p2p + faf + cset)",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IRP",0x11,0x08,0x00,0x00,0x00,"UNC_I_TRANSACTIONS.WR_PREF","Inbound write (fast path) requests received by the IRP.","Inbound write (fast path) requests to coherent memory, received by the IRP resulting in write ownership requests issued by IRP to the mesh.",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IRP",0x01,0x00,0x00,0x00,0x00,"UNC_I_CLOCKTICKS","Clockticks of the IO coherency tracker (IRP)","Clockticks of the IO coherency tracker (IRP)",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IRP",0x17,0x00,0x00,0x00,0x00,"UNC_I_FAF_FULL","FAF RF full","FAF RF full",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IRP",0x18,0x00,0x00,0x00,0x00,"UNC_I_FAF_INSERTS","Inbound read requests received by the IRP and inserted into the FAF queue.","Inbound read requests to coherent memory, received by the IRP and inserted into the Fire and Forget queue (FAF), a queue used for processing inbound reads in the IRP.",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IRP",0x19,0x00,0x00,0x00,0x00,"UNC_I_FAF_OCCUPANCY","Occupancy of the IRP FAF queue.","Occupancy of the IRP Fire and Forget (FAF) queue, a queue used for processing inbound reads in the IRP.",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IRP",0x16,0x00,0x00,0x00,0x00,"UNC_I_FAF_TRANSACTIONS","FAF allocation -- sent to ADQ","FAF allocation -- sent to ADQ",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("IRP",0x12,0x78,0x00,0x00,0x00,"UNC_I_SNOOP_RESP.ALL_HIT_M","Responses to snoops of any type that hit M line in the IIO cache","Responses to snoops of any type (code, data, invalidate) that hit M line in the IIO cache",0x03,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x02,0x04,0x00,0x00,0x00,"UNC_M_PRE_COUNT.RD","DRAM Precharge commands. : Precharge due to read","DRAM Precharge commands. : Precharge due to read : Counts the number of DRAM Precharge commands sent on this channel. : Precharge from read bank scheduler",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x02,0x08,0x00,0x00,0x00,"UNC_M_PRE_COUNT.WR","DRAM Precharge commands. : Precharge due to write","DRAM Precharge commands. : Precharge due to write : Counts the number of DRAM Precharge commands sent on this channel. : Precharge from write bank scheduler",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x04,0x0f,0x00,0x00,0x00,"UNC_M_CAS_COUNT.RD","All DRAM read CAS commands issued (including underfills)","Counts the total number of DRAM Read CAS commands, w/ and w/o auto-pre, issued on this channel.  This includes underfills.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x04,0x30,0x00,0x00,0x00,"UNC_M_CAS_COUNT.WR","All DRAM write CAS commands issued","Counts the total number of DRAM Write CAS commands issued, w/ and w/o auto-pre, on this channel.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x04,0x3f,0x00,0x00,0x00,"UNC_M_CAS_COUNT.ALL","All DRAM CAS commands issued","Counts the total number of DRAM CAS commands issued on this channel.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x45,0x01,0x00,0x00,0x00,"UNC_M_DRAM_REFRESH.OPPORTUNISTIC","Number of DRAM Refreshes Issued","Number of DRAM Refreshes Issued : Counts the number of refreshes issued.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x45,0x02,0x00,0x00,0x00,"UNC_M_DRAM_REFRESH.PANIC","Number of DRAM Refreshes Issued","Number of DRAM Refreshes Issued : Counts the number of refreshes issued.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x45,0x04,0x00,0x00,0x00,"UNC_M_DRAM_REFRESH.HIGH","Number of DRAM Refreshes Issued","Number of DRAM Refreshes Issued : Counts the number of refreshes issued.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x10,0x01,0x00,0x00,0x00,"UNC_M_RPQ_INSERTS.PCH0","Read Pending Queue Allocations","Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x10,0x02,0x00,0x00,0x00,"UNC_M_RPQ_INSERTS.PCH1","Read Pending Queue Allocations","Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x20,0x01,0x00,0x00,0x00,"UNC_M_WPQ_INSERTS.PCH0","Write Pending Queue Allocations","Write Pending Queue Allocations : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x20,0x02,0x00,0x00,0x00,"UNC_M_WPQ_INSERTS.PCH1","Write Pending Queue Allocations","Write Pending Queue Allocations : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x02,0x10,0x00,0x00,0x00,"UNC_M_PRE_COUNT.PGT","DRAM Precharge commands. : Precharge due to page table","DRAM Precharge commands. : Precharge due to page table : Counts the number of DRAM Precharge commands sent on this channel. : Prechages from Page Table",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x00,0x00,0x00,0x00,0x00,"UNC_M_CLOCKTICKS","DRAM Clockticks","Clockticks of the integrated memory controller (IMC)",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x00,0x00,0x00,0x00,0x00,"UNC_M_HCLOCKTICKS","Half clockticks for IMC","Half clockticks for IMC",0x00,0x00,0,"na",0,0,0,0x00)
uncore_event("iMC",0x80,0x00,0x00,0x00,0x00,"UNC_M_RPQ_OCCUPANCY_PCH0","Read Pending Queue Occupancy","Read Pending Queue Occupancy : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x81,0x00,0x00,0x00,0x00,"UNC_M_RPQ_OCCUPANCY_PCH1","Read Pending Queue Occupancy","Read Pending Queue Occupancy : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x82,0x00,0x00,0x00,0x00,"UNC_M_WPQ_OCCUPANCY_PCH0","Write Pending Queue Occupancy","Write Pending Queue Occupancy : Accumulates the occupancies of the Write Pending Queue each cycle.  This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.  So, we provide filtering based on if the request has posted or not.  By using the not posted filter, we can track how long writes spent in the iMC before completions were sent to the HA.  The posted filter, on the other hand, provides information about how much queueing is actually happenning in the iMC for writes before they are actually issued to memory.  High average occupancies will generally coincide with high write major mode counts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x83,0x00,0x00,0x00,0x00,"UNC_M_WPQ_OCCUPANCY_PCH1","Write Pending Queue Occupancy","Write Pending Queue Occupancy : Accumulates the occupancies of the Write Pending Queue each cycle.  This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.  So, we provide filtering based on if the request has posted or not.  By using the not posted filter, we can track how long writes spent in the iMC before completions were sent to the HA.  The posted filter, on the other hand, provides information about how much queueing is actually happenning in the iMC for writes before they are actually issued to memory.  High average occupancies will generally coincide with high write major mode counts.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x01,0x0B,0x00,0x00,0x00,"UNC_M_ACT_COUNT.ALL","DRAM Activate Count : All Activates","DRAM Activate Count : All Activates : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("iMC",0x02,0x1C,0x00,0x00,0x00,"UNC_M_PRE_COUNT.ALL","DRAM Precharge commands.","DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("M2M",0x00,0x00,0x00,0x00,0x00,"UNC_M2M_CLOCKTICKS","Clockticks of the mesh to memory (M2M)","Clockticks of the mesh to memory (M2M)",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("M2M",0xc0,0x00,0x00,0x00,0x00,"UNC_M2M_CMS_CLOCKTICKS","CMS Clockticks","CMS Clockticks",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("M2PCIe",0x01,0x00,0x00,0x00,0x00,"UNC_M2P_CLOCKTICKS","Clockticks of the mesh to PCI (M2P)","Clockticks of the mesh to PCI (M2P)",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("M2PCIe",0xc0,0x00,0x00,0x00,0x00,"UNC_M2P_CMS_CLOCKTICKS","CMS Clockticks","CMS Clockticks",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
uncore_event("UBOX",0x00,0x01,0x00,0x00,0x00,"UNC_U_CLOCKTICKS","Clockticks in the UBOX using a dedicated 48-bit Fixed Counter","Clockticks in the UBOX using a dedicated 48-bit Fixed Counter",0x00,0x00,0,"na",0,0,0,0x00)
uncore_event("PCU",0x00,0x00,0x00,0x00,0x00,"UNC_P_CLOCKTICKS","Clockticks of the power control unit (PCU)","Clockticks of the power control unit (PCU)",0x0F,0x00,0,"na",0,0,0,"PGMABLE")
