// Seed: 4283097043
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_10;
  wor id_11, id_12;
  assign module_1.type_0 = 0;
  id_13(
      id_3, !{id_12, 1'b0} & id_8 + id_5, id_8, id_9, 1
  );
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    output wire id_5
    , id_9,
    input tri1 id_6,
    input supply1 id_7
);
  wire id_10;
  nor primCall (id_5, id_4, id_10, id_12, id_6, id_3, id_7, id_0, id_9);
  uwire id_11 = id_7;
  wire  id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_10,
      id_12,
      id_12,
      id_9,
      id_9,
      id_10
  );
endmodule
