# PLL_PBKIC

## Top-level schematic

![test_top_PLL_v2](https://github.com/huydo272/PLL_PBKIC/assets/84896940/0ed168b3-c959-4ed9-bf96-26a3eab0032e)

## DC Simulation Results

![image](https://github.com/huydo272/PLL_PBKIC/assets/84896940/418e295d-19b5-4e8e-ad89-e15f7ee0ec86)

## Transient Simulation Results

- V_OUT to V_REF and V_CTRL
  
<img width="960" alt="image" src="https://github.com/huydo272/PLL_PBKIC/assets/84896940/7620471d-4845-4224-9d98-af6ae877c60b">

<img width="959" alt="image" src="https://github.com/huydo272/PLL_PBKIC/assets/84896940/fe8c812e-0058-4226-9332-bc9f0fbcca09">


