
BTtest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08010000  08010000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ae0  08010190  08010190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000328  08019c70  08019c70  00019c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019f98  08019f98  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  08019f98  08019f98  00019f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019fa0  08019fa0  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019fa0  08019fa0  00019fa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08019fa4  08019fa4  00019fa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08019fa8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000610  200000a0  0801a048  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006b0  0801a048  000206b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029a2c  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ddd  00000000  00000000  00049afc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018e8  00000000  00000000  0004e8e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001720  00000000  00000000  000501c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e704  00000000  00000000  000518e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e94a  00000000  00000000  0007ffec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010aecc  00000000  00000000  0009e936  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001a9802  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007188  00000000  00000000  001a9858  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08010190 <__do_global_dtors_aux>:
 8010190:	b510      	push	{r4, lr}
 8010192:	4c05      	ldr	r4, [pc, #20]	; (80101a8 <__do_global_dtors_aux+0x18>)
 8010194:	7823      	ldrb	r3, [r4, #0]
 8010196:	b933      	cbnz	r3, 80101a6 <__do_global_dtors_aux+0x16>
 8010198:	4b04      	ldr	r3, [pc, #16]	; (80101ac <__do_global_dtors_aux+0x1c>)
 801019a:	b113      	cbz	r3, 80101a2 <__do_global_dtors_aux+0x12>
 801019c:	4804      	ldr	r0, [pc, #16]	; (80101b0 <__do_global_dtors_aux+0x20>)
 801019e:	f3af 8000 	nop.w
 80101a2:	2301      	movs	r3, #1
 80101a4:	7023      	strb	r3, [r4, #0]
 80101a6:	bd10      	pop	{r4, pc}
 80101a8:	200000a0 	.word	0x200000a0
 80101ac:	00000000 	.word	0x00000000
 80101b0:	08019c58 	.word	0x08019c58

080101b4 <frame_dummy>:
 80101b4:	b508      	push	{r3, lr}
 80101b6:	4b03      	ldr	r3, [pc, #12]	; (80101c4 <frame_dummy+0x10>)
 80101b8:	b11b      	cbz	r3, 80101c2 <frame_dummy+0xe>
 80101ba:	4903      	ldr	r1, [pc, #12]	; (80101c8 <frame_dummy+0x14>)
 80101bc:	4803      	ldr	r0, [pc, #12]	; (80101cc <frame_dummy+0x18>)
 80101be:	f3af 8000 	nop.w
 80101c2:	bd08      	pop	{r3, pc}
 80101c4:	00000000 	.word	0x00000000
 80101c8:	200000a4 	.word	0x200000a4
 80101cc:	08019c58 	.word	0x08019c58

080101d0 <strlen>:
 80101d0:	4603      	mov	r3, r0
 80101d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80101d6:	2a00      	cmp	r2, #0
 80101d8:	d1fb      	bne.n	80101d2 <strlen+0x2>
 80101da:	1a18      	subs	r0, r3, r0
 80101dc:	3801      	subs	r0, #1
 80101de:	4770      	bx	lr

080101e0 <memchr>:
 80101e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80101e4:	2a10      	cmp	r2, #16
 80101e6:	db2b      	blt.n	8010240 <memchr+0x60>
 80101e8:	f010 0f07 	tst.w	r0, #7
 80101ec:	d008      	beq.n	8010200 <memchr+0x20>
 80101ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80101f2:	3a01      	subs	r2, #1
 80101f4:	428b      	cmp	r3, r1
 80101f6:	d02d      	beq.n	8010254 <memchr+0x74>
 80101f8:	f010 0f07 	tst.w	r0, #7
 80101fc:	b342      	cbz	r2, 8010250 <memchr+0x70>
 80101fe:	d1f6      	bne.n	80101ee <memchr+0xe>
 8010200:	b4f0      	push	{r4, r5, r6, r7}
 8010202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8010206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 801020a:	f022 0407 	bic.w	r4, r2, #7
 801020e:	f07f 0700 	mvns.w	r7, #0
 8010212:	2300      	movs	r3, #0
 8010214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8010218:	3c08      	subs	r4, #8
 801021a:	ea85 0501 	eor.w	r5, r5, r1
 801021e:	ea86 0601 	eor.w	r6, r6, r1
 8010222:	fa85 f547 	uadd8	r5, r5, r7
 8010226:	faa3 f587 	sel	r5, r3, r7
 801022a:	fa86 f647 	uadd8	r6, r6, r7
 801022e:	faa5 f687 	sel	r6, r5, r7
 8010232:	b98e      	cbnz	r6, 8010258 <memchr+0x78>
 8010234:	d1ee      	bne.n	8010214 <memchr+0x34>
 8010236:	bcf0      	pop	{r4, r5, r6, r7}
 8010238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 801023c:	f002 0207 	and.w	r2, r2, #7
 8010240:	b132      	cbz	r2, 8010250 <memchr+0x70>
 8010242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010246:	3a01      	subs	r2, #1
 8010248:	ea83 0301 	eor.w	r3, r3, r1
 801024c:	b113      	cbz	r3, 8010254 <memchr+0x74>
 801024e:	d1f8      	bne.n	8010242 <memchr+0x62>
 8010250:	2000      	movs	r0, #0
 8010252:	4770      	bx	lr
 8010254:	3801      	subs	r0, #1
 8010256:	4770      	bx	lr
 8010258:	2d00      	cmp	r5, #0
 801025a:	bf06      	itte	eq
 801025c:	4635      	moveq	r5, r6
 801025e:	3803      	subeq	r0, #3
 8010260:	3807      	subne	r0, #7
 8010262:	f015 0f01 	tst.w	r5, #1
 8010266:	d107      	bne.n	8010278 <memchr+0x98>
 8010268:	3001      	adds	r0, #1
 801026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 801026e:	bf02      	ittt	eq
 8010270:	3001      	addeq	r0, #1
 8010272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8010276:	3001      	addeq	r0, #1
 8010278:	bcf0      	pop	{r4, r5, r6, r7}
 801027a:	3801      	subs	r0, #1
 801027c:	4770      	bx	lr
 801027e:	bf00      	nop

08010280 <__aeabi_dmul>:
 8010280:	b570      	push	{r4, r5, r6, lr}
 8010282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8010286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 801028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 801028e:	bf1d      	ittte	ne
 8010290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8010294:	ea94 0f0c 	teqne	r4, ip
 8010298:	ea95 0f0c 	teqne	r5, ip
 801029c:	f000 f8de 	bleq	801045c <__aeabi_dmul+0x1dc>
 80102a0:	442c      	add	r4, r5
 80102a2:	ea81 0603 	eor.w	r6, r1, r3
 80102a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80102aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80102ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80102b2:	bf18      	it	ne
 80102b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80102b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80102bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80102c0:	d038      	beq.n	8010334 <__aeabi_dmul+0xb4>
 80102c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80102c6:	f04f 0500 	mov.w	r5, #0
 80102ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80102ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80102d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80102d6:	f04f 0600 	mov.w	r6, #0
 80102da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80102de:	f09c 0f00 	teq	ip, #0
 80102e2:	bf18      	it	ne
 80102e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80102e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80102ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80102f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80102f4:	d204      	bcs.n	8010300 <__aeabi_dmul+0x80>
 80102f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80102fa:	416d      	adcs	r5, r5
 80102fc:	eb46 0606 	adc.w	r6, r6, r6
 8010300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8010304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8010308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 801030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8010310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8010314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8010318:	bf88      	it	hi
 801031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 801031e:	d81e      	bhi.n	801035e <__aeabi_dmul+0xde>
 8010320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8010324:	bf08      	it	eq
 8010326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 801032a:	f150 0000 	adcs.w	r0, r0, #0
 801032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8010332:	bd70      	pop	{r4, r5, r6, pc}
 8010334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8010338:	ea46 0101 	orr.w	r1, r6, r1
 801033c:	ea40 0002 	orr.w	r0, r0, r2
 8010340:	ea81 0103 	eor.w	r1, r1, r3
 8010344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8010348:	bfc2      	ittt	gt
 801034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 801034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8010352:	bd70      	popgt	{r4, r5, r6, pc}
 8010354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010358:	f04f 0e00 	mov.w	lr, #0
 801035c:	3c01      	subs	r4, #1
 801035e:	f300 80ab 	bgt.w	80104b8 <__aeabi_dmul+0x238>
 8010362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8010366:	bfde      	ittt	le
 8010368:	2000      	movle	r0, #0
 801036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 801036e:	bd70      	pople	{r4, r5, r6, pc}
 8010370:	f1c4 0400 	rsb	r4, r4, #0
 8010374:	3c20      	subs	r4, #32
 8010376:	da35      	bge.n	80103e4 <__aeabi_dmul+0x164>
 8010378:	340c      	adds	r4, #12
 801037a:	dc1b      	bgt.n	80103b4 <__aeabi_dmul+0x134>
 801037c:	f104 0414 	add.w	r4, r4, #20
 8010380:	f1c4 0520 	rsb	r5, r4, #32
 8010384:	fa00 f305 	lsl.w	r3, r0, r5
 8010388:	fa20 f004 	lsr.w	r0, r0, r4
 801038c:	fa01 f205 	lsl.w	r2, r1, r5
 8010390:	ea40 0002 	orr.w	r0, r0, r2
 8010394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8010398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80103a0:	fa21 f604 	lsr.w	r6, r1, r4
 80103a4:	eb42 0106 	adc.w	r1, r2, r6
 80103a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80103ac:	bf08      	it	eq
 80103ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80103b2:	bd70      	pop	{r4, r5, r6, pc}
 80103b4:	f1c4 040c 	rsb	r4, r4, #12
 80103b8:	f1c4 0520 	rsb	r5, r4, #32
 80103bc:	fa00 f304 	lsl.w	r3, r0, r4
 80103c0:	fa20 f005 	lsr.w	r0, r0, r5
 80103c4:	fa01 f204 	lsl.w	r2, r1, r4
 80103c8:	ea40 0002 	orr.w	r0, r0, r2
 80103cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80103d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80103d4:	f141 0100 	adc.w	r1, r1, #0
 80103d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80103dc:	bf08      	it	eq
 80103de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80103e2:	bd70      	pop	{r4, r5, r6, pc}
 80103e4:	f1c4 0520 	rsb	r5, r4, #32
 80103e8:	fa00 f205 	lsl.w	r2, r0, r5
 80103ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80103f0:	fa20 f304 	lsr.w	r3, r0, r4
 80103f4:	fa01 f205 	lsl.w	r2, r1, r5
 80103f8:	ea43 0302 	orr.w	r3, r3, r2
 80103fc:	fa21 f004 	lsr.w	r0, r1, r4
 8010400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010404:	fa21 f204 	lsr.w	r2, r1, r4
 8010408:	ea20 0002 	bic.w	r0, r0, r2
 801040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8010410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8010414:	bf08      	it	eq
 8010416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 801041a:	bd70      	pop	{r4, r5, r6, pc}
 801041c:	f094 0f00 	teq	r4, #0
 8010420:	d10f      	bne.n	8010442 <__aeabi_dmul+0x1c2>
 8010422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8010426:	0040      	lsls	r0, r0, #1
 8010428:	eb41 0101 	adc.w	r1, r1, r1
 801042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8010430:	bf08      	it	eq
 8010432:	3c01      	subeq	r4, #1
 8010434:	d0f7      	beq.n	8010426 <__aeabi_dmul+0x1a6>
 8010436:	ea41 0106 	orr.w	r1, r1, r6
 801043a:	f095 0f00 	teq	r5, #0
 801043e:	bf18      	it	ne
 8010440:	4770      	bxne	lr
 8010442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8010446:	0052      	lsls	r2, r2, #1
 8010448:	eb43 0303 	adc.w	r3, r3, r3
 801044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8010450:	bf08      	it	eq
 8010452:	3d01      	subeq	r5, #1
 8010454:	d0f7      	beq.n	8010446 <__aeabi_dmul+0x1c6>
 8010456:	ea43 0306 	orr.w	r3, r3, r6
 801045a:	4770      	bx	lr
 801045c:	ea94 0f0c 	teq	r4, ip
 8010460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8010464:	bf18      	it	ne
 8010466:	ea95 0f0c 	teqne	r5, ip
 801046a:	d00c      	beq.n	8010486 <__aeabi_dmul+0x206>
 801046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8010470:	bf18      	it	ne
 8010472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8010476:	d1d1      	bne.n	801041c <__aeabi_dmul+0x19c>
 8010478:	ea81 0103 	eor.w	r1, r1, r3
 801047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010480:	f04f 0000 	mov.w	r0, #0
 8010484:	bd70      	pop	{r4, r5, r6, pc}
 8010486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 801048a:	bf06      	itte	eq
 801048c:	4610      	moveq	r0, r2
 801048e:	4619      	moveq	r1, r3
 8010490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8010494:	d019      	beq.n	80104ca <__aeabi_dmul+0x24a>
 8010496:	ea94 0f0c 	teq	r4, ip
 801049a:	d102      	bne.n	80104a2 <__aeabi_dmul+0x222>
 801049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80104a0:	d113      	bne.n	80104ca <__aeabi_dmul+0x24a>
 80104a2:	ea95 0f0c 	teq	r5, ip
 80104a6:	d105      	bne.n	80104b4 <__aeabi_dmul+0x234>
 80104a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80104ac:	bf1c      	itt	ne
 80104ae:	4610      	movne	r0, r2
 80104b0:	4619      	movne	r1, r3
 80104b2:	d10a      	bne.n	80104ca <__aeabi_dmul+0x24a>
 80104b4:	ea81 0103 	eor.w	r1, r1, r3
 80104b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80104bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80104c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80104c4:	f04f 0000 	mov.w	r0, #0
 80104c8:	bd70      	pop	{r4, r5, r6, pc}
 80104ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80104ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80104d2:	bd70      	pop	{r4, r5, r6, pc}

080104d4 <__aeabi_drsub>:
 80104d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80104d8:	e002      	b.n	80104e0 <__adddf3>
 80104da:	bf00      	nop

080104dc <__aeabi_dsub>:
 80104dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080104e0 <__adddf3>:
 80104e0:	b530      	push	{r4, r5, lr}
 80104e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80104e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80104ea:	ea94 0f05 	teq	r4, r5
 80104ee:	bf08      	it	eq
 80104f0:	ea90 0f02 	teqeq	r0, r2
 80104f4:	bf1f      	itttt	ne
 80104f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80104fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80104fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8010502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8010506:	f000 80e2 	beq.w	80106ce <__adddf3+0x1ee>
 801050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 801050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8010512:	bfb8      	it	lt
 8010514:	426d      	neglt	r5, r5
 8010516:	dd0c      	ble.n	8010532 <__adddf3+0x52>
 8010518:	442c      	add	r4, r5
 801051a:	ea80 0202 	eor.w	r2, r0, r2
 801051e:	ea81 0303 	eor.w	r3, r1, r3
 8010522:	ea82 0000 	eor.w	r0, r2, r0
 8010526:	ea83 0101 	eor.w	r1, r3, r1
 801052a:	ea80 0202 	eor.w	r2, r0, r2
 801052e:	ea81 0303 	eor.w	r3, r1, r3
 8010532:	2d36      	cmp	r5, #54	; 0x36
 8010534:	bf88      	it	hi
 8010536:	bd30      	pophi	{r4, r5, pc}
 8010538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 801053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8010540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8010544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8010548:	d002      	beq.n	8010550 <__adddf3+0x70>
 801054a:	4240      	negs	r0, r0
 801054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8010550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8010554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8010558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 801055c:	d002      	beq.n	8010564 <__adddf3+0x84>
 801055e:	4252      	negs	r2, r2
 8010560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8010564:	ea94 0f05 	teq	r4, r5
 8010568:	f000 80a7 	beq.w	80106ba <__adddf3+0x1da>
 801056c:	f1a4 0401 	sub.w	r4, r4, #1
 8010570:	f1d5 0e20 	rsbs	lr, r5, #32
 8010574:	db0d      	blt.n	8010592 <__adddf3+0xb2>
 8010576:	fa02 fc0e 	lsl.w	ip, r2, lr
 801057a:	fa22 f205 	lsr.w	r2, r2, r5
 801057e:	1880      	adds	r0, r0, r2
 8010580:	f141 0100 	adc.w	r1, r1, #0
 8010584:	fa03 f20e 	lsl.w	r2, r3, lr
 8010588:	1880      	adds	r0, r0, r2
 801058a:	fa43 f305 	asr.w	r3, r3, r5
 801058e:	4159      	adcs	r1, r3
 8010590:	e00e      	b.n	80105b0 <__adddf3+0xd0>
 8010592:	f1a5 0520 	sub.w	r5, r5, #32
 8010596:	f10e 0e20 	add.w	lr, lr, #32
 801059a:	2a01      	cmp	r2, #1
 801059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80105a0:	bf28      	it	cs
 80105a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80105a6:	fa43 f305 	asr.w	r3, r3, r5
 80105aa:	18c0      	adds	r0, r0, r3
 80105ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80105b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80105b4:	d507      	bpl.n	80105c6 <__adddf3+0xe6>
 80105b6:	f04f 0e00 	mov.w	lr, #0
 80105ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80105be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80105c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80105c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80105ca:	d31b      	bcc.n	8010604 <__adddf3+0x124>
 80105cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80105d0:	d30c      	bcc.n	80105ec <__adddf3+0x10c>
 80105d2:	0849      	lsrs	r1, r1, #1
 80105d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80105d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80105dc:	f104 0401 	add.w	r4, r4, #1
 80105e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80105e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80105e8:	f080 809a 	bcs.w	8010720 <__adddf3+0x240>
 80105ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80105f0:	bf08      	it	eq
 80105f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80105f6:	f150 0000 	adcs.w	r0, r0, #0
 80105fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80105fe:	ea41 0105 	orr.w	r1, r1, r5
 8010602:	bd30      	pop	{r4, r5, pc}
 8010604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8010608:	4140      	adcs	r0, r0
 801060a:	eb41 0101 	adc.w	r1, r1, r1
 801060e:	3c01      	subs	r4, #1
 8010610:	bf28      	it	cs
 8010612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8010616:	d2e9      	bcs.n	80105ec <__adddf3+0x10c>
 8010618:	f091 0f00 	teq	r1, #0
 801061c:	bf04      	itt	eq
 801061e:	4601      	moveq	r1, r0
 8010620:	2000      	moveq	r0, #0
 8010622:	fab1 f381 	clz	r3, r1
 8010626:	bf08      	it	eq
 8010628:	3320      	addeq	r3, #32
 801062a:	f1a3 030b 	sub.w	r3, r3, #11
 801062e:	f1b3 0220 	subs.w	r2, r3, #32
 8010632:	da0c      	bge.n	801064e <__adddf3+0x16e>
 8010634:	320c      	adds	r2, #12
 8010636:	dd08      	ble.n	801064a <__adddf3+0x16a>
 8010638:	f102 0c14 	add.w	ip, r2, #20
 801063c:	f1c2 020c 	rsb	r2, r2, #12
 8010640:	fa01 f00c 	lsl.w	r0, r1, ip
 8010644:	fa21 f102 	lsr.w	r1, r1, r2
 8010648:	e00c      	b.n	8010664 <__adddf3+0x184>
 801064a:	f102 0214 	add.w	r2, r2, #20
 801064e:	bfd8      	it	le
 8010650:	f1c2 0c20 	rsble	ip, r2, #32
 8010654:	fa01 f102 	lsl.w	r1, r1, r2
 8010658:	fa20 fc0c 	lsr.w	ip, r0, ip
 801065c:	bfdc      	itt	le
 801065e:	ea41 010c 	orrle.w	r1, r1, ip
 8010662:	4090      	lslle	r0, r2
 8010664:	1ae4      	subs	r4, r4, r3
 8010666:	bfa2      	ittt	ge
 8010668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 801066c:	4329      	orrge	r1, r5
 801066e:	bd30      	popge	{r4, r5, pc}
 8010670:	ea6f 0404 	mvn.w	r4, r4
 8010674:	3c1f      	subs	r4, #31
 8010676:	da1c      	bge.n	80106b2 <__adddf3+0x1d2>
 8010678:	340c      	adds	r4, #12
 801067a:	dc0e      	bgt.n	801069a <__adddf3+0x1ba>
 801067c:	f104 0414 	add.w	r4, r4, #20
 8010680:	f1c4 0220 	rsb	r2, r4, #32
 8010684:	fa20 f004 	lsr.w	r0, r0, r4
 8010688:	fa01 f302 	lsl.w	r3, r1, r2
 801068c:	ea40 0003 	orr.w	r0, r0, r3
 8010690:	fa21 f304 	lsr.w	r3, r1, r4
 8010694:	ea45 0103 	orr.w	r1, r5, r3
 8010698:	bd30      	pop	{r4, r5, pc}
 801069a:	f1c4 040c 	rsb	r4, r4, #12
 801069e:	f1c4 0220 	rsb	r2, r4, #32
 80106a2:	fa20 f002 	lsr.w	r0, r0, r2
 80106a6:	fa01 f304 	lsl.w	r3, r1, r4
 80106aa:	ea40 0003 	orr.w	r0, r0, r3
 80106ae:	4629      	mov	r1, r5
 80106b0:	bd30      	pop	{r4, r5, pc}
 80106b2:	fa21 f004 	lsr.w	r0, r1, r4
 80106b6:	4629      	mov	r1, r5
 80106b8:	bd30      	pop	{r4, r5, pc}
 80106ba:	f094 0f00 	teq	r4, #0
 80106be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80106c2:	bf06      	itte	eq
 80106c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80106c8:	3401      	addeq	r4, #1
 80106ca:	3d01      	subne	r5, #1
 80106cc:	e74e      	b.n	801056c <__adddf3+0x8c>
 80106ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80106d2:	bf18      	it	ne
 80106d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80106d8:	d029      	beq.n	801072e <__adddf3+0x24e>
 80106da:	ea94 0f05 	teq	r4, r5
 80106de:	bf08      	it	eq
 80106e0:	ea90 0f02 	teqeq	r0, r2
 80106e4:	d005      	beq.n	80106f2 <__adddf3+0x212>
 80106e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80106ea:	bf04      	itt	eq
 80106ec:	4619      	moveq	r1, r3
 80106ee:	4610      	moveq	r0, r2
 80106f0:	bd30      	pop	{r4, r5, pc}
 80106f2:	ea91 0f03 	teq	r1, r3
 80106f6:	bf1e      	ittt	ne
 80106f8:	2100      	movne	r1, #0
 80106fa:	2000      	movne	r0, #0
 80106fc:	bd30      	popne	{r4, r5, pc}
 80106fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8010702:	d105      	bne.n	8010710 <__adddf3+0x230>
 8010704:	0040      	lsls	r0, r0, #1
 8010706:	4149      	adcs	r1, r1
 8010708:	bf28      	it	cs
 801070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 801070e:	bd30      	pop	{r4, r5, pc}
 8010710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8010714:	bf3c      	itt	cc
 8010716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 801071a:	bd30      	popcc	{r4, r5, pc}
 801071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8010720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8010724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8010728:	f04f 0000 	mov.w	r0, #0
 801072c:	bd30      	pop	{r4, r5, pc}
 801072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8010732:	bf1a      	itte	ne
 8010734:	4619      	movne	r1, r3
 8010736:	4610      	movne	r0, r2
 8010738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 801073c:	bf1c      	itt	ne
 801073e:	460b      	movne	r3, r1
 8010740:	4602      	movne	r2, r0
 8010742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8010746:	bf06      	itte	eq
 8010748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 801074c:	ea91 0f03 	teqeq	r1, r3
 8010750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8010754:	bd30      	pop	{r4, r5, pc}
 8010756:	bf00      	nop

08010758 <__aeabi_ui2d>:
 8010758:	f090 0f00 	teq	r0, #0
 801075c:	bf04      	itt	eq
 801075e:	2100      	moveq	r1, #0
 8010760:	4770      	bxeq	lr
 8010762:	b530      	push	{r4, r5, lr}
 8010764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8010768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 801076c:	f04f 0500 	mov.w	r5, #0
 8010770:	f04f 0100 	mov.w	r1, #0
 8010774:	e750      	b.n	8010618 <__adddf3+0x138>
 8010776:	bf00      	nop

08010778 <__aeabi_i2d>:
 8010778:	f090 0f00 	teq	r0, #0
 801077c:	bf04      	itt	eq
 801077e:	2100      	moveq	r1, #0
 8010780:	4770      	bxeq	lr
 8010782:	b530      	push	{r4, r5, lr}
 8010784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8010788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 801078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8010790:	bf48      	it	mi
 8010792:	4240      	negmi	r0, r0
 8010794:	f04f 0100 	mov.w	r1, #0
 8010798:	e73e      	b.n	8010618 <__adddf3+0x138>
 801079a:	bf00      	nop

0801079c <__aeabi_f2d>:
 801079c:	0042      	lsls	r2, r0, #1
 801079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80107a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80107a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80107aa:	bf1f      	itttt	ne
 80107ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80107b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80107b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80107b8:	4770      	bxne	lr
 80107ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80107be:	bf08      	it	eq
 80107c0:	4770      	bxeq	lr
 80107c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80107c6:	bf04      	itt	eq
 80107c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80107cc:	4770      	bxeq	lr
 80107ce:	b530      	push	{r4, r5, lr}
 80107d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80107d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80107d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80107dc:	e71c      	b.n	8010618 <__adddf3+0x138>
 80107de:	bf00      	nop

080107e0 <__aeabi_ul2d>:
 80107e0:	ea50 0201 	orrs.w	r2, r0, r1
 80107e4:	bf08      	it	eq
 80107e6:	4770      	bxeq	lr
 80107e8:	b530      	push	{r4, r5, lr}
 80107ea:	f04f 0500 	mov.w	r5, #0
 80107ee:	e00a      	b.n	8010806 <__aeabi_l2d+0x16>

080107f0 <__aeabi_l2d>:
 80107f0:	ea50 0201 	orrs.w	r2, r0, r1
 80107f4:	bf08      	it	eq
 80107f6:	4770      	bxeq	lr
 80107f8:	b530      	push	{r4, r5, lr}
 80107fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80107fe:	d502      	bpl.n	8010806 <__aeabi_l2d+0x16>
 8010800:	4240      	negs	r0, r0
 8010802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8010806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 801080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 801080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8010812:	f43f aed8 	beq.w	80105c6 <__adddf3+0xe6>
 8010816:	f04f 0203 	mov.w	r2, #3
 801081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 801081e:	bf18      	it	ne
 8010820:	3203      	addne	r2, #3
 8010822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8010826:	bf18      	it	ne
 8010828:	3203      	addne	r2, #3
 801082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 801082e:	f1c2 0320 	rsb	r3, r2, #32
 8010832:	fa00 fc03 	lsl.w	ip, r0, r3
 8010836:	fa20 f002 	lsr.w	r0, r0, r2
 801083a:	fa01 fe03 	lsl.w	lr, r1, r3
 801083e:	ea40 000e 	orr.w	r0, r0, lr
 8010842:	fa21 f102 	lsr.w	r1, r1, r2
 8010846:	4414      	add	r4, r2
 8010848:	e6bd      	b.n	80105c6 <__adddf3+0xe6>
 801084a:	bf00      	nop

0801084c <__aeabi_d2iz>:
 801084c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8010850:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8010854:	d215      	bcs.n	8010882 <__aeabi_d2iz+0x36>
 8010856:	d511      	bpl.n	801087c <__aeabi_d2iz+0x30>
 8010858:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 801085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8010860:	d912      	bls.n	8010888 <__aeabi_d2iz+0x3c>
 8010862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8010866:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 801086e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8010872:	fa23 f002 	lsr.w	r0, r3, r2
 8010876:	bf18      	it	ne
 8010878:	4240      	negne	r0, r0
 801087a:	4770      	bx	lr
 801087c:	f04f 0000 	mov.w	r0, #0
 8010880:	4770      	bx	lr
 8010882:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8010886:	d105      	bne.n	8010894 <__aeabi_d2iz+0x48>
 8010888:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 801088c:	bf08      	it	eq
 801088e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8010892:	4770      	bx	lr
 8010894:	f04f 0000 	mov.w	r0, #0
 8010898:	4770      	bx	lr
 801089a:	bf00      	nop

0801089c <__aeabi_uldivmod>:
 801089c:	b953      	cbnz	r3, 80108b4 <__aeabi_uldivmod+0x18>
 801089e:	b94a      	cbnz	r2, 80108b4 <__aeabi_uldivmod+0x18>
 80108a0:	2900      	cmp	r1, #0
 80108a2:	bf08      	it	eq
 80108a4:	2800      	cmpeq	r0, #0
 80108a6:	bf1c      	itt	ne
 80108a8:	f04f 31ff 	movne.w	r1, #4294967295
 80108ac:	f04f 30ff 	movne.w	r0, #4294967295
 80108b0:	f000 b96e 	b.w	8010b90 <__aeabi_idiv0>
 80108b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80108b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80108bc:	f000 f806 	bl	80108cc <__udivmoddi4>
 80108c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80108c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80108c8:	b004      	add	sp, #16
 80108ca:	4770      	bx	lr

080108cc <__udivmoddi4>:
 80108cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80108d0:	9d08      	ldr	r5, [sp, #32]
 80108d2:	4604      	mov	r4, r0
 80108d4:	468c      	mov	ip, r1
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	f040 8083 	bne.w	80109e2 <__udivmoddi4+0x116>
 80108dc:	428a      	cmp	r2, r1
 80108de:	4617      	mov	r7, r2
 80108e0:	d947      	bls.n	8010972 <__udivmoddi4+0xa6>
 80108e2:	fab2 f282 	clz	r2, r2
 80108e6:	b142      	cbz	r2, 80108fa <__udivmoddi4+0x2e>
 80108e8:	f1c2 0020 	rsb	r0, r2, #32
 80108ec:	fa24 f000 	lsr.w	r0, r4, r0
 80108f0:	4091      	lsls	r1, r2
 80108f2:	4097      	lsls	r7, r2
 80108f4:	ea40 0c01 	orr.w	ip, r0, r1
 80108f8:	4094      	lsls	r4, r2
 80108fa:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80108fe:	0c23      	lsrs	r3, r4, #16
 8010900:	fbbc f6f8 	udiv	r6, ip, r8
 8010904:	fa1f fe87 	uxth.w	lr, r7
 8010908:	fb08 c116 	mls	r1, r8, r6, ip
 801090c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8010910:	fb06 f10e 	mul.w	r1, r6, lr
 8010914:	4299      	cmp	r1, r3
 8010916:	d909      	bls.n	801092c <__udivmoddi4+0x60>
 8010918:	18fb      	adds	r3, r7, r3
 801091a:	f106 30ff 	add.w	r0, r6, #4294967295
 801091e:	f080 8119 	bcs.w	8010b54 <__udivmoddi4+0x288>
 8010922:	4299      	cmp	r1, r3
 8010924:	f240 8116 	bls.w	8010b54 <__udivmoddi4+0x288>
 8010928:	3e02      	subs	r6, #2
 801092a:	443b      	add	r3, r7
 801092c:	1a5b      	subs	r3, r3, r1
 801092e:	b2a4      	uxth	r4, r4
 8010930:	fbb3 f0f8 	udiv	r0, r3, r8
 8010934:	fb08 3310 	mls	r3, r8, r0, r3
 8010938:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 801093c:	fb00 fe0e 	mul.w	lr, r0, lr
 8010940:	45a6      	cmp	lr, r4
 8010942:	d909      	bls.n	8010958 <__udivmoddi4+0x8c>
 8010944:	193c      	adds	r4, r7, r4
 8010946:	f100 33ff 	add.w	r3, r0, #4294967295
 801094a:	f080 8105 	bcs.w	8010b58 <__udivmoddi4+0x28c>
 801094e:	45a6      	cmp	lr, r4
 8010950:	f240 8102 	bls.w	8010b58 <__udivmoddi4+0x28c>
 8010954:	3802      	subs	r0, #2
 8010956:	443c      	add	r4, r7
 8010958:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 801095c:	eba4 040e 	sub.w	r4, r4, lr
 8010960:	2600      	movs	r6, #0
 8010962:	b11d      	cbz	r5, 801096c <__udivmoddi4+0xa0>
 8010964:	40d4      	lsrs	r4, r2
 8010966:	2300      	movs	r3, #0
 8010968:	e9c5 4300 	strd	r4, r3, [r5]
 801096c:	4631      	mov	r1, r6
 801096e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010972:	b902      	cbnz	r2, 8010976 <__udivmoddi4+0xaa>
 8010974:	deff      	udf	#255	; 0xff
 8010976:	fab2 f282 	clz	r2, r2
 801097a:	2a00      	cmp	r2, #0
 801097c:	d150      	bne.n	8010a20 <__udivmoddi4+0x154>
 801097e:	1bcb      	subs	r3, r1, r7
 8010980:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8010984:	fa1f f887 	uxth.w	r8, r7
 8010988:	2601      	movs	r6, #1
 801098a:	fbb3 fcfe 	udiv	ip, r3, lr
 801098e:	0c21      	lsrs	r1, r4, #16
 8010990:	fb0e 331c 	mls	r3, lr, ip, r3
 8010994:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8010998:	fb08 f30c 	mul.w	r3, r8, ip
 801099c:	428b      	cmp	r3, r1
 801099e:	d907      	bls.n	80109b0 <__udivmoddi4+0xe4>
 80109a0:	1879      	adds	r1, r7, r1
 80109a2:	f10c 30ff 	add.w	r0, ip, #4294967295
 80109a6:	d202      	bcs.n	80109ae <__udivmoddi4+0xe2>
 80109a8:	428b      	cmp	r3, r1
 80109aa:	f200 80e9 	bhi.w	8010b80 <__udivmoddi4+0x2b4>
 80109ae:	4684      	mov	ip, r0
 80109b0:	1ac9      	subs	r1, r1, r3
 80109b2:	b2a3      	uxth	r3, r4
 80109b4:	fbb1 f0fe 	udiv	r0, r1, lr
 80109b8:	fb0e 1110 	mls	r1, lr, r0, r1
 80109bc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80109c0:	fb08 f800 	mul.w	r8, r8, r0
 80109c4:	45a0      	cmp	r8, r4
 80109c6:	d907      	bls.n	80109d8 <__udivmoddi4+0x10c>
 80109c8:	193c      	adds	r4, r7, r4
 80109ca:	f100 33ff 	add.w	r3, r0, #4294967295
 80109ce:	d202      	bcs.n	80109d6 <__udivmoddi4+0x10a>
 80109d0:	45a0      	cmp	r8, r4
 80109d2:	f200 80d9 	bhi.w	8010b88 <__udivmoddi4+0x2bc>
 80109d6:	4618      	mov	r0, r3
 80109d8:	eba4 0408 	sub.w	r4, r4, r8
 80109dc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80109e0:	e7bf      	b.n	8010962 <__udivmoddi4+0x96>
 80109e2:	428b      	cmp	r3, r1
 80109e4:	d909      	bls.n	80109fa <__udivmoddi4+0x12e>
 80109e6:	2d00      	cmp	r5, #0
 80109e8:	f000 80b1 	beq.w	8010b4e <__udivmoddi4+0x282>
 80109ec:	2600      	movs	r6, #0
 80109ee:	e9c5 0100 	strd	r0, r1, [r5]
 80109f2:	4630      	mov	r0, r6
 80109f4:	4631      	mov	r1, r6
 80109f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109fa:	fab3 f683 	clz	r6, r3
 80109fe:	2e00      	cmp	r6, #0
 8010a00:	d14a      	bne.n	8010a98 <__udivmoddi4+0x1cc>
 8010a02:	428b      	cmp	r3, r1
 8010a04:	d302      	bcc.n	8010a0c <__udivmoddi4+0x140>
 8010a06:	4282      	cmp	r2, r0
 8010a08:	f200 80b8 	bhi.w	8010b7c <__udivmoddi4+0x2b0>
 8010a0c:	1a84      	subs	r4, r0, r2
 8010a0e:	eb61 0103 	sbc.w	r1, r1, r3
 8010a12:	2001      	movs	r0, #1
 8010a14:	468c      	mov	ip, r1
 8010a16:	2d00      	cmp	r5, #0
 8010a18:	d0a8      	beq.n	801096c <__udivmoddi4+0xa0>
 8010a1a:	e9c5 4c00 	strd	r4, ip, [r5]
 8010a1e:	e7a5      	b.n	801096c <__udivmoddi4+0xa0>
 8010a20:	f1c2 0320 	rsb	r3, r2, #32
 8010a24:	fa20 f603 	lsr.w	r6, r0, r3
 8010a28:	4097      	lsls	r7, r2
 8010a2a:	fa01 f002 	lsl.w	r0, r1, r2
 8010a2e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8010a32:	40d9      	lsrs	r1, r3
 8010a34:	4330      	orrs	r0, r6
 8010a36:	0c03      	lsrs	r3, r0, #16
 8010a38:	fbb1 f6fe 	udiv	r6, r1, lr
 8010a3c:	fa1f f887 	uxth.w	r8, r7
 8010a40:	fb0e 1116 	mls	r1, lr, r6, r1
 8010a44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8010a48:	fb06 f108 	mul.w	r1, r6, r8
 8010a4c:	4299      	cmp	r1, r3
 8010a4e:	fa04 f402 	lsl.w	r4, r4, r2
 8010a52:	d909      	bls.n	8010a68 <__udivmoddi4+0x19c>
 8010a54:	18fb      	adds	r3, r7, r3
 8010a56:	f106 3cff 	add.w	ip, r6, #4294967295
 8010a5a:	f080 808d 	bcs.w	8010b78 <__udivmoddi4+0x2ac>
 8010a5e:	4299      	cmp	r1, r3
 8010a60:	f240 808a 	bls.w	8010b78 <__udivmoddi4+0x2ac>
 8010a64:	3e02      	subs	r6, #2
 8010a66:	443b      	add	r3, r7
 8010a68:	1a5b      	subs	r3, r3, r1
 8010a6a:	b281      	uxth	r1, r0
 8010a6c:	fbb3 f0fe 	udiv	r0, r3, lr
 8010a70:	fb0e 3310 	mls	r3, lr, r0, r3
 8010a74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8010a78:	fb00 f308 	mul.w	r3, r0, r8
 8010a7c:	428b      	cmp	r3, r1
 8010a7e:	d907      	bls.n	8010a90 <__udivmoddi4+0x1c4>
 8010a80:	1879      	adds	r1, r7, r1
 8010a82:	f100 3cff 	add.w	ip, r0, #4294967295
 8010a86:	d273      	bcs.n	8010b70 <__udivmoddi4+0x2a4>
 8010a88:	428b      	cmp	r3, r1
 8010a8a:	d971      	bls.n	8010b70 <__udivmoddi4+0x2a4>
 8010a8c:	3802      	subs	r0, #2
 8010a8e:	4439      	add	r1, r7
 8010a90:	1acb      	subs	r3, r1, r3
 8010a92:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8010a96:	e778      	b.n	801098a <__udivmoddi4+0xbe>
 8010a98:	f1c6 0c20 	rsb	ip, r6, #32
 8010a9c:	fa03 f406 	lsl.w	r4, r3, r6
 8010aa0:	fa22 f30c 	lsr.w	r3, r2, ip
 8010aa4:	431c      	orrs	r4, r3
 8010aa6:	fa20 f70c 	lsr.w	r7, r0, ip
 8010aaa:	fa01 f306 	lsl.w	r3, r1, r6
 8010aae:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8010ab2:	fa21 f10c 	lsr.w	r1, r1, ip
 8010ab6:	431f      	orrs	r7, r3
 8010ab8:	0c3b      	lsrs	r3, r7, #16
 8010aba:	fbb1 f9fe 	udiv	r9, r1, lr
 8010abe:	fa1f f884 	uxth.w	r8, r4
 8010ac2:	fb0e 1119 	mls	r1, lr, r9, r1
 8010ac6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8010aca:	fb09 fa08 	mul.w	sl, r9, r8
 8010ace:	458a      	cmp	sl, r1
 8010ad0:	fa02 f206 	lsl.w	r2, r2, r6
 8010ad4:	fa00 f306 	lsl.w	r3, r0, r6
 8010ad8:	d908      	bls.n	8010aec <__udivmoddi4+0x220>
 8010ada:	1861      	adds	r1, r4, r1
 8010adc:	f109 30ff 	add.w	r0, r9, #4294967295
 8010ae0:	d248      	bcs.n	8010b74 <__udivmoddi4+0x2a8>
 8010ae2:	458a      	cmp	sl, r1
 8010ae4:	d946      	bls.n	8010b74 <__udivmoddi4+0x2a8>
 8010ae6:	f1a9 0902 	sub.w	r9, r9, #2
 8010aea:	4421      	add	r1, r4
 8010aec:	eba1 010a 	sub.w	r1, r1, sl
 8010af0:	b2bf      	uxth	r7, r7
 8010af2:	fbb1 f0fe 	udiv	r0, r1, lr
 8010af6:	fb0e 1110 	mls	r1, lr, r0, r1
 8010afa:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8010afe:	fb00 f808 	mul.w	r8, r0, r8
 8010b02:	45b8      	cmp	r8, r7
 8010b04:	d907      	bls.n	8010b16 <__udivmoddi4+0x24a>
 8010b06:	19e7      	adds	r7, r4, r7
 8010b08:	f100 31ff 	add.w	r1, r0, #4294967295
 8010b0c:	d22e      	bcs.n	8010b6c <__udivmoddi4+0x2a0>
 8010b0e:	45b8      	cmp	r8, r7
 8010b10:	d92c      	bls.n	8010b6c <__udivmoddi4+0x2a0>
 8010b12:	3802      	subs	r0, #2
 8010b14:	4427      	add	r7, r4
 8010b16:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8010b1a:	eba7 0708 	sub.w	r7, r7, r8
 8010b1e:	fba0 8902 	umull	r8, r9, r0, r2
 8010b22:	454f      	cmp	r7, r9
 8010b24:	46c6      	mov	lr, r8
 8010b26:	4649      	mov	r1, r9
 8010b28:	d31a      	bcc.n	8010b60 <__udivmoddi4+0x294>
 8010b2a:	d017      	beq.n	8010b5c <__udivmoddi4+0x290>
 8010b2c:	b15d      	cbz	r5, 8010b46 <__udivmoddi4+0x27a>
 8010b2e:	ebb3 020e 	subs.w	r2, r3, lr
 8010b32:	eb67 0701 	sbc.w	r7, r7, r1
 8010b36:	fa07 fc0c 	lsl.w	ip, r7, ip
 8010b3a:	40f2      	lsrs	r2, r6
 8010b3c:	ea4c 0202 	orr.w	r2, ip, r2
 8010b40:	40f7      	lsrs	r7, r6
 8010b42:	e9c5 2700 	strd	r2, r7, [r5]
 8010b46:	2600      	movs	r6, #0
 8010b48:	4631      	mov	r1, r6
 8010b4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b4e:	462e      	mov	r6, r5
 8010b50:	4628      	mov	r0, r5
 8010b52:	e70b      	b.n	801096c <__udivmoddi4+0xa0>
 8010b54:	4606      	mov	r6, r0
 8010b56:	e6e9      	b.n	801092c <__udivmoddi4+0x60>
 8010b58:	4618      	mov	r0, r3
 8010b5a:	e6fd      	b.n	8010958 <__udivmoddi4+0x8c>
 8010b5c:	4543      	cmp	r3, r8
 8010b5e:	d2e5      	bcs.n	8010b2c <__udivmoddi4+0x260>
 8010b60:	ebb8 0e02 	subs.w	lr, r8, r2
 8010b64:	eb69 0104 	sbc.w	r1, r9, r4
 8010b68:	3801      	subs	r0, #1
 8010b6a:	e7df      	b.n	8010b2c <__udivmoddi4+0x260>
 8010b6c:	4608      	mov	r0, r1
 8010b6e:	e7d2      	b.n	8010b16 <__udivmoddi4+0x24a>
 8010b70:	4660      	mov	r0, ip
 8010b72:	e78d      	b.n	8010a90 <__udivmoddi4+0x1c4>
 8010b74:	4681      	mov	r9, r0
 8010b76:	e7b9      	b.n	8010aec <__udivmoddi4+0x220>
 8010b78:	4666      	mov	r6, ip
 8010b7a:	e775      	b.n	8010a68 <__udivmoddi4+0x19c>
 8010b7c:	4630      	mov	r0, r6
 8010b7e:	e74a      	b.n	8010a16 <__udivmoddi4+0x14a>
 8010b80:	f1ac 0c02 	sub.w	ip, ip, #2
 8010b84:	4439      	add	r1, r7
 8010b86:	e713      	b.n	80109b0 <__udivmoddi4+0xe4>
 8010b88:	3802      	subs	r0, #2
 8010b8a:	443c      	add	r4, r7
 8010b8c:	e724      	b.n	80109d8 <__udivmoddi4+0x10c>
 8010b8e:	bf00      	nop

08010b90 <__aeabi_idiv0>:
 8010b90:	4770      	bx	lr
 8010b92:	bf00      	nop

08010b94 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 8010b94:	b5b0      	push	{r4, r5, r7, lr}
 8010b96:	b08a      	sub	sp, #40	; 0x28
 8010b98:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN SV */

	const char *name = "test";
 8010b9a:	4b23      	ldr	r3, [pc, #140]	; (8010c28 <MX_BlueNRG_MS_Init+0x94>)
 8010b9c:	61fb      	str	r3, [r7, #28]


	uint8_t SERVER_BDADDR[] = {0x01,0x02,0x03,0x04,0x05,0x06};
 8010b9e:	4a23      	ldr	r2, [pc, #140]	; (8010c2c <MX_BlueNRG_MS_Init+0x98>)
 8010ba0:	f107 0314 	add.w	r3, r7, #20
 8010ba4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010ba8:	6018      	str	r0, [r3, #0]
 8010baa:	3304      	adds	r3, #4
 8010bac:	8019      	strh	r1, [r3, #0]
	uint8_t bdaddr[BDADDR_SIZE];

	uint16_t service_handle, dev_name_char_handle, appearance_char_handle;

	hci_init(user_notify,NULL);
 8010bae:	2100      	movs	r1, #0
 8010bb0:	481f      	ldr	r0, [pc, #124]	; (8010c30 <MX_BlueNRG_MS_Init+0x9c>)
 8010bb2:	f007 fb03 	bl	80181bc <hci_init>
	hci_reset();
 8010bb6:	f007 fa44 	bl	8018042 <hci_reset>
	HAL_Delay(200);
 8010bba:	20c8      	movs	r0, #200	; 0xc8
 8010bbc:	f001 ffb8 	bl	8012b30 <HAL_Delay>

	BLUENRG_memcpy(bdaddr, SERVER_BDADDR, sizeof(SERVER_BDADDR));
 8010bc0:	f107 030c 	add.w	r3, r7, #12
 8010bc4:	f107 0214 	add.w	r2, r7, #20
 8010bc8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010bcc:	6018      	str	r0, [r3, #0]
 8010bce:	3304      	adds	r3, #4
 8010bd0:	8019      	strh	r1, [r3, #0]

	aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, bdaddr);
 8010bd2:	f107 030c 	add.w	r3, r7, #12
 8010bd6:	461a      	mov	r2, r3
 8010bd8:	2106      	movs	r1, #6
 8010bda:	2000      	movs	r0, #0
 8010bdc:	f007 f9ca 	bl	8017f74 <aci_hal_write_config_data>

	aci_gatt_init();
 8010be0:	f006 ff88 	bl	8017af4 <aci_gatt_init>

	aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8010be4:	f107 020a 	add.w	r2, r7, #10
 8010be8:	1dbb      	adds	r3, r7, #6
 8010bea:	9301      	str	r3, [sp, #4]
 8010bec:	f107 0308 	add.w	r3, r7, #8
 8010bf0:	9300      	str	r3, [sp, #0]
 8010bf2:	4613      	mov	r3, r2
 8010bf4:	2207      	movs	r2, #7
 8010bf6:	2100      	movs	r1, #0
 8010bf8:	2001      	movs	r0, #1
 8010bfa:	f006 fe3c 	bl	8017876 <aci_gap_init_IDB05A1>

	aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0, strlen(POTATO_Save.POTATO_NAME), POTATO_Save.POTATO_NAME);
 8010bfe:	897c      	ldrh	r4, [r7, #10]
 8010c00:	893d      	ldrh	r5, [r7, #8]
 8010c02:	480c      	ldr	r0, [pc, #48]	; (8010c34 <MX_BlueNRG_MS_Init+0xa0>)
 8010c04:	f7ff fae4 	bl	80101d0 <strlen>
 8010c08:	4603      	mov	r3, r0
 8010c0a:	b2db      	uxtb	r3, r3
 8010c0c:	4a09      	ldr	r2, [pc, #36]	; (8010c34 <MX_BlueNRG_MS_Init+0xa0>)
 8010c0e:	9200      	str	r2, [sp, #0]
 8010c10:	2200      	movs	r2, #0
 8010c12:	4629      	mov	r1, r5
 8010c14:	4620      	mov	r0, r4
 8010c16:	f007 f8ee 	bl	8017df6 <aci_gatt_update_char_value>

	Add_Sample_Service();
 8010c1a:	f000 f83f 	bl	8010c9c <Add_Sample_Service>


  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 8010c1e:	bf00      	nop
 8010c20:	3720      	adds	r7, #32
 8010c22:	46bd      	mov	sp, r7
 8010c24:	bdb0      	pop	{r4, r5, r7, pc}
 8010c26:	bf00      	nop
 8010c28:	08019c70 	.word	0x08019c70
 8010c2c:	08019c78 	.word	0x08019c78
 8010c30:	080111dd 	.word	0x080111dd
 8010c34:	2000050e 	.word	0x2000050e

08010c38 <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(void)
{
 8010c38:	b580      	push	{r7, lr}
 8010c3a:	b08a      	sub	sp, #40	; 0x28
 8010c3c:	af08      	add	r7, sp, #32
  /* USER CODE BEGIN BlueNRG_MS_Process_PreTreatment */

	tBleStatus ret;

	ret = aci_gap_set_discoverable(ADV_IND, 0, 0, PUBLIC_ADDR, NO_WHITE_LIST_USE, strlen(POTATO_Save.POTATO_NAME), POTATO_Save.POTATO_NAME, 0, NULL, 0, 0);
 8010c3e:	4815      	ldr	r0, [pc, #84]	; (8010c94 <MX_BlueNRG_MS_Process+0x5c>)
 8010c40:	f7ff fac6 	bl	80101d0 <strlen>
 8010c44:	4603      	mov	r3, r0
 8010c46:	b2db      	uxtb	r3, r3
 8010c48:	2200      	movs	r2, #0
 8010c4a:	9206      	str	r2, [sp, #24]
 8010c4c:	2200      	movs	r2, #0
 8010c4e:	9205      	str	r2, [sp, #20]
 8010c50:	2200      	movs	r2, #0
 8010c52:	9204      	str	r2, [sp, #16]
 8010c54:	2200      	movs	r2, #0
 8010c56:	9203      	str	r2, [sp, #12]
 8010c58:	4a0e      	ldr	r2, [pc, #56]	; (8010c94 <MX_BlueNRG_MS_Process+0x5c>)
 8010c5a:	9202      	str	r2, [sp, #8]
 8010c5c:	9301      	str	r3, [sp, #4]
 8010c5e:	2300      	movs	r3, #0
 8010c60:	9300      	str	r3, [sp, #0]
 8010c62:	2300      	movs	r3, #0
 8010c64:	2200      	movs	r2, #0
 8010c66:	2100      	movs	r1, #0
 8010c68:	2000      	movs	r0, #0
 8010c6a:	f006 fe54 	bl	8017916 <aci_gap_set_discoverable>
 8010c6e:	4603      	mov	r3, r0
 8010c70:	71fb      	strb	r3, [r7, #7]


	if (SPIwasLocked == 1)
 8010c72:	4b09      	ldr	r3, [pc, #36]	; (8010c98 <MX_BlueNRG_MS_Process+0x60>)
 8010c74:	781b      	ldrb	r3, [r3, #0]
 8010c76:	b2db      	uxtb	r3, r3
 8010c78:	2b01      	cmp	r3, #1
 8010c7a:	d104      	bne.n	8010c86 <MX_BlueNRG_MS_Process+0x4e>
	{
		SPIwasLocked = 0;
 8010c7c:	4b06      	ldr	r3, [pc, #24]	; (8010c98 <MX_BlueNRG_MS_Process+0x60>)
 8010c7e:	2200      	movs	r2, #0
 8010c80:	701a      	strb	r2, [r3, #0]
		hci_tl_lowlevel_isr();
 8010c82:	f000 fd4b 	bl	801171c <hci_tl_lowlevel_isr>
	}

	hci_user_evt_proc();
 8010c86:	f007 fc15 	bl	80184b4 <hci_user_evt_proc>
  //hci_user_evt_proc();

  /* USER CODE BEGIN BlueNRG_MS_Process_PostTreatment */

  /* USER CODE END BlueNRG_MS_Process_PostTreatment */
}
 8010c8a:	bf00      	nop
 8010c8c:	3708      	adds	r7, #8
 8010c8e:	46bd      	mov	sp, r7
 8010c90:	bd80      	pop	{r7, pc}
 8010c92:	bf00      	nop
 8010c94:	2000050e 	.word	0x2000050e
 8010c98:	200000bc 	.word	0x200000bc

08010c9c <Add_Sample_Service>:
 * @retval Status
 */


tBleStatus Add_Sample_Service(void)
{
 8010c9c:	b590      	push	{r4, r7, lr}
 8010c9e:	b08b      	sub	sp, #44	; 0x2c
 8010ca0:	af06      	add	r7, sp, #24
  UUIDs:
  D973F2E0-B19E-11E2-9E96-0800200C9A66
  D973F2E1-B19E-11E2-9E96-0800200C9A66
  D973F2E2-B19E-11E2-9E96-0800200C9A66
  */
    uint8_t POTATO_UUID[] = {0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xAA,0xBB,0xCC,0xDD,0xEE,0xFF,0x00};
 8010ca2:	4b5b      	ldr	r3, [pc, #364]	; (8010e10 <Add_Sample_Service+0x174>)
 8010ca4:	463c      	mov	r4, r7
 8010ca6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8010ca8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    aci_gatt_add_serv(UUID_TYPE_128, POTATO_UUID, PRIMARY_SERVICE, 40, &(POTATO_Context.POTATO_Svc_Hdle));
 8010cac:	4639      	mov	r1, r7
 8010cae:	4b59      	ldr	r3, [pc, #356]	; (8010e14 <Add_Sample_Service+0x178>)
 8010cb0:	9300      	str	r3, [sp, #0]
 8010cb2:	2328      	movs	r3, #40	; 0x28
 8010cb4:	2201      	movs	r2, #1
 8010cb6:	2002      	movs	r0, #2
 8010cb8:	f006 ff3f 	bl	8017b3a <aci_gatt_add_serv>

  	POTATO_UUID[15] = 0x01;
 8010cbc:	2301      	movs	r3, #1
 8010cbe:	73fb      	strb	r3, [r7, #15]
  	aci_gatt_add_char(POTATO_Context.POTATO_Svc_Hdle, UUID_TYPE_128, POTATO_UUID, 31,
 8010cc0:	4b54      	ldr	r3, [pc, #336]	; (8010e14 <Add_Sample_Service+0x178>)
 8010cc2:	8818      	ldrh	r0, [r3, #0]
 8010cc4:	463a      	mov	r2, r7
 8010cc6:	4b54      	ldr	r3, [pc, #336]	; (8010e18 <Add_Sample_Service+0x17c>)
 8010cc8:	9305      	str	r3, [sp, #20]
 8010cca:	2301      	movs	r3, #1
 8010ccc:	9304      	str	r3, [sp, #16]
 8010cce:	230a      	movs	r3, #10
 8010cd0:	9303      	str	r3, [sp, #12]
 8010cd2:	2301      	movs	r3, #1
 8010cd4:	9302      	str	r3, [sp, #8]
 8010cd6:	2300      	movs	r3, #0
 8010cd8:	9301      	str	r3, [sp, #4]
 8010cda:	2306      	movs	r3, #6
 8010cdc:	9300      	str	r3, [sp, #0]
 8010cde:	231f      	movs	r3, #31
 8010ce0:	2102      	movs	r1, #2
 8010ce2:	f006 ffb6 	bl	8017c52 <aci_gatt_add_char>
  					  CHAR_PROP_WRITE_WITHOUT_RESP|CHAR_PROP_READ,
  					  ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE, 10, 1, &(POTATO_Context.POTATO_SSID_Hdle));

  	POTATO_UUID[15] = 0x02;
 8010ce6:	2302      	movs	r3, #2
 8010ce8:	73fb      	strb	r3, [r7, #15]
  	aci_gatt_add_char(POTATO_Context.POTATO_Svc_Hdle, UUID_TYPE_128, POTATO_UUID, 31,
 8010cea:	4b4a      	ldr	r3, [pc, #296]	; (8010e14 <Add_Sample_Service+0x178>)
 8010cec:	8818      	ldrh	r0, [r3, #0]
 8010cee:	463a      	mov	r2, r7
 8010cf0:	4b4a      	ldr	r3, [pc, #296]	; (8010e1c <Add_Sample_Service+0x180>)
 8010cf2:	9305      	str	r3, [sp, #20]
 8010cf4:	2301      	movs	r3, #1
 8010cf6:	9304      	str	r3, [sp, #16]
 8010cf8:	230a      	movs	r3, #10
 8010cfa:	9303      	str	r3, [sp, #12]
 8010cfc:	2301      	movs	r3, #1
 8010cfe:	9302      	str	r3, [sp, #8]
 8010d00:	2300      	movs	r3, #0
 8010d02:	9301      	str	r3, [sp, #4]
 8010d04:	2306      	movs	r3, #6
 8010d06:	9300      	str	r3, [sp, #0]
 8010d08:	231f      	movs	r3, #31
 8010d0a:	2102      	movs	r1, #2
 8010d0c:	f006 ffa1 	bl	8017c52 <aci_gatt_add_char>
  					  CHAR_PROP_WRITE_WITHOUT_RESP|CHAR_PROP_READ,
  					  ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE, 10, 1, &(POTATO_Context.POTATO_PW_Hdle));

  	POTATO_UUID[15] = 0x03;
 8010d10:	2303      	movs	r3, #3
 8010d12:	73fb      	strb	r3, [r7, #15]
  	aci_gatt_add_char(POTATO_Context.POTATO_Svc_Hdle, UUID_TYPE_128, POTATO_UUID, 31,
 8010d14:	4b3f      	ldr	r3, [pc, #252]	; (8010e14 <Add_Sample_Service+0x178>)
 8010d16:	8818      	ldrh	r0, [r3, #0]
 8010d18:	463a      	mov	r2, r7
 8010d1a:	4b41      	ldr	r3, [pc, #260]	; (8010e20 <Add_Sample_Service+0x184>)
 8010d1c:	9305      	str	r3, [sp, #20]
 8010d1e:	2301      	movs	r3, #1
 8010d20:	9304      	str	r3, [sp, #16]
 8010d22:	230a      	movs	r3, #10
 8010d24:	9303      	str	r3, [sp, #12]
 8010d26:	2301      	movs	r3, #1
 8010d28:	9302      	str	r3, [sp, #8]
 8010d2a:	2300      	movs	r3, #0
 8010d2c:	9301      	str	r3, [sp, #4]
 8010d2e:	2306      	movs	r3, #6
 8010d30:	9300      	str	r3, [sp, #0]
 8010d32:	231f      	movs	r3, #31
 8010d34:	2102      	movs	r1, #2
 8010d36:	f006 ff8c 	bl	8017c52 <aci_gatt_add_char>
  					  CHAR_PROP_WRITE_WITHOUT_RESP|CHAR_PROP_READ,
  					  ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE, 10, 1, &(POTATO_Context.POTATO_NAME_Hdle));

  	POTATO_UUID[15] = 0x04;
 8010d3a:	2304      	movs	r3, #4
 8010d3c:	73fb      	strb	r3, [r7, #15]
  	aci_gatt_add_char(POTATO_Context.POTATO_Svc_Hdle, UUID_TYPE_128, POTATO_UUID, 4,
 8010d3e:	4b35      	ldr	r3, [pc, #212]	; (8010e14 <Add_Sample_Service+0x178>)
 8010d40:	8818      	ldrh	r0, [r3, #0]
 8010d42:	463a      	mov	r2, r7
 8010d44:	4b37      	ldr	r3, [pc, #220]	; (8010e24 <Add_Sample_Service+0x188>)
 8010d46:	9305      	str	r3, [sp, #20]
 8010d48:	2301      	movs	r3, #1
 8010d4a:	9304      	str	r3, [sp, #16]
 8010d4c:	230a      	movs	r3, #10
 8010d4e:	9303      	str	r3, [sp, #12]
 8010d50:	2301      	movs	r3, #1
 8010d52:	9302      	str	r3, [sp, #8]
 8010d54:	2300      	movs	r3, #0
 8010d56:	9301      	str	r3, [sp, #4]
 8010d58:	2306      	movs	r3, #6
 8010d5a:	9300      	str	r3, [sp, #0]
 8010d5c:	2304      	movs	r3, #4
 8010d5e:	2102      	movs	r1, #2
 8010d60:	f006 ff77 	bl	8017c52 <aci_gatt_add_char>
  					  CHAR_PROP_WRITE_WITHOUT_RESP|CHAR_PROP_READ,
  					  ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE, 10, 1, &(POTATO_Context.POTATO_IP_Hdle));

  	POTATO_UUID[15] = 0x05;
 8010d64:	2305      	movs	r3, #5
 8010d66:	73fb      	strb	r3, [r7, #15]
  	aci_gatt_add_char(POTATO_Context.POTATO_Svc_Hdle, UUID_TYPE_128, POTATO_UUID, 3,
 8010d68:	4b2a      	ldr	r3, [pc, #168]	; (8010e14 <Add_Sample_Service+0x178>)
 8010d6a:	8818      	ldrh	r0, [r3, #0]
 8010d6c:	463a      	mov	r2, r7
 8010d6e:	4b2e      	ldr	r3, [pc, #184]	; (8010e28 <Add_Sample_Service+0x18c>)
 8010d70:	9305      	str	r3, [sp, #20]
 8010d72:	2301      	movs	r3, #1
 8010d74:	9304      	str	r3, [sp, #16]
 8010d76:	230a      	movs	r3, #10
 8010d78:	9303      	str	r3, [sp, #12]
 8010d7a:	2301      	movs	r3, #1
 8010d7c:	9302      	str	r3, [sp, #8]
 8010d7e:	2300      	movs	r3, #0
 8010d80:	9301      	str	r3, [sp, #4]
 8010d82:	2306      	movs	r3, #6
 8010d84:	9300      	str	r3, [sp, #0]
 8010d86:	2303      	movs	r3, #3
 8010d88:	2102      	movs	r1, #2
 8010d8a:	f006 ff62 	bl	8017c52 <aci_gatt_add_char>
  					  CHAR_PROP_WRITE_WITHOUT_RESP|CHAR_PROP_READ,
  					  ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE, 10, 1, &(POTATO_Context.POTATO_OP_Hdle));

  	POTATO_UUID[15] = 0x06;
 8010d8e:	2306      	movs	r3, #6
 8010d90:	73fb      	strb	r3, [r7, #15]
  	aci_gatt_add_char(POTATO_Context.POTATO_Svc_Hdle, UUID_TYPE_128, POTATO_UUID, 1,
 8010d92:	4b20      	ldr	r3, [pc, #128]	; (8010e14 <Add_Sample_Service+0x178>)
 8010d94:	8818      	ldrh	r0, [r3, #0]
 8010d96:	463a      	mov	r2, r7
 8010d98:	4b24      	ldr	r3, [pc, #144]	; (8010e2c <Add_Sample_Service+0x190>)
 8010d9a:	9305      	str	r3, [sp, #20]
 8010d9c:	2301      	movs	r3, #1
 8010d9e:	9304      	str	r3, [sp, #16]
 8010da0:	230a      	movs	r3, #10
 8010da2:	9303      	str	r3, [sp, #12]
 8010da4:	2301      	movs	r3, #1
 8010da6:	9302      	str	r3, [sp, #8]
 8010da8:	2300      	movs	r3, #0
 8010daa:	9301      	str	r3, [sp, #4]
 8010dac:	2306      	movs	r3, #6
 8010dae:	9300      	str	r3, [sp, #0]
 8010db0:	2301      	movs	r3, #1
 8010db2:	2102      	movs	r1, #2
 8010db4:	f006 ff4d 	bl	8017c52 <aci_gatt_add_char>
  					  CHAR_PROP_WRITE_WITHOUT_RESP|CHAR_PROP_READ,
  					  ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE, 10, 1, &(POTATO_Context.POTATO_Save_Hdle));

  	POTATO_UUID[15] = 0x07;
 8010db8:	2307      	movs	r3, #7
 8010dba:	73fb      	strb	r3, [r7, #15]
  	aci_gatt_add_char(POTATO_Context.POTATO_Svc_Hdle, UUID_TYPE_128, POTATO_UUID, 5,
 8010dbc:	4b15      	ldr	r3, [pc, #84]	; (8010e14 <Add_Sample_Service+0x178>)
 8010dbe:	8818      	ldrh	r0, [r3, #0]
 8010dc0:	463a      	mov	r2, r7
 8010dc2:	4b1b      	ldr	r3, [pc, #108]	; (8010e30 <Add_Sample_Service+0x194>)
 8010dc4:	9305      	str	r3, [sp, #20]
 8010dc6:	2301      	movs	r3, #1
 8010dc8:	9304      	str	r3, [sp, #16]
 8010dca:	230a      	movs	r3, #10
 8010dcc:	9303      	str	r3, [sp, #12]
 8010dce:	2304      	movs	r3, #4
 8010dd0:	9302      	str	r3, [sp, #8]
 8010dd2:	2300      	movs	r3, #0
 8010dd4:	9301      	str	r3, [sp, #4]
 8010dd6:	2302      	movs	r3, #2
 8010dd8:	9300      	str	r3, [sp, #0]
 8010dda:	2305      	movs	r3, #5
 8010ddc:	2102      	movs	r1, #2
 8010dde:	f006 ff38 	bl	8017c52 <aci_gatt_add_char>
  					  CHAR_PROP_READ,
  					  ATTR_PERMISSION_NONE, GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, 10, 1, &(POTATO_Context.POTATO_Adc_Hdle));

    printf("Sample Service added.\nTX Char Handle %04X, RX Char Handle %04X\n", TXCharHandle, RXCharHandle);
 8010de2:	4b14      	ldr	r3, [pc, #80]	; (8010e34 <Add_Sample_Service+0x198>)
 8010de4:	881b      	ldrh	r3, [r3, #0]
 8010de6:	4619      	mov	r1, r3
 8010de8:	4b13      	ldr	r3, [pc, #76]	; (8010e38 <Add_Sample_Service+0x19c>)
 8010dea:	881b      	ldrh	r3, [r3, #0]
 8010dec:	461a      	mov	r2, r3
 8010dee:	4813      	ldr	r0, [pc, #76]	; (8010e3c <Add_Sample_Service+0x1a0>)
 8010df0:	f007 ffa8 	bl	8018d44 <iprintf>


    printf("Potato Load ret : %d\n",Potato_Load(&POTATO_Save));
 8010df4:	4812      	ldr	r0, [pc, #72]	; (8010e40 <Add_Sample_Service+0x1a4>)
 8010df6:	f001 f911 	bl	801201c <Potato_Load>
 8010dfa:	4603      	mov	r3, r0
 8010dfc:	4619      	mov	r1, r3
 8010dfe:	4811      	ldr	r0, [pc, #68]	; (8010e44 <Add_Sample_Service+0x1a8>)
 8010e00:	f007 ffa0 	bl	8018d44 <iprintf>
    return BLE_STATUS_SUCCESS;
 8010e04:	2300      	movs	r3, #0
}
 8010e06:	4618      	mov	r0, r3
 8010e08:	3714      	adds	r7, #20
 8010e0a:	46bd      	mov	sp, r7
 8010e0c:	bd90      	pop	{r4, r7, pc}
 8010e0e:	bf00      	nop
 8010e10:	08019cec 	.word	0x08019cec
 8010e14:	200004bc 	.word	0x200004bc
 8010e18:	200004be 	.word	0x200004be
 8010e1c:	200004c0 	.word	0x200004c0
 8010e20:	200004c2 	.word	0x200004c2
 8010e24:	200004c4 	.word	0x200004c4
 8010e28:	200004c6 	.word	0x200004c6
 8010e2c:	200004c8 	.word	0x200004c8
 8010e30:	200004ca 	.word	0x200004ca
 8010e34:	200004cc 	.word	0x200004cc
 8010e38:	20000536 	.word	0x20000536
 8010e3c:	08019c94 	.word	0x08019c94
 8010e40:	200004d0 	.word	0x200004d0
 8010e44:	08019cd4 	.word	0x08019cd4

08010e48 <receiveData>:
 * @param  data_buffer : pointer to store in received data
 * @param  Nb_bytes : number of bytes to be received
 * @retval None
 */
void receiveData(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 8010e48:	b580      	push	{r7, lr}
 8010e4a:	b084      	sub	sp, #16
 8010e4c:	af00      	add	r7, sp, #0
 8010e4e:	6078      	str	r0, [r7, #4]
 8010e50:	460b      	mov	r3, r1
 8010e52:	70fb      	strb	r3, [r7, #3]
  BSP_LED_Toggle(LED2);
 8010e54:	2000      	movs	r0, #0
 8010e56:	f001 fce7 	bl	8012828 <BSP_LED_Toggle>

  for(int i = 0; i < Nb_bytes; i++) {
 8010e5a:	2300      	movs	r3, #0
 8010e5c:	60fb      	str	r3, [r7, #12]
 8010e5e:	e009      	b.n	8010e74 <receiveData+0x2c>
    printf("%c", data_buffer[i]);
 8010e60:	68fb      	ldr	r3, [r7, #12]
 8010e62:	687a      	ldr	r2, [r7, #4]
 8010e64:	4413      	add	r3, r2
 8010e66:	781b      	ldrb	r3, [r3, #0]
 8010e68:	4618      	mov	r0, r3
 8010e6a:	f007 ff83 	bl	8018d74 <putchar>
  for(int i = 0; i < Nb_bytes; i++) {
 8010e6e:	68fb      	ldr	r3, [r7, #12]
 8010e70:	3301      	adds	r3, #1
 8010e72:	60fb      	str	r3, [r7, #12]
 8010e74:	78fb      	ldrb	r3, [r7, #3]
 8010e76:	68fa      	ldr	r2, [r7, #12]
 8010e78:	429a      	cmp	r2, r3
 8010e7a:	dbf1      	blt.n	8010e60 <receiveData+0x18>
  }
  fflush(stdout);
 8010e7c:	4b04      	ldr	r3, [pc, #16]	; (8010e90 <receiveData+0x48>)
 8010e7e:	681b      	ldr	r3, [r3, #0]
 8010e80:	689b      	ldr	r3, [r3, #8]
 8010e82:	4618      	mov	r0, r3
 8010e84:	f007 fd6e 	bl	8018964 <fflush>
}
 8010e88:	bf00      	nop
 8010e8a:	3710      	adds	r7, #16
 8010e8c:	46bd      	mov	sp, r7
 8010e8e:	bd80      	pop	{r7, pc}
 8010e90:	2000003c 	.word	0x2000003c

08010e94 <whynotwork>:
  notification_enabled = TRUE;
}


void whynotwork(uint8_t *POTATO, uint8_t data_length, uint8_t *att_data, uint8_t is_string)
{
 8010e94:	b480      	push	{r7}
 8010e96:	b087      	sub	sp, #28
 8010e98:	af00      	add	r7, sp, #0
 8010e9a:	60f8      	str	r0, [r7, #12]
 8010e9c:	607a      	str	r2, [r7, #4]
 8010e9e:	461a      	mov	r2, r3
 8010ea0:	460b      	mov	r3, r1
 8010ea2:	72fb      	strb	r3, [r7, #11]
 8010ea4:	4613      	mov	r3, r2
 8010ea6:	72bb      	strb	r3, [r7, #10]
	uint8_t i = 0;
 8010ea8:	2300      	movs	r3, #0
 8010eaa:	75fb      	strb	r3, [r7, #23]
	for(; i < data_length; i++)
 8010eac:	e00a      	b.n	8010ec4 <whynotwork+0x30>
	{
		POTATO[i] = att_data[i];
 8010eae:	7dfb      	ldrb	r3, [r7, #23]
 8010eb0:	687a      	ldr	r2, [r7, #4]
 8010eb2:	441a      	add	r2, r3
 8010eb4:	7dfb      	ldrb	r3, [r7, #23]
 8010eb6:	68f9      	ldr	r1, [r7, #12]
 8010eb8:	440b      	add	r3, r1
 8010eba:	7812      	ldrb	r2, [r2, #0]
 8010ebc:	701a      	strb	r2, [r3, #0]
	for(; i < data_length; i++)
 8010ebe:	7dfb      	ldrb	r3, [r7, #23]
 8010ec0:	3301      	adds	r3, #1
 8010ec2:	75fb      	strb	r3, [r7, #23]
 8010ec4:	7dfa      	ldrb	r2, [r7, #23]
 8010ec6:	7afb      	ldrb	r3, [r7, #11]
 8010ec8:	429a      	cmp	r2, r3
 8010eca:	d3f0      	bcc.n	8010eae <whynotwork+0x1a>
	}
	if(is_string){
 8010ecc:	7abb      	ldrb	r3, [r7, #10]
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d004      	beq.n	8010edc <whynotwork+0x48>
		POTATO[i] = '\0';
 8010ed2:	7dfb      	ldrb	r3, [r7, #23]
 8010ed4:	68fa      	ldr	r2, [r7, #12]
 8010ed6:	4413      	add	r3, r2
 8010ed8:	2200      	movs	r2, #0
 8010eda:	701a      	strb	r2, [r3, #0]
	}
}
 8010edc:	bf00      	nop
 8010ede:	371c      	adds	r7, #28
 8010ee0:	46bd      	mov	sp, r7
 8010ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ee6:	4770      	bx	lr

08010ee8 <Attribute_Modified_CB>:
 * @param  data_length : size of the modified attribute data
 * @param  att_data : pointer to the modified attribute data
 * @retval None
 */
void Attribute_Modified_CB(uint16_t handle, uint8_t data_length, uint8_t *att_data)
{
 8010ee8:	b580      	push	{r7, lr}
 8010eea:	b084      	sub	sp, #16
 8010eec:	af00      	add	r7, sp, #0
 8010eee:	4603      	mov	r3, r0
 8010ef0:	603a      	str	r2, [r7, #0]
 8010ef2:	80fb      	strh	r3, [r7, #6]
 8010ef4:	460b      	mov	r3, r1
 8010ef6:	717b      	strb	r3, [r7, #5]
  } else if (handle == TXCharHandle + 2) {
    if(att_data[0] == 0x01)
      notification_enabled = TRUE;
  }
  */
	uint8_t ret = 0;
 8010ef8:	2300      	movs	r3, #0
 8010efa:	73fb      	strb	r3, [r7, #15]

	if(handle == (POTATO_Context.POTATO_SSID_Hdle)+1)
 8010efc:	88fa      	ldrh	r2, [r7, #6]
 8010efe:	4b4c      	ldr	r3, [pc, #304]	; (8011030 <Attribute_Modified_CB+0x148>)
 8010f00:	885b      	ldrh	r3, [r3, #2]
 8010f02:	3301      	adds	r3, #1
 8010f04:	429a      	cmp	r2, r3
 8010f06:	d109      	bne.n	8010f1c <Attribute_Modified_CB+0x34>
	{
		printf("1\n");
 8010f08:	484a      	ldr	r0, [pc, #296]	; (8011034 <Attribute_Modified_CB+0x14c>)
 8010f0a:	f007 ffb7 	bl	8018e7c <puts>
		//memcpy(&(POTATO_Save.POTATO_SSID),att_data,strlen(att_data));
		whynotwork(POTATO_Save.POTATO_SSID, data_length, att_data, 1);
 8010f0e:	7979      	ldrb	r1, [r7, #5]
 8010f10:	2301      	movs	r3, #1
 8010f12:	683a      	ldr	r2, [r7, #0]
 8010f14:	4848      	ldr	r0, [pc, #288]	; (8011038 <Attribute_Modified_CB+0x150>)
 8010f16:	f7ff ffbd 	bl	8010e94 <whynotwork>

		}
	}


}
 8010f1a:	e084      	b.n	8011026 <Attribute_Modified_CB+0x13e>
	else if(handle == (POTATO_Context.POTATO_PW_Hdle)+1)
 8010f1c:	88fa      	ldrh	r2, [r7, #6]
 8010f1e:	4b44      	ldr	r3, [pc, #272]	; (8011030 <Attribute_Modified_CB+0x148>)
 8010f20:	889b      	ldrh	r3, [r3, #4]
 8010f22:	3301      	adds	r3, #1
 8010f24:	429a      	cmp	r2, r3
 8010f26:	d109      	bne.n	8010f3c <Attribute_Modified_CB+0x54>
		printf("2\n");
 8010f28:	4844      	ldr	r0, [pc, #272]	; (801103c <Attribute_Modified_CB+0x154>)
 8010f2a:	f007 ffa7 	bl	8018e7c <puts>
		whynotwork(POTATO_Save.POTATO_PW, data_length, att_data, 1);
 8010f2e:	7979      	ldrb	r1, [r7, #5]
 8010f30:	2301      	movs	r3, #1
 8010f32:	683a      	ldr	r2, [r7, #0]
 8010f34:	4842      	ldr	r0, [pc, #264]	; (8011040 <Attribute_Modified_CB+0x158>)
 8010f36:	f7ff ffad 	bl	8010e94 <whynotwork>
}
 8010f3a:	e074      	b.n	8011026 <Attribute_Modified_CB+0x13e>
	else if(handle == (POTATO_Context.POTATO_NAME_Hdle)+1)
 8010f3c:	88fa      	ldrh	r2, [r7, #6]
 8010f3e:	4b3c      	ldr	r3, [pc, #240]	; (8011030 <Attribute_Modified_CB+0x148>)
 8010f40:	88db      	ldrh	r3, [r3, #6]
 8010f42:	3301      	adds	r3, #1
 8010f44:	429a      	cmp	r2, r3
 8010f46:	d109      	bne.n	8010f5c <Attribute_Modified_CB+0x74>
		printf("3\n");
 8010f48:	483e      	ldr	r0, [pc, #248]	; (8011044 <Attribute_Modified_CB+0x15c>)
 8010f4a:	f007 ff97 	bl	8018e7c <puts>
		whynotwork(POTATO_Save.POTATO_NAME, data_length, att_data, 1);
 8010f4e:	7979      	ldrb	r1, [r7, #5]
 8010f50:	2301      	movs	r3, #1
 8010f52:	683a      	ldr	r2, [r7, #0]
 8010f54:	483c      	ldr	r0, [pc, #240]	; (8011048 <Attribute_Modified_CB+0x160>)
 8010f56:	f7ff ff9d 	bl	8010e94 <whynotwork>
}
 8010f5a:	e064      	b.n	8011026 <Attribute_Modified_CB+0x13e>
	else if(handle == (POTATO_Context.POTATO_IP_Hdle)+1)
 8010f5c:	88fa      	ldrh	r2, [r7, #6]
 8010f5e:	4b34      	ldr	r3, [pc, #208]	; (8011030 <Attribute_Modified_CB+0x148>)
 8010f60:	891b      	ldrh	r3, [r3, #8]
 8010f62:	3301      	adds	r3, #1
 8010f64:	429a      	cmp	r2, r3
 8010f66:	d109      	bne.n	8010f7c <Attribute_Modified_CB+0x94>
		printf("4\n");
 8010f68:	4838      	ldr	r0, [pc, #224]	; (801104c <Attribute_Modified_CB+0x164>)
 8010f6a:	f007 ff87 	bl	8018e7c <puts>
		whynotwork(POTATO_Save.POTATO_IP, data_length, att_data, 0);
 8010f6e:	7979      	ldrb	r1, [r7, #5]
 8010f70:	2300      	movs	r3, #0
 8010f72:	683a      	ldr	r2, [r7, #0]
 8010f74:	4836      	ldr	r0, [pc, #216]	; (8011050 <Attribute_Modified_CB+0x168>)
 8010f76:	f7ff ff8d 	bl	8010e94 <whynotwork>
}
 8010f7a:	e054      	b.n	8011026 <Attribute_Modified_CB+0x13e>
	else if(handle == (POTATO_Context.POTATO_OP_Hdle)+1)
 8010f7c:	88fa      	ldrh	r2, [r7, #6]
 8010f7e:	4b2c      	ldr	r3, [pc, #176]	; (8011030 <Attribute_Modified_CB+0x148>)
 8010f80:	895b      	ldrh	r3, [r3, #10]
 8010f82:	3301      	adds	r3, #1
 8010f84:	429a      	cmp	r2, r3
 8010f86:	d109      	bne.n	8010f9c <Attribute_Modified_CB+0xb4>
		printf("5\n");
 8010f88:	4832      	ldr	r0, [pc, #200]	; (8011054 <Attribute_Modified_CB+0x16c>)
 8010f8a:	f007 ff77 	bl	8018e7c <puts>
		whynotwork(POTATO_Save.POTATO_OP, data_length, att_data, 0);
 8010f8e:	7979      	ldrb	r1, [r7, #5]
 8010f90:	2300      	movs	r3, #0
 8010f92:	683a      	ldr	r2, [r7, #0]
 8010f94:	4830      	ldr	r0, [pc, #192]	; (8011058 <Attribute_Modified_CB+0x170>)
 8010f96:	f7ff ff7d 	bl	8010e94 <whynotwork>
}
 8010f9a:	e044      	b.n	8011026 <Attribute_Modified_CB+0x13e>
	else if(handle == (POTATO_Context.POTATO_Save_Hdle)+1)
 8010f9c:	88fa      	ldrh	r2, [r7, #6]
 8010f9e:	4b24      	ldr	r3, [pc, #144]	; (8011030 <Attribute_Modified_CB+0x148>)
 8010fa0:	899b      	ldrh	r3, [r3, #12]
 8010fa2:	3301      	adds	r3, #1
 8010fa4:	429a      	cmp	r2, r3
 8010fa6:	d13d      	bne.n	8011024 <Attribute_Modified_CB+0x13c>
		printf("6\n");
 8010fa8:	482c      	ldr	r0, [pc, #176]	; (801105c <Attribute_Modified_CB+0x174>)
 8010faa:	f007 ff67 	bl	8018e7c <puts>
		switch(*att_data)
 8010fae:	683b      	ldr	r3, [r7, #0]
 8010fb0:	781b      	ldrb	r3, [r3, #0]
 8010fb2:	2b05      	cmp	r3, #5
 8010fb4:	d837      	bhi.n	8011026 <Attribute_Modified_CB+0x13e>
 8010fb6:	a201      	add	r2, pc, #4	; (adr r2, 8010fbc <Attribute_Modified_CB+0xd4>)
 8010fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010fbc:	08010fd5 	.word	0x08010fd5
 8010fc0:	08010ff1 	.word	0x08010ff1
 8010fc4:	08011009 	.word	0x08011009
 8010fc8:	0801100f 	.word	0x0801100f
 8010fcc:	08011017 	.word	0x08011017
 8010fd0:	0801101f 	.word	0x0801101f
				ret = Potato_Save(&POTATO_Save);
 8010fd4:	4818      	ldr	r0, [pc, #96]	; (8011038 <Attribute_Modified_CB+0x150>)
 8010fd6:	f000 ff65 	bl	8011ea4 <Potato_Save>
 8010fda:	4603      	mov	r3, r0
 8010fdc:	73fb      	strb	r3, [r7, #15]
				printf("Potato Save ret : %d\n",Potato_Save(&POTATO_Save));
 8010fde:	4816      	ldr	r0, [pc, #88]	; (8011038 <Attribute_Modified_CB+0x150>)
 8010fe0:	f000 ff60 	bl	8011ea4 <Potato_Save>
 8010fe4:	4603      	mov	r3, r0
 8010fe6:	4619      	mov	r1, r3
 8010fe8:	481d      	ldr	r0, [pc, #116]	; (8011060 <Attribute_Modified_CB+0x178>)
 8010fea:	f007 feab 	bl	8018d44 <iprintf>
				break;
 8010fee:	e01a      	b.n	8011026 <Attribute_Modified_CB+0x13e>
				Potato_Load(&POTATO_Save);
 8010ff0:	4811      	ldr	r0, [pc, #68]	; (8011038 <Attribute_Modified_CB+0x150>)
 8010ff2:	f001 f813 	bl	801201c <Potato_Load>
				printf("Potato Load ret : %d\n",Potato_Load(&POTATO_Save));
 8010ff6:	4810      	ldr	r0, [pc, #64]	; (8011038 <Attribute_Modified_CB+0x150>)
 8010ff8:	f001 f810 	bl	801201c <Potato_Load>
 8010ffc:	4603      	mov	r3, r0
 8010ffe:	4619      	mov	r1, r3
 8011000:	4818      	ldr	r0, [pc, #96]	; (8011064 <Attribute_Modified_CB+0x17c>)
 8011002:	f007 fe9f 	bl	8018d44 <iprintf>
				break;
 8011006:	e00e      	b.n	8011026 <Attribute_Modified_CB+0x13e>
				Potato_Backup_Load();
 8011008:	f001 f8b4 	bl	8012174 <Potato_Backup_Load>
				break;
 801100c:	e00b      	b.n	8011026 <Attribute_Modified_CB+0x13e>
				Potato_Erase(normal);
 801100e:	2001      	movs	r0, #1
 8011010:	f001 f864 	bl	80120dc <Potato_Erase>
				break;
 8011014:	e007      	b.n	8011026 <Attribute_Modified_CB+0x13e>
				Potato_Erase(both);
 8011016:	2002      	movs	r0, #2
 8011018:	f001 f860 	bl	80120dc <Potato_Erase>
				break;
 801101c:	e003      	b.n	8011026 <Attribute_Modified_CB+0x13e>
				Potato_Dummy_Backup();
 801101e:	f001 f921 	bl	8012264 <Potato_Dummy_Backup>
				break;
 8011022:	e000      	b.n	8011026 <Attribute_Modified_CB+0x13e>
	}
 8011024:	bf00      	nop
}
 8011026:	bf00      	nop
 8011028:	3710      	adds	r7, #16
 801102a:	46bd      	mov	sp, r7
 801102c:	bd80      	pop	{r7, pc}
 801102e:	bf00      	nop
 8011030:	200004bc 	.word	0x200004bc
 8011034:	08019dd4 	.word	0x08019dd4
 8011038:	200004d0 	.word	0x200004d0
 801103c:	08019dd8 	.word	0x08019dd8
 8011040:	200004ef 	.word	0x200004ef
 8011044:	08019ddc 	.word	0x08019ddc
 8011048:	2000050e 	.word	0x2000050e
 801104c:	08019de0 	.word	0x08019de0
 8011050:	2000052d 	.word	0x2000052d
 8011054:	08019de4 	.word	0x08019de4
 8011058:	20000531 	.word	0x20000531
 801105c:	08019de8 	.word	0x08019de8
 8011060:	08019dec 	.word	0x08019dec
 8011064:	08019cd4 	.word	0x08019cd4

08011068 <Read_Request_CB>:

void Read_Request_CB(uint16_t handle)
{
 8011068:	b580      	push	{r7, lr}
 801106a:	b088      	sub	sp, #32
 801106c:	af02      	add	r7, sp, #8
 801106e:	4603      	mov	r3, r0
 8011070:	80fb      	strh	r3, [r7, #6]
	uint8_t buffer[5] = {0, };
 8011072:	2300      	movs	r3, #0
 8011074:	60fb      	str	r3, [r7, #12]
 8011076:	2300      	movs	r3, #0
 8011078:	743b      	strb	r3, [r7, #16]
	long adc_buffer = 0;
 801107a:	2300      	movs	r3, #0
 801107c:	617b      	str	r3, [r7, #20]
	if(handle == POTATO_Context.POTATO_Adc_Hdle + 1){
 801107e:	88fa      	ldrh	r2, [r7, #6]
 8011080:	4b16      	ldr	r3, [pc, #88]	; (80110dc <Read_Request_CB+0x74>)
 8011082:	89db      	ldrh	r3, [r3, #14]
 8011084:	3301      	adds	r3, #1
 8011086:	429a      	cmp	r2, r3
 8011088:	d119      	bne.n	80110be <Read_Request_CB+0x56>
		adc_buffer = Potato_Readadc();
 801108a:	f000 fb65 	bl	8011758 <Potato_Readadc>
 801108e:	6178      	str	r0, [r7, #20]
		sprintf(buffer,"%ld",adc_buffer);
 8011090:	f107 030c 	add.w	r3, r7, #12
 8011094:	697a      	ldr	r2, [r7, #20]
 8011096:	4912      	ldr	r1, [pc, #72]	; (80110e0 <Read_Request_CB+0x78>)
 8011098:	4618      	mov	r0, r3
 801109a:	f007 ff07 	bl	8018eac <siprintf>
		printf("%s\n",buffer);
 801109e:	f107 030c 	add.w	r3, r7, #12
 80110a2:	4618      	mov	r0, r3
 80110a4:	f007 feea 	bl	8018e7c <puts>
		aci_gatt_update_char_value(POTATO_Context.POTATO_Svc_Hdle, POTATO_Context.POTATO_Adc_Hdle, 0, 5, buffer);
 80110a8:	4b0c      	ldr	r3, [pc, #48]	; (80110dc <Read_Request_CB+0x74>)
 80110aa:	8818      	ldrh	r0, [r3, #0]
 80110ac:	4b0b      	ldr	r3, [pc, #44]	; (80110dc <Read_Request_CB+0x74>)
 80110ae:	89d9      	ldrh	r1, [r3, #14]
 80110b0:	f107 030c 	add.w	r3, r7, #12
 80110b4:	9300      	str	r3, [sp, #0]
 80110b6:	2305      	movs	r3, #5
 80110b8:	2200      	movs	r2, #0
 80110ba:	f006 fe9c 	bl	8017df6 <aci_gatt_update_char_value>
	}

	if(connection_handle != 0){
 80110be:	4b09      	ldr	r3, [pc, #36]	; (80110e4 <Read_Request_CB+0x7c>)
 80110c0:	881b      	ldrh	r3, [r3, #0]
 80110c2:	b29b      	uxth	r3, r3
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d005      	beq.n	80110d4 <Read_Request_CB+0x6c>
	aci_gatt_allow_read(connection_handle);
 80110c8:	4b06      	ldr	r3, [pc, #24]	; (80110e4 <Read_Request_CB+0x7c>)
 80110ca:	881b      	ldrh	r3, [r3, #0]
 80110cc:	b29b      	uxth	r3, r3
 80110ce:	4618      	mov	r0, r3
 80110d0:	f006 ff23 	bl	8017f1a <aci_gatt_allow_read>
	}
}
 80110d4:	bf00      	nop
 80110d6:	3718      	adds	r7, #24
 80110d8:	46bd      	mov	sp, r7
 80110da:	bd80      	pop	{r7, pc}
 80110dc:	200004bc 	.word	0x200004bc
 80110e0:	08019e04 	.word	0x08019e04
 80110e4:	200000c4 	.word	0x200000c4

080110e8 <GAP_ConnectionComplete_CB>:
 * @param  addr : Address of peer device
 * @param  handle : Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 80110e8:	b580      	push	{r7, lr}
 80110ea:	b084      	sub	sp, #16
 80110ec:	af00      	add	r7, sp, #0
 80110ee:	6078      	str	r0, [r7, #4]
 80110f0:	460b      	mov	r3, r1
 80110f2:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 80110f4:	4b11      	ldr	r3, [pc, #68]	; (801113c <GAP_ConnectionComplete_CB+0x54>)
 80110f6:	2201      	movs	r2, #1
 80110f8:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 80110fa:	4a11      	ldr	r2, [pc, #68]	; (8011140 <GAP_ConnectionComplete_CB+0x58>)
 80110fc:	887b      	ldrh	r3, [r7, #2]
 80110fe:	8013      	strh	r3, [r2, #0]

  printf("Connected to device:");
 8011100:	4810      	ldr	r0, [pc, #64]	; (8011144 <GAP_ConnectionComplete_CB+0x5c>)
 8011102:	f007 fe1f 	bl	8018d44 <iprintf>
  for(int i = 5; i > 0; i--){
 8011106:	2305      	movs	r3, #5
 8011108:	60fb      	str	r3, [r7, #12]
 801110a:	e00a      	b.n	8011122 <GAP_ConnectionComplete_CB+0x3a>
    printf("%02X-", addr[i]);
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	687a      	ldr	r2, [r7, #4]
 8011110:	4413      	add	r3, r2
 8011112:	781b      	ldrb	r3, [r3, #0]
 8011114:	4619      	mov	r1, r3
 8011116:	480c      	ldr	r0, [pc, #48]	; (8011148 <GAP_ConnectionComplete_CB+0x60>)
 8011118:	f007 fe14 	bl	8018d44 <iprintf>
  for(int i = 5; i > 0; i--){
 801111c:	68fb      	ldr	r3, [r7, #12]
 801111e:	3b01      	subs	r3, #1
 8011120:	60fb      	str	r3, [r7, #12]
 8011122:	68fb      	ldr	r3, [r7, #12]
 8011124:	2b00      	cmp	r3, #0
 8011126:	dcf1      	bgt.n	801110c <GAP_ConnectionComplete_CB+0x24>
  }
  printf("%02X\n", addr[0]);
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	781b      	ldrb	r3, [r3, #0]
 801112c:	4619      	mov	r1, r3
 801112e:	4807      	ldr	r0, [pc, #28]	; (801114c <GAP_ConnectionComplete_CB+0x64>)
 8011130:	f007 fe08 	bl	8018d44 <iprintf>
}
 8011134:	bf00      	nop
 8011136:	3710      	adds	r7, #16
 8011138:	46bd      	mov	sp, r7
 801113a:	bd80      	pop	{r7, pc}
 801113c:	200000c0 	.word	0x200000c0
 8011140:	200000c4 	.word	0x200000c4
 8011144:	08019e08 	.word	0x08019e08
 8011148:	08019e20 	.word	0x08019e20
 801114c:	08019e28 	.word	0x08019e28

08011150 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device get disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 8011150:	b580      	push	{r7, lr}
 8011152:	af00      	add	r7, sp, #0
  connected = FALSE;
 8011154:	4b0c      	ldr	r3, [pc, #48]	; (8011188 <GAP_DisconnectionComplete_CB+0x38>)
 8011156:	2200      	movs	r2, #0
 8011158:	601a      	str	r2, [r3, #0]

  printf("Disconnected\n");
 801115a:	480c      	ldr	r0, [pc, #48]	; (801118c <GAP_DisconnectionComplete_CB+0x3c>)
 801115c:	f007 fe8e 	bl	8018e7c <puts>
  /* Make the device connectable again. */
  set_connectable = TRUE;
 8011160:	4b0b      	ldr	r3, [pc, #44]	; (8011190 <GAP_DisconnectionComplete_CB+0x40>)
 8011162:	2201      	movs	r2, #1
 8011164:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 8011166:	4b0b      	ldr	r3, [pc, #44]	; (8011194 <GAP_DisconnectionComplete_CB+0x44>)
 8011168:	2200      	movs	r2, #0
 801116a:	701a      	strb	r2, [r3, #0]
  start_read_tx_char_handle = FALSE;
 801116c:	4b0a      	ldr	r3, [pc, #40]	; (8011198 <GAP_DisconnectionComplete_CB+0x48>)
 801116e:	2200      	movs	r2, #0
 8011170:	701a      	strb	r2, [r3, #0]
  start_read_rx_char_handle = FALSE;
 8011172:	4b0a      	ldr	r3, [pc, #40]	; (801119c <GAP_DisconnectionComplete_CB+0x4c>)
 8011174:	2200      	movs	r2, #0
 8011176:	701a      	strb	r2, [r3, #0]
  end_read_tx_char_handle = FALSE;
 8011178:	4b09      	ldr	r3, [pc, #36]	; (80111a0 <GAP_DisconnectionComplete_CB+0x50>)
 801117a:	2200      	movs	r2, #0
 801117c:	701a      	strb	r2, [r3, #0]
  end_read_rx_char_handle = FALSE;
 801117e:	4b09      	ldr	r3, [pc, #36]	; (80111a4 <GAP_DisconnectionComplete_CB+0x54>)
 8011180:	2200      	movs	r2, #0
 8011182:	701a      	strb	r2, [r3, #0]
}
 8011184:	bf00      	nop
 8011186:	bd80      	pop	{r7, pc}
 8011188:	200000c0 	.word	0x200000c0
 801118c:	08019e30 	.word	0x08019e30
 8011190:	20000002 	.word	0x20000002
 8011194:	200000c6 	.word	0x200000c6
 8011198:	200000c7 	.word	0x200000c7
 801119c:	200000c8 	.word	0x200000c8
 80111a0:	200000c9 	.word	0x200000c9
 80111a4:	200000ca 	.word	0x200000ca

080111a8 <GATT_Notification_CB>:
 * @param  attr_len    Length of attribute value in the notification
 * @param  attr_value  Attribute value in the notification
 * @retval None
 */
void GATT_Notification_CB(uint16_t attr_handle, uint8_t attr_len, uint8_t *attr_value)
{
 80111a8:	b580      	push	{r7, lr}
 80111aa:	b082      	sub	sp, #8
 80111ac:	af00      	add	r7, sp, #0
 80111ae:	4603      	mov	r3, r0
 80111b0:	603a      	str	r2, [r7, #0]
 80111b2:	80fb      	strh	r3, [r7, #6]
 80111b4:	460b      	mov	r3, r1
 80111b6:	717b      	strb	r3, [r7, #5]
  if (attr_handle == tx_handle+1) {
 80111b8:	88fa      	ldrh	r2, [r7, #6]
 80111ba:	4b07      	ldr	r3, [pc, #28]	; (80111d8 <GATT_Notification_CB+0x30>)
 80111bc:	881b      	ldrh	r3, [r3, #0]
 80111be:	3301      	adds	r3, #1
 80111c0:	429a      	cmp	r2, r3
 80111c2:	d104      	bne.n	80111ce <GATT_Notification_CB+0x26>
    receiveData(attr_value, attr_len);
 80111c4:	797b      	ldrb	r3, [r7, #5]
 80111c6:	4619      	mov	r1, r3
 80111c8:	6838      	ldr	r0, [r7, #0]
 80111ca:	f7ff fe3d 	bl	8010e48 <receiveData>
  }
}
 80111ce:	bf00      	nop
 80111d0:	3708      	adds	r7, #8
 80111d2:	46bd      	mov	sp, r7
 80111d4:	bd80      	pop	{r7, pc}
 80111d6:	bf00      	nop
 80111d8:	200004b8 	.word	0x200004b8

080111dc <user_notify>:
 *         parsed.
 * @param  pData  Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 80111dc:	b580      	push	{r7, lr}
 80111de:	b08c      	sub	sp, #48	; 0x30
 80111e0:	af00      	add	r7, sp, #0
 80111e2:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 80111e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111ea:	3301      	adds	r3, #1
 80111ec:	62bb      	str	r3, [r7, #40]	; 0x28

  if(hci_pckt->type != HCI_EVENT_PKT)
 80111ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111f0:	781b      	ldrb	r3, [r3, #0]
 80111f2:	2b04      	cmp	r3, #4
 80111f4:	f040 80f3 	bne.w	80113de <user_notify+0x202>
    return;

  switch(event_pckt->evt){
 80111f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111fa:	781b      	ldrb	r3, [r3, #0]
 80111fc:	2bff      	cmp	r3, #255	; 0xff
 80111fe:	d021      	beq.n	8011244 <user_notify+0x68>
 8011200:	2bff      	cmp	r3, #255	; 0xff
 8011202:	f300 80f1 	bgt.w	80113e8 <user_notify+0x20c>
 8011206:	2b05      	cmp	r3, #5
 8011208:	d002      	beq.n	8011210 <user_notify+0x34>
 801120a:	2b3e      	cmp	r3, #62	; 0x3e
 801120c:	d003      	beq.n	8011216 <user_notify+0x3a>
 801120e:	e0eb      	b.n	80113e8 <user_notify+0x20c>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 8011210:	f7ff ff9e 	bl	8011150 <GAP_DisconnectionComplete_CB>
    }
    break;
 8011214:	e0e8      	b.n	80113e8 <user_notify+0x20c>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 8011216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011218:	3302      	adds	r3, #2
 801121a:	60fb      	str	r3, [r7, #12]

      switch(evt->subevent){
 801121c:	68fb      	ldr	r3, [r7, #12]
 801121e:	781b      	ldrb	r3, [r3, #0]
 8011220:	2b01      	cmp	r3, #1
 8011222:	f040 80de 	bne.w	80113e2 <user_notify+0x206>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 8011226:	68fb      	ldr	r3, [r7, #12]
 8011228:	3301      	adds	r3, #1
 801122a:	60bb      	str	r3, [r7, #8]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 801122c:	68bb      	ldr	r3, [r7, #8]
 801122e:	1d5a      	adds	r2, r3, #5
 8011230:	68bb      	ldr	r3, [r7, #8]
 8011232:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8011236:	b29b      	uxth	r3, r3
 8011238:	4619      	mov	r1, r3
 801123a:	4610      	mov	r0, r2
 801123c:	f7ff ff54 	bl	80110e8 <GAP_ConnectionComplete_CB>
        }
        break;
 8011240:	bf00      	nop
      }
    }
    break;
 8011242:	e0ce      	b.n	80113e2 <user_notify+0x206>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8011244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011246:	3302      	adds	r3, #2
 8011248:	627b      	str	r3, [r7, #36]	; 0x24
      switch(blue_evt->ecode){
 801124a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801124c:	881b      	ldrh	r3, [r3, #0]
 801124e:	b29b      	uxth	r3, r3
 8011250:	f6a3 4301 	subw	r3, r3, #3073	; 0xc01
 8011254:	2b13      	cmp	r3, #19
 8011256:	f200 80c6 	bhi.w	80113e6 <user_notify+0x20a>
 801125a:	a201      	add	r2, pc, #4	; (adr r2, 8011260 <user_notify+0x84>)
 801125c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011260:	080112c5 	.word	0x080112c5
 8011264:	080113e7 	.word	0x080113e7
 8011268:	080113e7 	.word	0x080113e7
 801126c:	080113e7 	.word	0x080113e7
 8011270:	080113e7 	.word	0x080113e7
 8011274:	080113e7 	.word	0x080113e7
 8011278:	080113e7 	.word	0x080113e7
 801127c:	080113e7 	.word	0x080113e7
 8011280:	080113e7 	.word	0x080113e7
 8011284:	080113e7 	.word	0x080113e7
 8011288:	080113e7 	.word	0x080113e7
 801128c:	080113e7 	.word	0x080113e7
 8011290:	080113e7 	.word	0x080113e7
 8011294:	080113e7 	.word	0x080113e7
 8011298:	08011305 	.word	0x08011305
 801129c:	08011397 	.word	0x08011397
 80112a0:	080113e7 	.word	0x080113e7
 80112a4:	08011327 	.word	0x08011327
 80112a8:	080113e7 	.word	0x080113e7
 80112ac:	080112b1 	.word	0x080112b1


      case EVT_BLUE_GATT_READ_PERMIT_REQ:
      {
    	  evt_gatt_read_permit_req *evt = (void *) blue_evt->data;
 80112b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112b2:	3302      	adds	r3, #2
 80112b4:	623b      	str	r3, [r7, #32]
    	  Read_Request_CB(evt->attr_handle);
 80112b6:	6a3b      	ldr	r3, [r7, #32]
 80112b8:	885b      	ldrh	r3, [r3, #2]
 80112ba:	b29b      	uxth	r3, r3
 80112bc:	4618      	mov	r0, r3
 80112be:	f7ff fed3 	bl	8011068 <Read_Request_CB>
      }
      break;
 80112c2:	e08b      	b.n	80113dc <user_notify+0x200>


      case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
        {
        	//printf("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED\n");
          if (bnrg_expansion_board == IDB05A1) {
 80112c4:	4b4a      	ldr	r3, [pc, #296]	; (80113f0 <user_notify+0x214>)
 80112c6:	781b      	ldrb	r3, [r3, #0]
 80112c8:	2b01      	cmp	r3, #1
 80112ca:	d10d      	bne.n	80112e8 <user_notify+0x10c>
            evt_gatt_attr_modified_IDB05A1 *evt = (evt_gatt_attr_modified_IDB05A1*)blue_evt->data;
 80112cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112ce:	3302      	adds	r3, #2
 80112d0:	613b      	str	r3, [r7, #16]
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 80112d2:	693b      	ldr	r3, [r7, #16]
 80112d4:	885b      	ldrh	r3, [r3, #2]
 80112d6:	b298      	uxth	r0, r3
 80112d8:	693b      	ldr	r3, [r7, #16]
 80112da:	7919      	ldrb	r1, [r3, #4]
 80112dc:	693b      	ldr	r3, [r7, #16]
 80112de:	3307      	adds	r3, #7
 80112e0:	461a      	mov	r2, r3
 80112e2:	f7ff fe01 	bl	8010ee8 <Attribute_Modified_CB>
            evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
          }

        }
        break;
 80112e6:	e079      	b.n	80113dc <user_notify+0x200>
            evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
 80112e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112ea:	3302      	adds	r3, #2
 80112ec:	617b      	str	r3, [r7, #20]
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 80112ee:	697b      	ldr	r3, [r7, #20]
 80112f0:	885b      	ldrh	r3, [r3, #2]
 80112f2:	b298      	uxth	r0, r3
 80112f4:	697b      	ldr	r3, [r7, #20]
 80112f6:	7919      	ldrb	r1, [r3, #4]
 80112f8:	697b      	ldr	r3, [r7, #20]
 80112fa:	3305      	adds	r3, #5
 80112fc:	461a      	mov	r2, r3
 80112fe:	f7ff fdf3 	bl	8010ee8 <Attribute_Modified_CB>
        break;
 8011302:	e06b      	b.n	80113dc <user_notify+0x200>
      case EVT_BLUE_GATT_NOTIFICATION:
        {
          evt_gatt_attr_notification *evt = (evt_gatt_attr_notification*)blue_evt->data;
 8011304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011306:	3302      	adds	r3, #2
 8011308:	61bb      	str	r3, [r7, #24]
          GATT_Notification_CB(evt->attr_handle, evt->event_data_length - 2, evt->attr_value);
 801130a:	69bb      	ldr	r3, [r7, #24]
 801130c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8011310:	b298      	uxth	r0, r3
 8011312:	69bb      	ldr	r3, [r7, #24]
 8011314:	789b      	ldrb	r3, [r3, #2]
 8011316:	3b02      	subs	r3, #2
 8011318:	b2d9      	uxtb	r1, r3
 801131a:	69bb      	ldr	r3, [r7, #24]
 801131c:	3305      	adds	r3, #5
 801131e:	461a      	mov	r2, r3
 8011320:	f7ff ff42 	bl	80111a8 <GATT_Notification_CB>
        }
        break;
 8011324:	e05a      	b.n	80113dc <user_notify+0x200>
      case EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP:
        if(BLE_Role == CLIENT) {
 8011326:	4b33      	ldr	r3, [pc, #204]	; (80113f4 <user_notify+0x218>)
 8011328:	781b      	ldrb	r3, [r3, #0]
 801132a:	2b00      	cmp	r3, #0
 801132c:	d153      	bne.n	80113d6 <user_notify+0x1fa>
          printf("EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP\n");
 801132e:	4832      	ldr	r0, [pc, #200]	; (80113f8 <user_notify+0x21c>)
 8011330:	f007 fda4 	bl	8018e7c <puts>

          evt_gatt_disc_read_char_by_uuid_resp *resp = (void*)blue_evt->data;
 8011334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011336:	3302      	adds	r3, #2
 8011338:	61fb      	str	r3, [r7, #28]

          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 801133a:	4b30      	ldr	r3, [pc, #192]	; (80113fc <user_notify+0x220>)
 801133c:	781b      	ldrb	r3, [r3, #0]
 801133e:	b2db      	uxtb	r3, r3
 8011340:	2b00      	cmp	r3, #0
 8011342:	d011      	beq.n	8011368 <user_notify+0x18c>
 8011344:	4b2e      	ldr	r3, [pc, #184]	; (8011400 <user_notify+0x224>)
 8011346:	781b      	ldrb	r3, [r3, #0]
 8011348:	b2db      	uxtb	r3, r3
 801134a:	2b00      	cmp	r3, #0
 801134c:	d10c      	bne.n	8011368 <user_notify+0x18c>
          {
            tx_handle = resp->attr_handle;
 801134e:	69fb      	ldr	r3, [r7, #28]
 8011350:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8011354:	b29a      	uxth	r2, r3
 8011356:	4b2b      	ldr	r3, [pc, #172]	; (8011404 <user_notify+0x228>)
 8011358:	801a      	strh	r2, [r3, #0]
            printf("TX Char Handle %04X\n", tx_handle);
 801135a:	4b2a      	ldr	r3, [pc, #168]	; (8011404 <user_notify+0x228>)
 801135c:	881b      	ldrh	r3, [r3, #0]
 801135e:	4619      	mov	r1, r3
 8011360:	4829      	ldr	r0, [pc, #164]	; (8011408 <user_notify+0x22c>)
 8011362:	f007 fcef 	bl	8018d44 <iprintf>
          {
            rx_handle = resp->attr_handle;
            printf("RX Char Handle %04X\n", rx_handle);
          }
        }
        break;
 8011366:	e036      	b.n	80113d6 <user_notify+0x1fa>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 8011368:	4b28      	ldr	r3, [pc, #160]	; (801140c <user_notify+0x230>)
 801136a:	781b      	ldrb	r3, [r3, #0]
 801136c:	b2db      	uxtb	r3, r3
 801136e:	2b00      	cmp	r3, #0
 8011370:	d031      	beq.n	80113d6 <user_notify+0x1fa>
 8011372:	4b27      	ldr	r3, [pc, #156]	; (8011410 <user_notify+0x234>)
 8011374:	781b      	ldrb	r3, [r3, #0]
 8011376:	b2db      	uxtb	r3, r3
 8011378:	2b00      	cmp	r3, #0
 801137a:	d12c      	bne.n	80113d6 <user_notify+0x1fa>
            rx_handle = resp->attr_handle;
 801137c:	69fb      	ldr	r3, [r7, #28]
 801137e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8011382:	b29a      	uxth	r2, r3
 8011384:	4b23      	ldr	r3, [pc, #140]	; (8011414 <user_notify+0x238>)
 8011386:	801a      	strh	r2, [r3, #0]
            printf("RX Char Handle %04X\n", rx_handle);
 8011388:	4b22      	ldr	r3, [pc, #136]	; (8011414 <user_notify+0x238>)
 801138a:	881b      	ldrh	r3, [r3, #0]
 801138c:	4619      	mov	r1, r3
 801138e:	4822      	ldr	r0, [pc, #136]	; (8011418 <user_notify+0x23c>)
 8011390:	f007 fcd8 	bl	8018d44 <iprintf>
        break;
 8011394:	e01f      	b.n	80113d6 <user_notify+0x1fa>

      case EVT_BLUE_GATT_PROCEDURE_COMPLETE:
        if(BLE_Role == CLIENT) {
 8011396:	4b17      	ldr	r3, [pc, #92]	; (80113f4 <user_notify+0x218>)
 8011398:	781b      	ldrb	r3, [r3, #0]
 801139a:	2b00      	cmp	r3, #0
 801139c:	d11d      	bne.n	80113da <user_notify+0x1fe>
          /* Wait for gatt procedure complete event trigger related to Discovery Charac by UUID */
          //evt_gatt_procedure_complete *pr = (void*)blue_evt->data;

          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 801139e:	4b17      	ldr	r3, [pc, #92]	; (80113fc <user_notify+0x220>)
 80113a0:	781b      	ldrb	r3, [r3, #0]
 80113a2:	b2db      	uxtb	r3, r3
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d008      	beq.n	80113ba <user_notify+0x1de>
 80113a8:	4b15      	ldr	r3, [pc, #84]	; (8011400 <user_notify+0x224>)
 80113aa:	781b      	ldrb	r3, [r3, #0]
 80113ac:	b2db      	uxtb	r3, r3
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d103      	bne.n	80113ba <user_notify+0x1de>
          {
            end_read_tx_char_handle = TRUE;
 80113b2:	4b13      	ldr	r3, [pc, #76]	; (8011400 <user_notify+0x224>)
 80113b4:	2201      	movs	r2, #1
 80113b6:	701a      	strb	r2, [r3, #0]
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
          {
            end_read_rx_char_handle = TRUE;
          }
        }
        break;
 80113b8:	e00f      	b.n	80113da <user_notify+0x1fe>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 80113ba:	4b14      	ldr	r3, [pc, #80]	; (801140c <user_notify+0x230>)
 80113bc:	781b      	ldrb	r3, [r3, #0]
 80113be:	b2db      	uxtb	r3, r3
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d00a      	beq.n	80113da <user_notify+0x1fe>
 80113c4:	4b12      	ldr	r3, [pc, #72]	; (8011410 <user_notify+0x234>)
 80113c6:	781b      	ldrb	r3, [r3, #0]
 80113c8:	b2db      	uxtb	r3, r3
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d105      	bne.n	80113da <user_notify+0x1fe>
            end_read_rx_char_handle = TRUE;
 80113ce:	4b10      	ldr	r3, [pc, #64]	; (8011410 <user_notify+0x234>)
 80113d0:	2201      	movs	r2, #1
 80113d2:	701a      	strb	r2, [r3, #0]
        break;
 80113d4:	e001      	b.n	80113da <user_notify+0x1fe>
        break;
 80113d6:	bf00      	nop
 80113d8:	e005      	b.n	80113e6 <user_notify+0x20a>
        break;
 80113da:	bf00      	nop
      }
    }
    break;
 80113dc:	e003      	b.n	80113e6 <user_notify+0x20a>
    return;
 80113de:	bf00      	nop
 80113e0:	e002      	b.n	80113e8 <user_notify+0x20c>
    break;
 80113e2:	bf00      	nop
 80113e4:	e000      	b.n	80113e8 <user_notify+0x20c>
    break;
 80113e6:	bf00      	nop
  }
}
 80113e8:	3730      	adds	r7, #48	; 0x30
 80113ea:	46bd      	mov	sp, r7
 80113ec:	bd80      	pop	{r7, pc}
 80113ee:	bf00      	nop
 80113f0:	20000000 	.word	0x20000000
 80113f4:	20000001 	.word	0x20000001
 80113f8:	08019e40 	.word	0x08019e40
 80113fc:	200000c7 	.word	0x200000c7
 8011400:	200000c9 	.word	0x200000c9
 8011404:	200004b8 	.word	0x200004b8
 8011408:	08019e6c 	.word	0x08019e6c
 801140c:	200000c8 	.word	0x200000c8
 8011410:	200000ca 	.word	0x200000ca
 8011414:	200004ba 	.word	0x200004ba
 8011418:	08019e84 	.word	0x08019e84

0801141c <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 801141c:	b580      	push	{r7, lr}
 801141e:	b088      	sub	sp, #32
 8011420:	af00      	add	r7, sp, #0
 8011422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8011424:	4b1e      	ldr	r3, [pc, #120]	; (80114a0 <HCI_TL_SPI_Init+0x84>)
 8011426:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011428:	4a1d      	ldr	r2, [pc, #116]	; (80114a0 <HCI_TL_SPI_Init+0x84>)
 801142a:	f043 0301 	orr.w	r3, r3, #1
 801142e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8011430:	4b1b      	ldr	r3, [pc, #108]	; (80114a0 <HCI_TL_SPI_Init+0x84>)
 8011432:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011434:	f003 0301 	and.w	r3, r3, #1
 8011438:	60bb      	str	r3, [r7, #8]
 801143a:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 801143c:	2340      	movs	r3, #64	; 0x40
 801143e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8011440:	4b18      	ldr	r3, [pc, #96]	; (80114a4 <HCI_TL_SPI_Init+0x88>)
 8011442:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011444:	2300      	movs	r3, #0
 8011446:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8011448:	f107 030c 	add.w	r3, r7, #12
 801144c:	4619      	mov	r1, r3
 801144e:	4816      	ldr	r0, [pc, #88]	; (80114a8 <HCI_TL_SPI_Init+0x8c>)
 8011450:	f003 f9d8 	bl	8014804 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8011454:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011458:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801145a:	2301      	movs	r3, #1
 801145c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801145e:	2300      	movs	r3, #0
 8011460:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011462:	2300      	movs	r3, #0
 8011464:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8011466:	f107 030c 	add.w	r3, r7, #12
 801146a:	4619      	mov	r1, r3
 801146c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011470:	f003 f9c8 	bl	8014804 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8011474:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8011478:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801147a:	2301      	movs	r3, #1
 801147c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801147e:	2300      	movs	r3, #0
 8011480:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011482:	2300      	movs	r3, #0
 8011484:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8011486:	f107 030c 	add.w	r3, r7, #12
 801148a:	4619      	mov	r1, r3
 801148c:	4807      	ldr	r0, [pc, #28]	; (80114ac <HCI_TL_SPI_Init+0x90>)
 801148e:	f003 f9b9 	bl	8014804 <HAL_GPIO_Init>

  return BSP_SPI3_Init();
 8011492:	f001 f9df 	bl	8012854 <BSP_SPI3_Init>
 8011496:	4603      	mov	r3, r0
}
 8011498:	4618      	mov	r0, r3
 801149a:	3720      	adds	r7, #32
 801149c:	46bd      	mov	sp, r7
 801149e:	bd80      	pop	{r7, pc}
 80114a0:	40021000 	.word	0x40021000
 80114a4:	10110000 	.word	0x10110000
 80114a8:	48001000 	.word	0x48001000
 80114ac:	48000c00 	.word	0x48000c00

080114b0 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 80114b0:	b580      	push	{r7, lr}
 80114b2:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 80114b4:	2140      	movs	r1, #64	; 0x40
 80114b6:	4808      	ldr	r0, [pc, #32]	; (80114d8 <HCI_TL_SPI_DeInit+0x28>)
 80114b8:	f003 fb4e 	bl	8014b58 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 80114bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80114c0:	4806      	ldr	r0, [pc, #24]	; (80114dc <HCI_TL_SPI_DeInit+0x2c>)
 80114c2:	f003 fb49 	bl	8014b58 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 80114c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80114ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80114ce:	f003 fb43 	bl	8014b58 <HAL_GPIO_DeInit>
  return 0;
 80114d2:	2300      	movs	r3, #0
}
 80114d4:	4618      	mov	r0, r3
 80114d6:	bd80      	pop	{r7, pc}
 80114d8:	48001000 	.word	0x48001000
 80114dc:	48000c00 	.word	0x48000c00

080114e0 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 80114e0:	b580      	push	{r7, lr}
 80114e2:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80114e4:	2201      	movs	r2, #1
 80114e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80114ea:	480d      	ldr	r0, [pc, #52]	; (8011520 <HCI_TL_SPI_Reset+0x40>)
 80114ec:	f003 fc40 	bl	8014d70 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 80114f0:	2200      	movs	r2, #0
 80114f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80114f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80114fa:	f003 fc39 	bl	8014d70 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80114fe:	2005      	movs	r0, #5
 8011500:	f001 fb16 	bl	8012b30 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8011504:	2201      	movs	r2, #1
 8011506:	f44f 7180 	mov.w	r1, #256	; 0x100
 801150a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 801150e:	f003 fc2f 	bl	8014d70 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8011512:	2005      	movs	r0, #5
 8011514:	f001 fb0c 	bl	8012b30 <HAL_Delay>
  return 0;
 8011518:	2300      	movs	r3, #0
}
 801151a:	4618      	mov	r0, r3
 801151c:	bd80      	pop	{r7, pc}
 801151e:	bf00      	nop
 8011520:	48000c00 	.word	0x48000c00

08011524 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8011524:	b580      	push	{r7, lr}
 8011526:	b088      	sub	sp, #32
 8011528:	af00      	add	r7, sp, #0
 801152a:	6078      	str	r0, [r7, #4]
 801152c:	460b      	mov	r3, r1
 801152e:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8011530:	2300      	movs	r3, #0
 8011532:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 8011534:	23ff      	movs	r3, #255	; 0xff
 8011536:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8011538:	4a26      	ldr	r2, [pc, #152]	; (80115d4 <HCI_TL_SPI_Receive+0xb0>)
 801153a:	f107 0314 	add.w	r3, r7, #20
 801153e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011542:	6018      	str	r0, [r3, #0]
 8011544:	3304      	adds	r3, #4
 8011546:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8011548:	2200      	movs	r2, #0
 801154a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801154e:	4822      	ldr	r0, [pc, #136]	; (80115d8 <HCI_TL_SPI_Receive+0xb4>)
 8011550:	f003 fc0e 	bl	8014d70 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 8011554:	f107 010c 	add.w	r1, r7, #12
 8011558:	f107 0314 	add.w	r3, r7, #20
 801155c:	2205      	movs	r2, #5
 801155e:	4618      	mov	r0, r3
 8011560:	f001 f9a8 	bl	80128b4 <BSP_SPI3_SendRecv>

  if(header_slave[0] == 0x02)
 8011564:	7b3b      	ldrb	r3, [r7, #12]
 8011566:	2b02      	cmp	r3, #2
 8011568:	d129      	bne.n	80115be <HCI_TL_SPI_Receive+0x9a>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 801156a:	7c3b      	ldrb	r3, [r7, #16]
 801156c:	021b      	lsls	r3, r3, #8
 801156e:	b21a      	sxth	r2, r3
 8011570:	7bfb      	ldrb	r3, [r7, #15]
 8011572:	b21b      	sxth	r3, r3
 8011574:	4313      	orrs	r3, r2
 8011576:	b21b      	sxth	r3, r3
 8011578:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 801157a:	8bfb      	ldrh	r3, [r7, #30]
 801157c:	2b00      	cmp	r3, #0
 801157e:	d01e      	beq.n	80115be <HCI_TL_SPI_Receive+0x9a>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 8011580:	8bfa      	ldrh	r2, [r7, #30]
 8011582:	887b      	ldrh	r3, [r7, #2]
 8011584:	429a      	cmp	r2, r3
 8011586:	d901      	bls.n	801158c <HCI_TL_SPI_Receive+0x68>
        byte_count = size;
 8011588:	887b      	ldrh	r3, [r7, #2]
 801158a:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 801158c:	2300      	movs	r3, #0
 801158e:	777b      	strb	r3, [r7, #29]
 8011590:	e010      	b.n	80115b4 <HCI_TL_SPI_Receive+0x90>
      {
        BSP_SPI3_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 8011592:	f107 011b 	add.w	r1, r7, #27
 8011596:	f107 031c 	add.w	r3, r7, #28
 801159a:	2201      	movs	r2, #1
 801159c:	4618      	mov	r0, r3
 801159e:	f001 f989 	bl	80128b4 <BSP_SPI3_SendRecv>
        buffer[len] = read_char;
 80115a2:	7f7b      	ldrb	r3, [r7, #29]
 80115a4:	687a      	ldr	r2, [r7, #4]
 80115a6:	4413      	add	r3, r2
 80115a8:	7efa      	ldrb	r2, [r7, #27]
 80115aa:	b2d2      	uxtb	r2, r2
 80115ac:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 80115ae:	7f7b      	ldrb	r3, [r7, #29]
 80115b0:	3301      	adds	r3, #1
 80115b2:	777b      	strb	r3, [r7, #29]
 80115b4:	7f7b      	ldrb	r3, [r7, #29]
 80115b6:	b29b      	uxth	r3, r3
 80115b8:	8bfa      	ldrh	r2, [r7, #30]
 80115ba:	429a      	cmp	r2, r3
 80115bc:	d8e9      	bhi.n	8011592 <HCI_TL_SPI_Receive+0x6e>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80115be:	2201      	movs	r2, #1
 80115c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80115c4:	4804      	ldr	r0, [pc, #16]	; (80115d8 <HCI_TL_SPI_Receive+0xb4>)
 80115c6:	f003 fbd3 	bl	8014d70 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 80115ca:	7f7b      	ldrb	r3, [r7, #29]
}
 80115cc:	4618      	mov	r0, r3
 80115ce:	3720      	adds	r7, #32
 80115d0:	46bd      	mov	sp, r7
 80115d2:	bd80      	pop	{r7, pc}
 80115d4:	08019e9c 	.word	0x08019e9c
 80115d8:	48000c00 	.word	0x48000c00

080115dc <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 80115dc:	b580      	push	{r7, lr}
 80115de:	b088      	sub	sp, #32
 80115e0:	af00      	add	r7, sp, #0
 80115e2:	6078      	str	r0, [r7, #4]
 80115e4:	460b      	mov	r3, r1
 80115e6:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 80115e8:	4a24      	ldr	r2, [pc, #144]	; (801167c <HCI_TL_SPI_Send+0xa0>)
 80115ea:	f107 0310 	add.w	r3, r7, #16
 80115ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80115f2:	6018      	str	r0, [r3, #0]
 80115f4:	3304      	adds	r3, #4
 80115f6:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 80115f8:	f001 fa8e 	bl	8012b18 <HAL_GetTick>
 80115fc:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 80115fe:	2300      	movs	r3, #0
 8011600:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8011602:	2200      	movs	r2, #0
 8011604:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8011608:	481d      	ldr	r0, [pc, #116]	; (8011680 <HCI_TL_SPI_Send+0xa4>)
 801160a:	f003 fbb1 	bl	8014d70 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 801160e:	f107 0108 	add.w	r1, r7, #8
 8011612:	f107 0310 	add.w	r3, r7, #16
 8011616:	2205      	movs	r2, #5
 8011618:	4618      	mov	r0, r3
 801161a:	f001 f94b 	bl	80128b4 <BSP_SPI3_SendRecv>

    if(header_slave[0] == 0x02)
 801161e:	7a3b      	ldrb	r3, [r7, #8]
 8011620:	2b02      	cmp	r3, #2
 8011622:	d10f      	bne.n	8011644 <HCI_TL_SPI_Send+0x68>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 8011624:	7a7b      	ldrb	r3, [r7, #9]
 8011626:	b29b      	uxth	r3, r3
 8011628:	887a      	ldrh	r2, [r7, #2]
 801162a:	429a      	cmp	r2, r3
 801162c:	d806      	bhi.n	801163c <HCI_TL_SPI_Send+0x60>
      {
        BSP_SPI3_SendRecv(buffer, read_char_buf, size);
 801162e:	887b      	ldrh	r3, [r7, #2]
 8011630:	461a      	mov	r2, r3
 8011632:	4914      	ldr	r1, [pc, #80]	; (8011684 <HCI_TL_SPI_Send+0xa8>)
 8011634:	6878      	ldr	r0, [r7, #4]
 8011636:	f001 f93d 	bl	80128b4 <BSP_SPI3_SendRecv>
 801163a:	e006      	b.n	801164a <HCI_TL_SPI_Send+0x6e>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 801163c:	f06f 0301 	mvn.w	r3, #1
 8011640:	61fb      	str	r3, [r7, #28]
 8011642:	e002      	b.n	801164a <HCI_TL_SPI_Send+0x6e>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 8011644:	f04f 33ff 	mov.w	r3, #4294967295
 8011648:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 801164a:	2201      	movs	r2, #1
 801164c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8011650:	480b      	ldr	r0, [pc, #44]	; (8011680 <HCI_TL_SPI_Send+0xa4>)
 8011652:	f003 fb8d 	bl	8014d70 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8011656:	f001 fa5f 	bl	8012b18 <HAL_GetTick>
 801165a:	4602      	mov	r2, r0
 801165c:	69bb      	ldr	r3, [r7, #24]
 801165e:	1ad3      	subs	r3, r2, r3
 8011660:	2b0f      	cmp	r3, #15
 8011662:	d903      	bls.n	801166c <HCI_TL_SPI_Send+0x90>
    {
      result = -3;
 8011664:	f06f 0302 	mvn.w	r3, #2
 8011668:	61fb      	str	r3, [r7, #28]
      break;
 801166a:	e002      	b.n	8011672 <HCI_TL_SPI_Send+0x96>
    }
  } while(result < 0);
 801166c:	69fb      	ldr	r3, [r7, #28]
 801166e:	2b00      	cmp	r3, #0
 8011670:	dbc5      	blt.n	80115fe <HCI_TL_SPI_Send+0x22>

  return result;
 8011672:	69fb      	ldr	r3, [r7, #28]
}
 8011674:	4618      	mov	r0, r3
 8011676:	3720      	adds	r7, #32
 8011678:	46bd      	mov	sp, r7
 801167a:	bd80      	pop	{r7, pc}
 801167c:	08019ea4 	.word	0x08019ea4
 8011680:	48000c00 	.word	0x48000c00
 8011684:	200000cc 	.word	0x200000cc

08011688 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8011688:	b580      	push	{r7, lr}
 801168a:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 801168c:	2140      	movs	r1, #64	; 0x40
 801168e:	4805      	ldr	r0, [pc, #20]	; (80116a4 <IsDataAvailable+0x1c>)
 8011690:	f003 fb56 	bl	8014d40 <HAL_GPIO_ReadPin>
 8011694:	4603      	mov	r3, r0
 8011696:	2b01      	cmp	r3, #1
 8011698:	bf0c      	ite	eq
 801169a:	2301      	moveq	r3, #1
 801169c:	2300      	movne	r3, #0
 801169e:	b2db      	uxtb	r3, r3
}
 80116a0:	4618      	mov	r0, r3
 80116a2:	bd80      	pop	{r7, pc}
 80116a4:	48001000 	.word	0x48001000

080116a8 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 80116a8:	b580      	push	{r7, lr}
 80116aa:	b088      	sub	sp, #32
 80116ac:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 80116ae:	4b12      	ldr	r3, [pc, #72]	; (80116f8 <hci_tl_lowlevel_init+0x50>)
 80116b0:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 80116b2:	4b12      	ldr	r3, [pc, #72]	; (80116fc <hci_tl_lowlevel_init+0x54>)
 80116b4:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 80116b6:	4b12      	ldr	r3, [pc, #72]	; (8011700 <hci_tl_lowlevel_init+0x58>)
 80116b8:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 80116ba:	4b12      	ldr	r3, [pc, #72]	; (8011704 <hci_tl_lowlevel_init+0x5c>)
 80116bc:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 80116be:	4b12      	ldr	r3, [pc, #72]	; (8011708 <hci_tl_lowlevel_init+0x60>)
 80116c0:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 80116c2:	4b12      	ldr	r3, [pc, #72]	; (801170c <hci_tl_lowlevel_init+0x64>)
 80116c4:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 80116c6:	1d3b      	adds	r3, r7, #4
 80116c8:	4618      	mov	r0, r3
 80116ca:	f006 fdb9 	bl	8018240 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 80116ce:	4910      	ldr	r1, [pc, #64]	; (8011710 <hci_tl_lowlevel_init+0x68>)
 80116d0:	4810      	ldr	r0, [pc, #64]	; (8011714 <hci_tl_lowlevel_init+0x6c>)
 80116d2:	f002 fdbf 	bl	8014254 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 80116d6:	4a10      	ldr	r2, [pc, #64]	; (8011718 <hci_tl_lowlevel_init+0x70>)
 80116d8:	2100      	movs	r1, #0
 80116da:	480e      	ldr	r0, [pc, #56]	; (8011714 <hci_tl_lowlevel_init+0x6c>)
 80116dc:	f002 fda0 	bl	8014220 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80116e0:	2200      	movs	r2, #0
 80116e2:	2100      	movs	r1, #0
 80116e4:	2017      	movs	r0, #23
 80116e6:	f002 fd24 	bl	8014132 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80116ea:	2017      	movs	r0, #23
 80116ec:	f002 fd3d 	bl	801416a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 80116f0:	bf00      	nop
 80116f2:	3720      	adds	r7, #32
 80116f4:	46bd      	mov	sp, r7
 80116f6:	bd80      	pop	{r7, pc}
 80116f8:	0801141d 	.word	0x0801141d
 80116fc:	080114b1 	.word	0x080114b1
 8011700:	080115dd 	.word	0x080115dd
 8011704:	08011525 	.word	0x08011525
 8011708:	080114e1 	.word	0x080114e1
 801170c:	080128f5 	.word	0x080128f5
 8011710:	16000006 	.word	0x16000006
 8011714:	20000538 	.word	0x20000538
 8011718:	0801171d 	.word	0x0801171d

0801171c <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 801171c:	b580      	push	{r7, lr}
 801171e:	af00      	add	r7, sp, #0
	extern volatile uint8_t SPIwasLocked;
	if (hspi3.Lock == HAL_LOCKED){
 8011720:	4b0b      	ldr	r3, [pc, #44]	; (8011750 <hci_tl_lowlevel_isr+0x34>)
 8011722:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8011726:	2b01      	cmp	r3, #1
 8011728:	d109      	bne.n	801173e <hci_tl_lowlevel_isr+0x22>
	             SPIwasLocked = 1;
 801172a:	4b0a      	ldr	r3, [pc, #40]	; (8011754 <hci_tl_lowlevel_isr+0x38>)
 801172c:	2201      	movs	r2, #1
 801172e:	701a      	strb	r2, [r3, #0]
	             return;
 8011730:	e00c      	b.n	801174c <hci_tl_lowlevel_isr+0x30>
	      }
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
  {
    if (hci_notify_asynch_evt(NULL))
 8011732:	2000      	movs	r0, #0
 8011734:	f006 feea 	bl	801850c <hci_notify_asynch_evt>
 8011738:	4603      	mov	r3, r0
 801173a:	2b00      	cmp	r3, #0
 801173c:	d105      	bne.n	801174a <hci_tl_lowlevel_isr+0x2e>
  while(IsDataAvailable())
 801173e:	f7ff ffa3 	bl	8011688 <IsDataAvailable>
 8011742:	4603      	mov	r3, r0
 8011744:	2b00      	cmp	r3, #0
 8011746:	d1f4      	bne.n	8011732 <hci_tl_lowlevel_isr+0x16>
 8011748:	e000      	b.n	801174c <hci_tl_lowlevel_isr+0x30>
    {
      return;
 801174a:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 801174c:	bd80      	pop	{r7, pc}
 801174e:	bf00      	nop
 8011750:	20000628 	.word	0x20000628
 8011754:	200000bc 	.word	0x200000bc

08011758 <Potato_Readadc>:
#define POTATO_ADC_EN

extern ADC_HandleTypeDef hadc1;


long Potato_Readadc(void){
 8011758:	b580      	push	{r7, lr}
 801175a:	b086      	sub	sp, #24
 801175c:	af00      	add	r7, sp, #0
	volatile long adc_value = 0;
 801175e:	2300      	movs	r3, #0
 8011760:	603b      	str	r3, [r7, #0]
	double V_per_adcvalue = 0.805;
 8011762:	a32a      	add	r3, pc, #168	; (adr r3, 801180c <Potato_Readadc+0xb4>)
 8011764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011768:	e9c7 2302 	strd	r2, r3, [r7, #8]
	long real_A = 0;
 801176c:	2300      	movs	r3, #0
 801176e:	607b      	str	r3, [r7, #4]
	//uint8_t *buffer[30] = {0,};

	adc_value = 0;
 8011770:	2300      	movs	r3, #0
 8011772:	603b      	str	r3, [r7, #0]
	adc_value += HAL_ADC_GetValue(&hadc1);

	//return adc_value;
*/

	for(uint8_t i = 0; i<10; i++){
 8011774:	2300      	movs	r3, #0
 8011776:	75fb      	strb	r3, [r7, #23]
 8011778:	e013      	b.n	80117a2 <Potato_Readadc+0x4a>
		HAL_ADC_Start(&hadc1);
 801177a:	4821      	ldr	r0, [pc, #132]	; (8011800 <Potato_Readadc+0xa8>)
 801177c:	f001 fd36 	bl	80131ec <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100);
 8011780:	2164      	movs	r1, #100	; 0x64
 8011782:	481f      	ldr	r0, [pc, #124]	; (8011800 <Potato_Readadc+0xa8>)
 8011784:	f001 fdec 	bl	8013360 <HAL_ADC_PollForConversion>
		adc_value += HAL_ADC_GetValue(&hadc1);
 8011788:	481d      	ldr	r0, [pc, #116]	; (8011800 <Potato_Readadc+0xa8>)
 801178a:	f001 fec1 	bl	8013510 <HAL_ADC_GetValue>
 801178e:	4603      	mov	r3, r0
 8011790:	683a      	ldr	r2, [r7, #0]
 8011792:	4413      	add	r3, r2
 8011794:	603b      	str	r3, [r7, #0]
		HAL_Delay(10);
 8011796:	200a      	movs	r0, #10
 8011798:	f001 f9ca 	bl	8012b30 <HAL_Delay>
	for(uint8_t i = 0; i<10; i++){
 801179c:	7dfb      	ldrb	r3, [r7, #23]
 801179e:	3301      	adds	r3, #1
 80117a0:	75fb      	strb	r3, [r7, #23]
 80117a2:	7dfb      	ldrb	r3, [r7, #23]
 80117a4:	2b09      	cmp	r3, #9
 80117a6:	d9e8      	bls.n	801177a <Potato_Readadc+0x22>
	}

	adc_value = (adc_value/10U);
 80117a8:	683b      	ldr	r3, [r7, #0]
 80117aa:	461a      	mov	r2, r3
 80117ac:	4b15      	ldr	r3, [pc, #84]	; (8011804 <Potato_Readadc+0xac>)
 80117ae:	fba3 2302 	umull	r2, r3, r3, r2
 80117b2:	08db      	lsrs	r3, r3, #3
 80117b4:	603b      	str	r3, [r7, #0]
	/*
	sprintf(buffer,"adc_val_raw = %d\n",adc_value);
	HAL_UART_Transmit(&huart1, buffer, strlen(buffer), 20);
	*/
	//adc_value -= 3065;
	adc_value -= 3005;
 80117b6:	683b      	ldr	r3, [r7, #0]
 80117b8:	f6a3 33bd 	subw	r3, r3, #3005	; 0xbbd
 80117bc:	603b      	str	r3, [r7, #0]
	real_A = (long)(((double)adc_value * V_per_adcvalue)*10);
 80117be:	683b      	ldr	r3, [r7, #0]
 80117c0:	4618      	mov	r0, r3
 80117c2:	f7fe ffd9 	bl	8010778 <__aeabi_i2d>
 80117c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80117ca:	f7fe fd59 	bl	8010280 <__aeabi_dmul>
 80117ce:	4602      	mov	r2, r0
 80117d0:	460b      	mov	r3, r1
 80117d2:	4610      	mov	r0, r2
 80117d4:	4619      	mov	r1, r3
 80117d6:	f04f 0200 	mov.w	r2, #0
 80117da:	4b0b      	ldr	r3, [pc, #44]	; (8011808 <Potato_Readadc+0xb0>)
 80117dc:	f7fe fd50 	bl	8010280 <__aeabi_dmul>
 80117e0:	4602      	mov	r2, r0
 80117e2:	460b      	mov	r3, r1
 80117e4:	4610      	mov	r0, r2
 80117e6:	4619      	mov	r1, r3
 80117e8:	f7ff f830 	bl	801084c <__aeabi_d2iz>
 80117ec:	4603      	mov	r3, r0
 80117ee:	607b      	str	r3, [r7, #4]
	*/
	/*
	sprintf(buffer,"real_A = %d mA\n\n",real_A);
	HAL_UART_Transmit(&hDiscoUart, buffer, strlen(buffer), 20);
	*/
	return real_A;
 80117f0:	687b      	ldr	r3, [r7, #4]

	//HAL_Delay(1000);

}
 80117f2:	4618      	mov	r0, r3
 80117f4:	3718      	adds	r7, #24
 80117f6:	46bd      	mov	sp, r7
 80117f8:	bd80      	pop	{r7, pc}
 80117fa:	bf00      	nop
 80117fc:	f3af 8000 	nop.w
 8011800:	20000540 	.word	0x20000540
 8011804:	cccccccd 	.word	0xcccccccd
 8011808:	40240000 	.word	0x40240000
 801180c:	5c28f5c3 	.word	0x5c28f5c3
 8011810:	3fe9c28f 	.word	0x3fe9c28f

08011814 <crcSlow>:
 * Returns:		The CRC of the message.
 *
 *********************************************************************/
crc
crcSlow(unsigned char const message[], int nBytes)
{
 8011814:	b480      	push	{r7}
 8011816:	b087      	sub	sp, #28
 8011818:	af00      	add	r7, sp, #0
 801181a:	6078      	str	r0, [r7, #4]
 801181c:	6039      	str	r1, [r7, #0]
    crc            remainder = INITIAL_REMAINDER;
 801181e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011822:	82fb      	strh	r3, [r7, #22]


    /*
     * Perform modulo-2 division, a byte at a time.
     */
    for (byte = 0; byte < nBytes; ++byte)
 8011824:	2300      	movs	r3, #0
 8011826:	613b      	str	r3, [r7, #16]
 8011828:	e027      	b.n	801187a <crcSlow+0x66>
    {
        /*
         * Bring the next byte into the remainder.
         */
        remainder ^= (REFLECT_DATA(message[byte]) << (WIDTH - 8));
 801182a:	693b      	ldr	r3, [r7, #16]
 801182c:	687a      	ldr	r2, [r7, #4]
 801182e:	4413      	add	r3, r2
 8011830:	781b      	ldrb	r3, [r3, #0]
 8011832:	021b      	lsls	r3, r3, #8
 8011834:	b21a      	sxth	r2, r3
 8011836:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801183a:	4053      	eors	r3, r2
 801183c:	b21b      	sxth	r3, r3
 801183e:	82fb      	strh	r3, [r7, #22]

        /*
         * Perform modulo-2 division, a bit at a time.
         */
        for (bit = 8; bit > 0; --bit)
 8011840:	2308      	movs	r3, #8
 8011842:	73fb      	strb	r3, [r7, #15]
 8011844:	e013      	b.n	801186e <crcSlow+0x5a>
        {
            /*
             * Try to divide the current data bit.
             */
            if (remainder & TOPBIT)
 8011846:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801184a:	2b00      	cmp	r3, #0
 801184c:	da09      	bge.n	8011862 <crcSlow+0x4e>
            {
                remainder = (remainder << 1) ^ POLYNOMIAL;
 801184e:	8afb      	ldrh	r3, [r7, #22]
 8011850:	005b      	lsls	r3, r3, #1
 8011852:	b21b      	sxth	r3, r3
 8011854:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 8011858:	f083 0301 	eor.w	r3, r3, #1
 801185c:	b21b      	sxth	r3, r3
 801185e:	82fb      	strh	r3, [r7, #22]
 8011860:	e002      	b.n	8011868 <crcSlow+0x54>
            }
            else
            {
                remainder = (remainder << 1);
 8011862:	8afb      	ldrh	r3, [r7, #22]
 8011864:	005b      	lsls	r3, r3, #1
 8011866:	82fb      	strh	r3, [r7, #22]
        for (bit = 8; bit > 0; --bit)
 8011868:	7bfb      	ldrb	r3, [r7, #15]
 801186a:	3b01      	subs	r3, #1
 801186c:	73fb      	strb	r3, [r7, #15]
 801186e:	7bfb      	ldrb	r3, [r7, #15]
 8011870:	2b00      	cmp	r3, #0
 8011872:	d1e8      	bne.n	8011846 <crcSlow+0x32>
    for (byte = 0; byte < nBytes; ++byte)
 8011874:	693b      	ldr	r3, [r7, #16]
 8011876:	3301      	adds	r3, #1
 8011878:	613b      	str	r3, [r7, #16]
 801187a:	693a      	ldr	r2, [r7, #16]
 801187c:	683b      	ldr	r3, [r7, #0]
 801187e:	429a      	cmp	r2, r3
 8011880:	dbd3      	blt.n	801182a <crcSlow+0x16>
    }

    /*
     * The final remainder is the CRC result.
     */
    return (REFLECT_REMAINDER(remainder) ^ FINAL_XOR_VALUE);
 8011882:	8afb      	ldrh	r3, [r7, #22]

}   /* crcSlow() */
 8011884:	4618      	mov	r0, r3
 8011886:	371c      	adds	r7, #28
 8011888:	46bd      	mov	sp, r7
 801188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801188e:	4770      	bx	lr

08011890 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void _write(int file, char *ptr, int len)
{
 8011890:	b580      	push	{r7, lr}
 8011892:	b084      	sub	sp, #16
 8011894:	af00      	add	r7, sp, #0
 8011896:	60f8      	str	r0, [r7, #12]
 8011898:	60b9      	str	r1, [r7, #8]
 801189a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, ptr, len, 500);
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	b29a      	uxth	r2, r3
 80118a0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80118a4:	68b9      	ldr	r1, [r7, #8]
 80118a6:	4803      	ldr	r0, [pc, #12]	; (80118b4 <_write+0x24>)
 80118a8:	f005 fb60 	bl	8016f6c <HAL_UART_Transmit>
}
 80118ac:	bf00      	nop
 80118ae:	3710      	adds	r7, #16
 80118b0:	46bd      	mov	sp, r7
 80118b2:	bd80      	pop	{r7, pc}
 80118b4:	200005a4 	.word	0x200005a4

080118b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80118b8:	b580      	push	{r7, lr}
 80118ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80118bc:	f001 f8c4 	bl	8012a48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80118c0:	f000 f810 	bl	80118e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80118c4:	f000 f906 	bl	8011ad4 <MX_GPIO_Init>
  MX_ADC1_Init();
 80118c8:	f000 f85e 	bl	8011988 <MX_ADC1_Init>

  MX_USART1_UART_Init();
 80118cc:	f000 f8d2 	bl	8011a74 <MX_USART1_UART_Init>
  MX_BlueNRG_MS_Init();
 80118d0:	f7ff f960 	bl	8010b94 <MX_BlueNRG_MS_Init>
  /* USER CODE BEGIN 2 */
  printf("while start\n");
 80118d4:	4802      	ldr	r0, [pc, #8]	; (80118e0 <main+0x28>)
 80118d6:	f007 fad1 	bl	8018e7c <puts>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_BlueNRG_MS_Process();
 80118da:	f7ff f9ad 	bl	8010c38 <MX_BlueNRG_MS_Process>
 80118de:	e7fc      	b.n	80118da <main+0x22>
 80118e0:	08019eac 	.word	0x08019eac

080118e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80118e4:	b580      	push	{r7, lr}
 80118e6:	b096      	sub	sp, #88	; 0x58
 80118e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80118ea:	f107 0314 	add.w	r3, r7, #20
 80118ee:	2244      	movs	r2, #68	; 0x44
 80118f0:	2100      	movs	r1, #0
 80118f2:	4618      	mov	r0, r3
 80118f4:	f007 f973 	bl	8018bde <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80118f8:	463b      	mov	r3, r7
 80118fa:	2200      	movs	r2, #0
 80118fc:	601a      	str	r2, [r3, #0]
 80118fe:	605a      	str	r2, [r3, #4]
 8011900:	609a      	str	r2, [r3, #8]
 8011902:	60da      	str	r2, [r3, #12]
 8011904:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8011906:	f44f 7000 	mov.w	r0, #512	; 0x200
 801190a:	f003 fa95 	bl	8014e38 <HAL_PWREx_ControlVoltageScaling>
 801190e:	4603      	mov	r3, r0
 8011910:	2b00      	cmp	r3, #0
 8011912:	d001      	beq.n	8011918 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8011914:	f000 fac0 	bl	8011e98 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8011918:	2310      	movs	r3, #16
 801191a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 801191c:	2301      	movs	r3, #1
 801191e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8011920:	2300      	movs	r3, #0
 8011922:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8011924:	2360      	movs	r3, #96	; 0x60
 8011926:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8011928:	2302      	movs	r3, #2
 801192a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 801192c:	2301      	movs	r3, #1
 801192e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8011930:	2301      	movs	r3, #1
 8011932:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8011934:	2328      	movs	r3, #40	; 0x28
 8011936:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8011938:	2307      	movs	r3, #7
 801193a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 801193c:	2302      	movs	r3, #2
 801193e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8011940:	2302      	movs	r3, #2
 8011942:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8011944:	f107 0314 	add.w	r3, r7, #20
 8011948:	4618      	mov	r0, r3
 801194a:	f003 facb 	bl	8014ee4 <HAL_RCC_OscConfig>
 801194e:	4603      	mov	r3, r0
 8011950:	2b00      	cmp	r3, #0
 8011952:	d001      	beq.n	8011958 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8011954:	f000 faa0 	bl	8011e98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8011958:	230f      	movs	r3, #15
 801195a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 801195c:	2303      	movs	r3, #3
 801195e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8011960:	2300      	movs	r3, #0
 8011962:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8011964:	2300      	movs	r3, #0
 8011966:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8011968:	2300      	movs	r3, #0
 801196a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 801196c:	463b      	mov	r3, r7
 801196e:	2104      	movs	r1, #4
 8011970:	4618      	mov	r0, r3
 8011972:	f003 fe9d 	bl	80156b0 <HAL_RCC_ClockConfig>
 8011976:	4603      	mov	r3, r0
 8011978:	2b00      	cmp	r3, #0
 801197a:	d001      	beq.n	8011980 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 801197c:	f000 fa8c 	bl	8011e98 <Error_Handler>
  }
}
 8011980:	bf00      	nop
 8011982:	3758      	adds	r7, #88	; 0x58
 8011984:	46bd      	mov	sp, r7
 8011986:	bd80      	pop	{r7, pc}

08011988 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8011988:	b580      	push	{r7, lr}
 801198a:	b08a      	sub	sp, #40	; 0x28
 801198c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 801198e:	f107 031c 	add.w	r3, r7, #28
 8011992:	2200      	movs	r2, #0
 8011994:	601a      	str	r2, [r3, #0]
 8011996:	605a      	str	r2, [r3, #4]
 8011998:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 801199a:	1d3b      	adds	r3, r7, #4
 801199c:	2200      	movs	r2, #0
 801199e:	601a      	str	r2, [r3, #0]
 80119a0:	605a      	str	r2, [r3, #4]
 80119a2:	609a      	str	r2, [r3, #8]
 80119a4:	60da      	str	r2, [r3, #12]
 80119a6:	611a      	str	r2, [r3, #16]
 80119a8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80119aa:	4b2f      	ldr	r3, [pc, #188]	; (8011a68 <MX_ADC1_Init+0xe0>)
 80119ac:	4a2f      	ldr	r2, [pc, #188]	; (8011a6c <MX_ADC1_Init+0xe4>)
 80119ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80119b0:	4b2d      	ldr	r3, [pc, #180]	; (8011a68 <MX_ADC1_Init+0xe0>)
 80119b2:	2200      	movs	r2, #0
 80119b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80119b6:	4b2c      	ldr	r3, [pc, #176]	; (8011a68 <MX_ADC1_Init+0xe0>)
 80119b8:	2200      	movs	r2, #0
 80119ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80119bc:	4b2a      	ldr	r3, [pc, #168]	; (8011a68 <MX_ADC1_Init+0xe0>)
 80119be:	2200      	movs	r2, #0
 80119c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80119c2:	4b29      	ldr	r3, [pc, #164]	; (8011a68 <MX_ADC1_Init+0xe0>)
 80119c4:	2200      	movs	r2, #0
 80119c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80119c8:	4b27      	ldr	r3, [pc, #156]	; (8011a68 <MX_ADC1_Init+0xe0>)
 80119ca:	2204      	movs	r2, #4
 80119cc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80119ce:	4b26      	ldr	r3, [pc, #152]	; (8011a68 <MX_ADC1_Init+0xe0>)
 80119d0:	2200      	movs	r2, #0
 80119d2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80119d4:	4b24      	ldr	r3, [pc, #144]	; (8011a68 <MX_ADC1_Init+0xe0>)
 80119d6:	2200      	movs	r2, #0
 80119d8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80119da:	4b23      	ldr	r3, [pc, #140]	; (8011a68 <MX_ADC1_Init+0xe0>)
 80119dc:	2201      	movs	r2, #1
 80119de:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80119e0:	4b21      	ldr	r3, [pc, #132]	; (8011a68 <MX_ADC1_Init+0xe0>)
 80119e2:	2200      	movs	r2, #0
 80119e4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80119e8:	4b1f      	ldr	r3, [pc, #124]	; (8011a68 <MX_ADC1_Init+0xe0>)
 80119ea:	2200      	movs	r2, #0
 80119ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80119ee:	4b1e      	ldr	r3, [pc, #120]	; (8011a68 <MX_ADC1_Init+0xe0>)
 80119f0:	2200      	movs	r2, #0
 80119f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80119f4:	4b1c      	ldr	r3, [pc, #112]	; (8011a68 <MX_ADC1_Init+0xe0>)
 80119f6:	2200      	movs	r2, #0
 80119f8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80119fc:	4b1a      	ldr	r3, [pc, #104]	; (8011a68 <MX_ADC1_Init+0xe0>)
 80119fe:	2200      	movs	r2, #0
 8011a00:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8011a02:	4b19      	ldr	r3, [pc, #100]	; (8011a68 <MX_ADC1_Init+0xe0>)
 8011a04:	2200      	movs	r2, #0
 8011a06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8011a0a:	4817      	ldr	r0, [pc, #92]	; (8011a68 <MX_ADC1_Init+0xe0>)
 8011a0c:	f001 fa98 	bl	8012f40 <HAL_ADC_Init>
 8011a10:	4603      	mov	r3, r0
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d001      	beq.n	8011a1a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8011a16:	f000 fa3f 	bl	8011e98 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8011a1a:	2300      	movs	r3, #0
 8011a1c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8011a1e:	f107 031c 	add.w	r3, r7, #28
 8011a22:	4619      	mov	r1, r3
 8011a24:	4810      	ldr	r0, [pc, #64]	; (8011a68 <MX_ADC1_Init+0xe0>)
 8011a26:	f002 f9f9 	bl	8013e1c <HAL_ADCEx_MultiModeConfigChannel>
 8011a2a:	4603      	mov	r3, r0
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	d001      	beq.n	8011a34 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8011a30:	f000 fa32 	bl	8011e98 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8011a34:	4b0e      	ldr	r3, [pc, #56]	; (8011a70 <MX_ADC1_Init+0xe8>)
 8011a36:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8011a38:	2306      	movs	r3, #6
 8011a3a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8011a3c:	2300      	movs	r3, #0
 8011a3e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8011a40:	237f      	movs	r3, #127	; 0x7f
 8011a42:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8011a44:	2304      	movs	r3, #4
 8011a46:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8011a48:	2300      	movs	r3, #0
 8011a4a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8011a4c:	1d3b      	adds	r3, r7, #4
 8011a4e:	4619      	mov	r1, r3
 8011a50:	4805      	ldr	r0, [pc, #20]	; (8011a68 <MX_ADC1_Init+0xe0>)
 8011a52:	f001 fd6b 	bl	801352c <HAL_ADC_ConfigChannel>
 8011a56:	4603      	mov	r3, r0
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d001      	beq.n	8011a60 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8011a5c:	f000 fa1c 	bl	8011e98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8011a60:	bf00      	nop
 8011a62:	3728      	adds	r7, #40	; 0x28
 8011a64:	46bd      	mov	sp, r7
 8011a66:	bd80      	pop	{r7, pc}
 8011a68:	20000540 	.word	0x20000540
 8011a6c:	50040000 	.word	0x50040000
 8011a70:	04300002 	.word	0x04300002

08011a74 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8011a74:	b580      	push	{r7, lr}
 8011a76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8011a78:	4b14      	ldr	r3, [pc, #80]	; (8011acc <MX_USART1_UART_Init+0x58>)
 8011a7a:	4a15      	ldr	r2, [pc, #84]	; (8011ad0 <MX_USART1_UART_Init+0x5c>)
 8011a7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8011a7e:	4b13      	ldr	r3, [pc, #76]	; (8011acc <MX_USART1_UART_Init+0x58>)
 8011a80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8011a84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8011a86:	4b11      	ldr	r3, [pc, #68]	; (8011acc <MX_USART1_UART_Init+0x58>)
 8011a88:	2200      	movs	r2, #0
 8011a8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8011a8c:	4b0f      	ldr	r3, [pc, #60]	; (8011acc <MX_USART1_UART_Init+0x58>)
 8011a8e:	2200      	movs	r2, #0
 8011a90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8011a92:	4b0e      	ldr	r3, [pc, #56]	; (8011acc <MX_USART1_UART_Init+0x58>)
 8011a94:	2200      	movs	r2, #0
 8011a96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8011a98:	4b0c      	ldr	r3, [pc, #48]	; (8011acc <MX_USART1_UART_Init+0x58>)
 8011a9a:	220c      	movs	r2, #12
 8011a9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8011a9e:	4b0b      	ldr	r3, [pc, #44]	; (8011acc <MX_USART1_UART_Init+0x58>)
 8011aa0:	2200      	movs	r2, #0
 8011aa2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8011aa4:	4b09      	ldr	r3, [pc, #36]	; (8011acc <MX_USART1_UART_Init+0x58>)
 8011aa6:	2200      	movs	r2, #0
 8011aa8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8011aaa:	4b08      	ldr	r3, [pc, #32]	; (8011acc <MX_USART1_UART_Init+0x58>)
 8011aac:	2200      	movs	r2, #0
 8011aae:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8011ab0:	4b06      	ldr	r3, [pc, #24]	; (8011acc <MX_USART1_UART_Init+0x58>)
 8011ab2:	2200      	movs	r2, #0
 8011ab4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8011ab6:	4805      	ldr	r0, [pc, #20]	; (8011acc <MX_USART1_UART_Init+0x58>)
 8011ab8:	f005 fa0a 	bl	8016ed0 <HAL_UART_Init>
 8011abc:	4603      	mov	r3, r0
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d001      	beq.n	8011ac6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8011ac2:	f000 f9e9 	bl	8011e98 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8011ac6:	bf00      	nop
 8011ac8:	bd80      	pop	{r7, pc}
 8011aca:	bf00      	nop
 8011acc:	200005a4 	.word	0x200005a4
 8011ad0:	40013800 	.word	0x40013800

08011ad4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8011ad4:	b580      	push	{r7, lr}
 8011ad6:	b08a      	sub	sp, #40	; 0x28
 8011ad8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011ada:	f107 0314 	add.w	r3, r7, #20
 8011ade:	2200      	movs	r2, #0
 8011ae0:	601a      	str	r2, [r3, #0]
 8011ae2:	605a      	str	r2, [r3, #4]
 8011ae4:	609a      	str	r2, [r3, #8]
 8011ae6:	60da      	str	r2, [r3, #12]
 8011ae8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8011aea:	4bba      	ldr	r3, [pc, #744]	; (8011dd4 <MX_GPIO_Init+0x300>)
 8011aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011aee:	4ab9      	ldr	r2, [pc, #740]	; (8011dd4 <MX_GPIO_Init+0x300>)
 8011af0:	f043 0310 	orr.w	r3, r3, #16
 8011af4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8011af6:	4bb7      	ldr	r3, [pc, #732]	; (8011dd4 <MX_GPIO_Init+0x300>)
 8011af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011afa:	f003 0310 	and.w	r3, r3, #16
 8011afe:	613b      	str	r3, [r7, #16]
 8011b00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8011b02:	4bb4      	ldr	r3, [pc, #720]	; (8011dd4 <MX_GPIO_Init+0x300>)
 8011b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011b06:	4ab3      	ldr	r2, [pc, #716]	; (8011dd4 <MX_GPIO_Init+0x300>)
 8011b08:	f043 0304 	orr.w	r3, r3, #4
 8011b0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8011b0e:	4bb1      	ldr	r3, [pc, #708]	; (8011dd4 <MX_GPIO_Init+0x300>)
 8011b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011b12:	f003 0304 	and.w	r3, r3, #4
 8011b16:	60fb      	str	r3, [r7, #12]
 8011b18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8011b1a:	4bae      	ldr	r3, [pc, #696]	; (8011dd4 <MX_GPIO_Init+0x300>)
 8011b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011b1e:	4aad      	ldr	r2, [pc, #692]	; (8011dd4 <MX_GPIO_Init+0x300>)
 8011b20:	f043 0301 	orr.w	r3, r3, #1
 8011b24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8011b26:	4bab      	ldr	r3, [pc, #684]	; (8011dd4 <MX_GPIO_Init+0x300>)
 8011b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011b2a:	f003 0301 	and.w	r3, r3, #1
 8011b2e:	60bb      	str	r3, [r7, #8]
 8011b30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8011b32:	4ba8      	ldr	r3, [pc, #672]	; (8011dd4 <MX_GPIO_Init+0x300>)
 8011b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011b36:	4aa7      	ldr	r2, [pc, #668]	; (8011dd4 <MX_GPIO_Init+0x300>)
 8011b38:	f043 0302 	orr.w	r3, r3, #2
 8011b3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8011b3e:	4ba5      	ldr	r3, [pc, #660]	; (8011dd4 <MX_GPIO_Init+0x300>)
 8011b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011b42:	f003 0302 	and.w	r3, r3, #2
 8011b46:	607b      	str	r3, [r7, #4]
 8011b48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8011b4a:	4ba2      	ldr	r3, [pc, #648]	; (8011dd4 <MX_GPIO_Init+0x300>)
 8011b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011b4e:	4aa1      	ldr	r2, [pc, #644]	; (8011dd4 <MX_GPIO_Init+0x300>)
 8011b50:	f043 0308 	orr.w	r3, r3, #8
 8011b54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8011b56:	4b9f      	ldr	r3, [pc, #636]	; (8011dd4 <MX_GPIO_Init+0x300>)
 8011b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011b5a:	f003 0308 	and.w	r3, r3, #8
 8011b5e:	603b      	str	r3, [r7, #0]
 8011b60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8011b62:	2200      	movs	r2, #0
 8011b64:	f44f 718a 	mov.w	r1, #276	; 0x114
 8011b68:	489b      	ldr	r0, [pc, #620]	; (8011dd8 <MX_GPIO_Init+0x304>)
 8011b6a:	f003 f901 	bl	8014d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8011b6e:	2200      	movs	r2, #0
 8011b70:	f248 1104 	movw	r1, #33028	; 0x8104
 8011b74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011b78:	f003 f8fa 	bl	8014d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8011b7c:	2200      	movs	r2, #0
 8011b7e:	f24b 0114 	movw	r1, #45076	; 0xb014
 8011b82:	4896      	ldr	r0, [pc, #600]	; (8011ddc <MX_GPIO_Init+0x308>)
 8011b84:	f003 f8f4 	bl	8014d70 <HAL_GPIO_WritePin>
                          |ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8011b88:	2200      	movs	r2, #0
 8011b8a:	f241 0181 	movw	r1, #4225	; 0x1081
 8011b8e:	4894      	ldr	r0, [pc, #592]	; (8011de0 <MX_GPIO_Init+0x30c>)
 8011b90:	f003 f8ee 	bl	8014d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8011b94:	2201      	movs	r2, #1
 8011b96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8011b9a:	4891      	ldr	r0, [pc, #580]	; (8011de0 <MX_GPIO_Init+0x30c>)
 8011b9c:	f003 f8e8 	bl	8014d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8011ba0:	2200      	movs	r2, #0
 8011ba2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011ba6:	488f      	ldr	r0, [pc, #572]	; (8011de4 <MX_GPIO_Init+0x310>)
 8011ba8:	f003 f8e2 	bl	8014d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8011bac:	2201      	movs	r2, #1
 8011bae:	2120      	movs	r1, #32
 8011bb0:	488a      	ldr	r0, [pc, #552]	; (8011ddc <MX_GPIO_Init+0x308>)
 8011bb2:	f003 f8dd 	bl	8014d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8011bb6:	2201      	movs	r2, #1
 8011bb8:	2101      	movs	r1, #1
 8011bba:	4887      	ldr	r0, [pc, #540]	; (8011dd8 <MX_GPIO_Init+0x304>)
 8011bbc:	f003 f8d8 	bl	8014d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8011bc0:	f240 1315 	movw	r3, #277	; 0x115
 8011bc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011bc6:	2301      	movs	r3, #1
 8011bc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011bca:	2300      	movs	r3, #0
 8011bcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011bce:	2300      	movs	r3, #0
 8011bd0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8011bd2:	f107 0314 	add.w	r3, r7, #20
 8011bd6:	4619      	mov	r1, r3
 8011bd8:	487f      	ldr	r0, [pc, #508]	; (8011dd8 <MX_GPIO_Init+0x304>)
 8011bda:	f002 fe13 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8011bde:	236a      	movs	r3, #106	; 0x6a
 8011be0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8011be2:	4b81      	ldr	r3, [pc, #516]	; (8011de8 <MX_GPIO_Init+0x314>)
 8011be4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011be6:	2300      	movs	r3, #0
 8011be8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8011bea:	f107 0314 	add.w	r3, r7, #20
 8011bee:	4619      	mov	r1, r3
 8011bf0:	4879      	ldr	r0, [pc, #484]	; (8011dd8 <MX_GPIO_Init+0x304>)
 8011bf2:	f002 fe07 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8011bf6:	2303      	movs	r3, #3
 8011bf8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011bfa:	2302      	movs	r3, #2
 8011bfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011bfe:	2300      	movs	r3, #0
 8011c00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011c02:	2303      	movs	r3, #3
 8011c04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8011c06:	2308      	movs	r3, #8
 8011c08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011c0a:	f107 0314 	add.w	r3, r7, #20
 8011c0e:	4619      	mov	r1, r3
 8011c10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011c14:	f002 fdf6 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8011c18:	f248 1304 	movw	r3, #33028	; 0x8104
 8011c1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011c1e:	2301      	movs	r3, #1
 8011c20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011c22:	2300      	movs	r3, #0
 8011c24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011c26:	2300      	movs	r3, #0
 8011c28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011c2a:	f107 0314 	add.w	r3, r7, #20
 8011c2e:	4619      	mov	r1, r3
 8011c30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011c34:	f002 fde6 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8011c38:	2308      	movs	r3, #8
 8011c3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011c3c:	2302      	movs	r3, #2
 8011c3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011c40:	2300      	movs	r3, #0
 8011c42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011c44:	2300      	movs	r3, #0
 8011c46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8011c48:	2301      	movs	r3, #1
 8011c4a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8011c4c:	f107 0314 	add.w	r3, r7, #20
 8011c50:	4619      	mov	r1, r3
 8011c52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011c56:	f002 fdd5 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8011c5a:	23e0      	movs	r3, #224	; 0xe0
 8011c5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011c5e:	2302      	movs	r3, #2
 8011c60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011c62:	2300      	movs	r3, #0
 8011c64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011c66:	2303      	movs	r3, #3
 8011c68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8011c6a:	2305      	movs	r3, #5
 8011c6c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011c6e:	f107 0314 	add.w	r3, r7, #20
 8011c72:	4619      	mov	r1, r3
 8011c74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011c78:	f002 fdc4 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8011c7c:	2301      	movs	r3, #1
 8011c7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8011c80:	4b59      	ldr	r3, [pc, #356]	; (8011de8 <MX_GPIO_Init+0x314>)
 8011c82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011c84:	2300      	movs	r3, #0
 8011c86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8011c88:	f107 0314 	add.w	r3, r7, #20
 8011c8c:	4619      	mov	r1, r3
 8011c8e:	4853      	ldr	r0, [pc, #332]	; (8011ddc <MX_GPIO_Init+0x308>)
 8011c90:	f002 fdb8 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin SPSGRF_915_SDN_Pin
                           ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8011c94:	f24b 0334 	movw	r3, #45108	; 0xb034
 8011c98:	617b      	str	r3, [r7, #20]
                          |ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011c9a:	2301      	movs	r3, #1
 8011c9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011c9e:	2300      	movs	r3, #0
 8011ca0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011ca2:	2300      	movs	r3, #0
 8011ca4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011ca6:	f107 0314 	add.w	r3, r7, #20
 8011caa:	4619      	mov	r1, r3
 8011cac:	484b      	ldr	r0, [pc, #300]	; (8011ddc <MX_GPIO_Init+0x308>)
 8011cae:	f002 fda9 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM1_DATIN2_Pin DFSDM1_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8011cb2:	f44f 7320 	mov.w	r3, #640	; 0x280
 8011cb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011cb8:	2302      	movs	r3, #2
 8011cba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011cbc:	2300      	movs	r3, #0
 8011cbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011cc0:	2300      	movs	r3, #0
 8011cc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8011cc4:	2306      	movs	r3, #6
 8011cc6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8011cc8:	f107 0314 	add.w	r3, r7, #20
 8011ccc:	4619      	mov	r1, r3
 8011cce:	4842      	ldr	r0, [pc, #264]	; (8011dd8 <MX_GPIO_Init+0x304>)
 8011cd0:	f002 fd98 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : QUADSPI_CLK_Pin QUADSPI_NCS_Pin OQUADSPI_BK1_IO0_Pin QUADSPI_BK1_IO1_Pin
                           QUAD_SPI_BK1_IO2_Pin QUAD_SPI_BK1_IO3_Pin */
  GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8011cd4:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8011cd8:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011cda:	2302      	movs	r3, #2
 8011cdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011cde:	2300      	movs	r3, #0
 8011ce0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011ce2:	2303      	movs	r3, #3
 8011ce4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8011ce6:	230a      	movs	r3, #10
 8011ce8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8011cea:	f107 0314 	add.w	r3, r7, #20
 8011cee:	4619      	mov	r1, r3
 8011cf0:	4839      	ldr	r0, [pc, #228]	; (8011dd8 <MX_GPIO_Init+0x304>)
 8011cf2:	f002 fd87 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_I2C2_SCL_Pin INTERNAL_I2C2_SDA_Pin */
  GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8011cf6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8011cfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8011cfc:	2312      	movs	r3, #18
 8011cfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011d00:	2300      	movs	r3, #0
 8011d02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011d04:	2303      	movs	r3, #3
 8011d06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8011d08:	2304      	movs	r3, #4
 8011d0a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011d0c:	f107 0314 	add.w	r3, r7, #20
 8011d10:	4619      	mov	r1, r3
 8011d12:	4832      	ldr	r0, [pc, #200]	; (8011ddc <MX_GPIO_Init+0x308>)
 8011d14:	f002 fd76 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_UART3_TX_Pin INTERNAL_UART3_RX_Pin */
  GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8011d18:	f44f 7340 	mov.w	r3, #768	; 0x300
 8011d1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011d1e:	2302      	movs	r3, #2
 8011d20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011d22:	2300      	movs	r3, #0
 8011d24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011d26:	2303      	movs	r3, #3
 8011d28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8011d2a:	2307      	movs	r3, #7
 8011d2c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8011d2e:	f107 0314 	add.w	r3, r7, #20
 8011d32:	4619      	mov	r1, r3
 8011d34:	482a      	ldr	r0, [pc, #168]	; (8011de0 <MX_GPIO_Init+0x30c>)
 8011d36:	f002 fd65 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8011d3a:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8011d3e:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8011d40:	4b29      	ldr	r3, [pc, #164]	; (8011de8 <MX_GPIO_Init+0x314>)
 8011d42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011d44:	2300      	movs	r3, #0
 8011d46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8011d48:	f107 0314 	add.w	r3, r7, #20
 8011d4c:	4619      	mov	r1, r3
 8011d4e:	4824      	ldr	r0, [pc, #144]	; (8011de0 <MX_GPIO_Init+0x30c>)
 8011d50:	f002 fd58 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8011d54:	f243 0381 	movw	r3, #12417	; 0x3081
 8011d58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011d5a:	2301      	movs	r3, #1
 8011d5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011d5e:	2300      	movs	r3, #0
 8011d60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011d62:	2300      	movs	r3, #0
 8011d64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8011d66:	f107 0314 	add.w	r3, r7, #20
 8011d6a:	4619      	mov	r1, r3
 8011d6c:	481c      	ldr	r0, [pc, #112]	; (8011de0 <MX_GPIO_Init+0x30c>)
 8011d6e:	f002 fd49 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8011d72:	f44f 7310 	mov.w	r3, #576	; 0x240
 8011d76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011d78:	2301      	movs	r3, #1
 8011d7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011d7c:	2300      	movs	r3, #0
 8011d7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011d80:	2300      	movs	r3, #0
 8011d82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011d84:	f107 0314 	add.w	r3, r7, #20
 8011d88:	4619      	mov	r1, r3
 8011d8a:	4816      	ldr	r0, [pc, #88]	; (8011de4 <MX_GPIO_Init+0x310>)
 8011d8c:	f002 fd3a 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8011d90:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8011d94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8011d96:	4b14      	ldr	r3, [pc, #80]	; (8011de8 <MX_GPIO_Init+0x314>)
 8011d98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011d9a:	2300      	movs	r3, #0
 8011d9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011d9e:	f107 0314 	add.w	r3, r7, #20
 8011da2:	4619      	mov	r1, r3
 8011da4:	480f      	ldr	r0, [pc, #60]	; (8011de4 <MX_GPIO_Init+0x310>)
 8011da6:	f002 fd2d 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8011daa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011dae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011db0:	2300      	movs	r3, #0
 8011db2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011db4:	2300      	movs	r3, #0
 8011db6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8011db8:	f107 0314 	add.w	r3, r7, #20
 8011dbc:	4619      	mov	r1, r3
 8011dbe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011dc2:	f002 fd1f 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8011dc6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8011dca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011dcc:	2302      	movs	r3, #2
 8011dce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011dd0:	2300      	movs	r3, #0
 8011dd2:	e00b      	b.n	8011dec <MX_GPIO_Init+0x318>
 8011dd4:	40021000 	.word	0x40021000
 8011dd8:	48001000 	.word	0x48001000
 8011ddc:	48000400 	.word	0x48000400
 8011de0:	48000c00 	.word	0x48000c00
 8011de4:	48000800 	.word	0x48000800
 8011de8:	10110000 	.word	0x10110000
 8011dec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011dee:	2303      	movs	r3, #3
 8011df0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8011df2:	230a      	movs	r3, #10
 8011df4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011df6:	f107 0314 	add.w	r3, r7, #20
 8011dfa:	4619      	mov	r1, r3
 8011dfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011e00:	f002 fd00 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8011e04:	2302      	movs	r3, #2
 8011e06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011e08:	2302      	movs	r3, #2
 8011e0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011e0c:	2300      	movs	r3, #0
 8011e0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011e10:	2303      	movs	r3, #3
 8011e12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8011e14:	2305      	movs	r3, #5
 8011e16:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8011e18:	f107 0314 	add.w	r3, r7, #20
 8011e1c:	4619      	mov	r1, r3
 8011e1e:	481c      	ldr	r0, [pc, #112]	; (8011e90 <MX_GPIO_Init+0x3bc>)
 8011e20:	f002 fcf0 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8011e24:	2378      	movs	r3, #120	; 0x78
 8011e26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011e28:	2302      	movs	r3, #2
 8011e2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011e2c:	2300      	movs	r3, #0
 8011e2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011e30:	2303      	movs	r3, #3
 8011e32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8011e34:	2307      	movs	r3, #7
 8011e36:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8011e38:	f107 0314 	add.w	r3, r7, #20
 8011e3c:	4619      	mov	r1, r3
 8011e3e:	4814      	ldr	r0, [pc, #80]	; (8011e90 <MX_GPIO_Init+0x3bc>)
 8011e40:	f002 fce0 	bl	8014804 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8011e44:	f44f 7340 	mov.w	r3, #768	; 0x300
 8011e48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8011e4a:	2312      	movs	r3, #18
 8011e4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011e4e:	2300      	movs	r3, #0
 8011e50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011e52:	2303      	movs	r3, #3
 8011e54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8011e56:	2304      	movs	r3, #4
 8011e58:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011e5a:	f107 0314 	add.w	r3, r7, #20
 8011e5e:	4619      	mov	r1, r3
 8011e60:	480c      	ldr	r0, [pc, #48]	; (8011e94 <MX_GPIO_Init+0x3c0>)
 8011e62:	f002 fccf 	bl	8014804 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8011e66:	2200      	movs	r2, #0
 8011e68:	2100      	movs	r1, #0
 8011e6a:	2017      	movs	r0, #23
 8011e6c:	f002 f961 	bl	8014132 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8011e70:	2017      	movs	r0, #23
 8011e72:	f002 f97a 	bl	801416a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8011e76:	2200      	movs	r2, #0
 8011e78:	2100      	movs	r1, #0
 8011e7a:	2028      	movs	r0, #40	; 0x28
 8011e7c:	f002 f959 	bl	8014132 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8011e80:	2028      	movs	r0, #40	; 0x28
 8011e82:	f002 f972 	bl	801416a <HAL_NVIC_EnableIRQ>

}
 8011e86:	bf00      	nop
 8011e88:	3728      	adds	r7, #40	; 0x28
 8011e8a:	46bd      	mov	sp, r7
 8011e8c:	bd80      	pop	{r7, pc}
 8011e8e:	bf00      	nop
 8011e90:	48000c00 	.word	0x48000c00
 8011e94:	48000400 	.word	0x48000400

08011e98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8011e98:	b480      	push	{r7}
 8011e9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8011e9c:	b672      	cpsid	i
}
 8011e9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8011ea0:	e7fe      	b.n	8011ea0 <Error_Handler+0x8>
	...

08011ea4 <Potato_Save>:
	return ret;
}
*/


save_ret_t Potato_Save(POTATO_Save_t *POTATO){
 8011ea4:	b580      	push	{r7, lr}
 8011ea6:	b092      	sub	sp, #72	; 0x48
 8011ea8:	af00      	add	r7, sp, #0
 8011eaa:	6078      	str	r0, [r7, #4]
	uint64_t data = 0;
 8011eac:	f04f 0200 	mov.w	r2, #0
 8011eb0:	f04f 0300 	mov.w	r3, #0
 8011eb4:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint8_t i = 0;
 8011eb8:	2300      	movs	r3, #0
 8011eba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint16_t crcval = 0;
 8011ebe:	2300      	movs	r3, #0
 8011ec0:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	//uint64_t *potato_flash_address = (uint64_t *)Potato_Flash_Address;
	//uint64_t *potato_address = (uint64_t *)POTATO;
	uint64_t *dest_address = (uint64_t *)Potato_Flash_Address;
 8011ec4:	4b53      	ldr	r3, [pc, #332]	; (8012014 <Potato_Save+0x170>)
 8011ec6:	643b      	str	r3, [r7, #64]	; 0x40
	uint64_t *dest_Backup_address = (uint64_t *)Potato_Flash_Backup_Address;
 8011ec8:	4b53      	ldr	r3, [pc, #332]	; (8012018 <Potato_Save+0x174>)
 8011eca:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint64_t *source_address = (uint64_t *)POTATO;
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	63bb      	str	r3, [r7, #56]	; 0x38

	uint32_t Page_Error = 0;
 8011ed0:	2300      	movs	r3, #0
 8011ed2:	61fb      	str	r3, [r7, #28]
	uint32_t primask_bit;
	save_ret_t ret = 0;
 8011ed4:	2300      	movs	r3, #0
 8011ed6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	FLASH_EraseInitTypeDef Erase_t;
	Erase_t.TypeErase = FLASH_TYPEERASE_PAGES;
 8011eda:	2300      	movs	r3, #0
 8011edc:	60fb      	str	r3, [r7, #12]
	Erase_t.Banks = FLASH_BANK_1;
 8011ede:	2301      	movs	r3, #1
 8011ee0:	613b      	str	r3, [r7, #16]
	Erase_t.Page = Potato_Flash_Page;
 8011ee2:	23fe      	movs	r3, #254	; 0xfe
 8011ee4:	617b      	str	r3, [r7, #20]
	Erase_t.NbPages = 2;
 8011ee6:	2302      	movs	r3, #2
 8011ee8:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011eea:	f3ef 8310 	mrs	r3, PRIMASK
 8011eee:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8011ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c


	primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8011ef2:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("cpsid i" : : : "memory");
 8011ef4:	b672      	cpsid	i
}
 8011ef6:	bf00      	nop
	__disable_irq();

	//CRC ///////////////////////////////////////////////////////////////////

	crcval = crcSlow((uint8_t*)POTATO, Potato_Data_Length_Bytes_without_CRC);
 8011ef8:	2164      	movs	r1, #100	; 0x64
 8011efa:	6878      	ldr	r0, [r7, #4]
 8011efc:	f7ff fc8a 	bl	8011814 <crcSlow>
 8011f00:	4603      	mov	r3, r0
 8011f02:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	POTATO->POTATO_CRC[0] = (crcval&0xFF00)>>8;
 8011f06:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8011f0a:	0a1b      	lsrs	r3, r3, #8
 8011f0c:	b29b      	uxth	r3, r3
 8011f0e:	b2da      	uxtb	r2, r3
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	POTATO->POTATO_CRC[1] = crcval&0xFF;
 8011f16:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8011f1a:	b2da      	uxtb	r2, r3
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65

	/////////////////////////////////////////////////////////////////////////

	if(HAL_FLASH_Unlock() != HAL_OK) {
 8011f22:	f002 fa47 	bl	80143b4 <HAL_FLASH_Unlock>
 8011f26:	4603      	mov	r3, r0
 8011f28:	2b00      	cmp	r3, #0
 8011f2a:	d005      	beq.n	8011f38 <Potato_Save+0x94>
		ret = unlock_error;
 8011f2c:	2303      	movs	r3, #3
 8011f2e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		return ret;
 8011f32:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011f36:	e068      	b.n	801200a <Potato_Save+0x166>
	}

	if(HAL_FLASHEx_Erase(&Erase_t, &Page_Error) != HAL_OK){
 8011f38:	f107 021c 	add.w	r2, r7, #28
 8011f3c:	f107 030c 	add.w	r3, r7, #12
 8011f40:	4611      	mov	r1, r2
 8011f42:	4618      	mov	r0, r3
 8011f44:	f002 fb1a 	bl	801457c <HAL_FLASHEx_Erase>
 8011f48:	4603      	mov	r3, r0
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d005      	beq.n	8011f5a <Potato_Save+0xb6>
		ret = erase_error;
 8011f4e:	2301      	movs	r3, #1
 8011f50:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		return ret;
 8011f54:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011f58:	e057      	b.n	801200a <Potato_Save+0x166>
	}

	for(i = 0; i < 13; i++){
 8011f5a:	2300      	movs	r3, #0
 8011f5c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8011f60:	e03d      	b.n	8011fde <Potato_Save+0x13a>
		data = 0;
 8011f62:	f04f 0200 	mov.w	r2, #0
 8011f66:	f04f 0300 	mov.w	r3, #0
 8011f6a:	e9c7 2308 	strd	r2, r3, [r7, #32]
		/*
		for(j = 0; j < 8; j++){
			data[i] |= (*potato_address)<<(7-j)*8;
			potato_address++;
		}*/
		memcpy(&data, (source_address + i),8);
 8011f6e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011f72:	00db      	lsls	r3, r3, #3
 8011f74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011f76:	18d1      	adds	r1, r2, r3
 8011f78:	f107 0320 	add.w	r3, r7, #32
 8011f7c:	2208      	movs	r2, #8
 8011f7e:	4618      	mov	r0, r3
 8011f80:	f006 fe1f 	bl	8018bc2 <memcpy>

		//data = 0x1010101010101010;

		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t)(dest_address + i), data) != HAL_OK) {
 8011f84:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011f88:	00db      	lsls	r3, r3, #3
 8011f8a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011f8c:	4413      	add	r3, r2
 8011f8e:	4619      	mov	r1, r3
 8011f90:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8011f94:	2000      	movs	r0, #0
 8011f96:	f002 f9a1 	bl	80142dc <HAL_FLASH_Program>
 8011f9a:	4603      	mov	r3, r0
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d005      	beq.n	8011fac <Potato_Save+0x108>
			ret = write_error;
 8011fa0:	2302      	movs	r3, #2
 8011fa2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			return ret;
 8011fa6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011faa:	e02e      	b.n	801200a <Potato_Save+0x166>
		}

		//data = 0x1010101010101010;

		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t)(dest_Backup_address + i), data) != HAL_OK) {
 8011fac:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011fb0:	00db      	lsls	r3, r3, #3
 8011fb2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011fb4:	4413      	add	r3, r2
 8011fb6:	4619      	mov	r1, r3
 8011fb8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8011fbc:	2000      	movs	r0, #0
 8011fbe:	f002 f98d 	bl	80142dc <HAL_FLASH_Program>
 8011fc2:	4603      	mov	r3, r0
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d005      	beq.n	8011fd4 <Potato_Save+0x130>
			ret = write_error;
 8011fc8:	2302      	movs	r3, #2
 8011fca:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			return ret;
 8011fce:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011fd2:	e01a      	b.n	801200a <Potato_Save+0x166>
	for(i = 0; i < 13; i++){
 8011fd4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011fd8:	3301      	adds	r3, #1
 8011fda:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8011fde:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011fe2:	2b0c      	cmp	r3, #12
 8011fe4:	d9bd      	bls.n	8011f62 <Potato_Save+0xbe>
		}

	}

	if(HAL_FLASH_Lock() != HAL_OK){
 8011fe6:	f002 fa07 	bl	80143f8 <HAL_FLASH_Lock>
 8011fea:	4603      	mov	r3, r0
 8011fec:	2b00      	cmp	r3, #0
 8011fee:	d005      	beq.n	8011ffc <Potato_Save+0x158>
		ret = lock_error;
 8011ff0:	2304      	movs	r3, #4
 8011ff2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		return ret;
 8011ff6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011ffa:	e006      	b.n	801200a <Potato_Save+0x166>
 8011ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ffe:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012002:	f383 8810 	msr	PRIMASK, r3
}
 8012006:	bf00      	nop
	}
	__set_PRIMASK(primask_bit);

	return save_ok;
 8012008:	2300      	movs	r3, #0

}
 801200a:	4618      	mov	r0, r3
 801200c:	3748      	adds	r7, #72	; 0x48
 801200e:	46bd      	mov	sp, r7
 8012010:	bd80      	pop	{r7, pc}
 8012012:	bf00      	nop
 8012014:	0807f000 	.word	0x0807f000
 8012018:	0807f800 	.word	0x0807f800

0801201c <Potato_Load>:

save_ret_t Potato_Load(POTATO_Save_t *POTATO){
 801201c:	b580      	push	{r7, lr}
 801201e:	b09e      	sub	sp, #120	; 0x78
 8012020:	af00      	add	r7, sp, #0
 8012022:	6078      	str	r0, [r7, #4]

	save_ret_t ret = 0;
 8012024:	2300      	movs	r3, #0
 8012026:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	uint16_t crcval = 0;
 801202a:	2300      	movs	r3, #0
 801202c:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
	uint8_t temp[102] = {0,};
 8012030:	2300      	movs	r3, #0
 8012032:	60fb      	str	r3, [r7, #12]
 8012034:	f107 0310 	add.w	r3, r7, #16
 8012038:	2262      	movs	r2, #98	; 0x62
 801203a:	2100      	movs	r1, #0
 801203c:	4618      	mov	r0, r3
 801203e:	f006 fdce 	bl	8018bde <memset>
	//uint16_t saved_crcval = 0;
	//uint8_t *normal_crc_address = Potato_Flash_CRC_Address;
	//uint8_t *backup_crc_address = Potato_Flash_Backup_CRC_Address;

	memcpy(temp, Potato_Flash_Address,Potato_Data_Length_Bytes);
 8012042:	4a24      	ldr	r2, [pc, #144]	; (80120d4 <Potato_Load+0xb8>)
 8012044:	f107 030c 	add.w	r3, r7, #12
 8012048:	4611      	mov	r1, r2
 801204a:	2266      	movs	r2, #102	; 0x66
 801204c:	4618      	mov	r0, r3
 801204e:	f006 fdb8 	bl	8018bc2 <memcpy>


	//saved_crcval = ((POTATO->POTATO_CRC[0])<<8) | POTATO->POTATO_CRC[1];
	crcval = crcSlow(temp, Potato_Data_Length_Bytes);
 8012052:	f107 030c 	add.w	r3, r7, #12
 8012056:	2166      	movs	r1, #102	; 0x66
 8012058:	4618      	mov	r0, r3
 801205a:	f7ff fbdb 	bl	8011814 <crcSlow>
 801205e:	4603      	mov	r3, r0
 8012060:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
	if(crcval == 0){
 8012064:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8012068:	2b00      	cmp	r3, #0
 801206a:	d10a      	bne.n	8012082 <Potato_Load+0x66>
		memcpy(POTATO, Potato_Flash_Address,Potato_Data_Length_Bytes);
 801206c:	2266      	movs	r2, #102	; 0x66
 801206e:	4919      	ldr	r1, [pc, #100]	; (80120d4 <Potato_Load+0xb8>)
 8012070:	6878      	ldr	r0, [r7, #4]
 8012072:	f006 fda6 	bl	8018bc2 <memcpy>
		ret = save_ok;
 8012076:	2300      	movs	r3, #0
 8012078:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		return ret;
 801207c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012080:	e024      	b.n	80120cc <Potato_Load+0xb0>
	}

	else {
		memcpy(temp, Potato_Flash_Backup_Address, Potato_Data_Length_Bytes);
 8012082:	4a15      	ldr	r2, [pc, #84]	; (80120d8 <Potato_Load+0xbc>)
 8012084:	f107 030c 	add.w	r3, r7, #12
 8012088:	4611      	mov	r1, r2
 801208a:	2266      	movs	r2, #102	; 0x66
 801208c:	4618      	mov	r0, r3
 801208e:	f006 fd98 	bl	8018bc2 <memcpy>

		//saved_crcval = ((POTATO->POTATO_CRC[0])<<8) | POTATO->POTATO_CRC[1];
		crcval = crcSlow(temp, Potato_Data_Length_Bytes);
 8012092:	f107 030c 	add.w	r3, r7, #12
 8012096:	2166      	movs	r1, #102	; 0x66
 8012098:	4618      	mov	r0, r3
 801209a:	f7ff fbbb 	bl	8011814 <crcSlow>
 801209e:	4603      	mov	r3, r0
 80120a0:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74

		if(crcval == 0){
 80120a4:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 80120a8:	2b00      	cmp	r3, #0
 80120aa:	d10a      	bne.n	80120c2 <Potato_Load+0xa6>
			memcpy(POTATO, Potato_Flash_Backup_Address,Potato_Data_Length_Bytes);
 80120ac:	2266      	movs	r2, #102	; 0x66
 80120ae:	490a      	ldr	r1, [pc, #40]	; (80120d8 <Potato_Load+0xbc>)
 80120b0:	6878      	ldr	r0, [r7, #4]
 80120b2:	f006 fd86 	bl	8018bc2 <memcpy>
			ret = save_ok;
 80120b6:	2300      	movs	r3, #0
 80120b8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			return ret;
 80120bc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80120c0:	e004      	b.n	80120cc <Potato_Load+0xb0>
		}

		else{
			ret = crc_error;
 80120c2:	2306      	movs	r3, #6
 80120c4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			return ret;
 80120c8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
		}
	}

}
 80120cc:	4618      	mov	r0, r3
 80120ce:	3778      	adds	r7, #120	; 0x78
 80120d0:	46bd      	mov	sp, r7
 80120d2:	bd80      	pop	{r7, pc}
 80120d4:	0807f000 	.word	0x0807f000
 80120d8:	0807f800 	.word	0x0807f800

080120dc <Potato_Erase>:

save_ret_t Potato_Erase(erase_page_t pages){
 80120dc:	b580      	push	{r7, lr}
 80120de:	b08c      	sub	sp, #48	; 0x30
 80120e0:	af00      	add	r7, sp, #0
 80120e2:	4603      	mov	r3, r0
 80120e4:	71fb      	strb	r3, [r7, #7]
	uint32_t Page_Error = 0;
 80120e6:	2300      	movs	r3, #0
 80120e8:	61fb      	str	r3, [r7, #28]
	uint32_t primask_bit;
	save_ret_t ret = 0;
 80120ea:	2300      	movs	r3, #0
 80120ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	FLASH_EraseInitTypeDef Erase_t;
	Erase_t.TypeErase = FLASH_TYPEERASE_PAGES;
 80120f0:	2300      	movs	r3, #0
 80120f2:	60fb      	str	r3, [r7, #12]
	Erase_t.Banks = FLASH_BANK_1;
 80120f4:	2301      	movs	r3, #1
 80120f6:	613b      	str	r3, [r7, #16]
	Erase_t.Page = Potato_Flash_Page;
 80120f8:	23fe      	movs	r3, #254	; 0xfe
 80120fa:	617b      	str	r3, [r7, #20]
	Erase_t.NbPages = pages;
 80120fc:	79fb      	ldrb	r3, [r7, #7]
 80120fe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012100:	f3ef 8310 	mrs	r3, PRIMASK
 8012104:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8012106:	6a7b      	ldr	r3, [r7, #36]	; 0x24

	primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8012108:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("cpsid i" : : : "memory");
 801210a:	b672      	cpsid	i
}
 801210c:	bf00      	nop
	__disable_irq();

	if(HAL_FLASH_Unlock() != HAL_OK) {
 801210e:	f002 f951 	bl	80143b4 <HAL_FLASH_Unlock>
 8012112:	4603      	mov	r3, r0
 8012114:	2b00      	cmp	r3, #0
 8012116:	d005      	beq.n	8012124 <Potato_Erase+0x48>
			ret = unlock_error;
 8012118:	2303      	movs	r3, #3
 801211a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			return ret;
 801211e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8012122:	e023      	b.n	801216c <Potato_Erase+0x90>
		}

	if(HAL_FLASHEx_Erase(&Erase_t, &Page_Error) != HAL_OK){
 8012124:	f107 021c 	add.w	r2, r7, #28
 8012128:	f107 030c 	add.w	r3, r7, #12
 801212c:	4611      	mov	r1, r2
 801212e:	4618      	mov	r0, r3
 8012130:	f002 fa24 	bl	801457c <HAL_FLASHEx_Erase>
 8012134:	4603      	mov	r3, r0
 8012136:	2b00      	cmp	r3, #0
 8012138:	d005      	beq.n	8012146 <Potato_Erase+0x6a>
			ret = erase_error;
 801213a:	2301      	movs	r3, #1
 801213c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			return ret;
 8012140:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8012144:	e012      	b.n	801216c <Potato_Erase+0x90>
		}


	if(HAL_FLASH_Lock() != HAL_OK){
 8012146:	f002 f957 	bl	80143f8 <HAL_FLASH_Lock>
 801214a:	4603      	mov	r3, r0
 801214c:	2b00      	cmp	r3, #0
 801214e:	d005      	beq.n	801215c <Potato_Erase+0x80>
			ret = lock_error;
 8012150:	2304      	movs	r3, #4
 8012152:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			return ret;
 8012156:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801215a:	e007      	b.n	801216c <Potato_Erase+0x90>
 801215c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801215e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012160:	6a3b      	ldr	r3, [r7, #32]
 8012162:	f383 8810 	msr	PRIMASK, r3
}
 8012166:	bf00      	nop
		}

	__set_PRIMASK(primask_bit);
	return ret;
 8012168:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801216c:	4618      	mov	r0, r3
 801216e:	3730      	adds	r7, #48	; 0x30
 8012170:	46bd      	mov	sp, r7
 8012172:	bd80      	pop	{r7, pc}

08012174 <Potato_Backup_Load>:

save_ret_t Potato_Backup_Load(void){
 8012174:	b580      	push	{r7, lr}
 8012176:	b08c      	sub	sp, #48	; 0x30
 8012178:	af00      	add	r7, sp, #0
	uint64_t * dest_address = (uint64_t *)Potato_Flash_Address;
 801217a:	4b38      	ldr	r3, [pc, #224]	; (801225c <Potato_Backup_Load+0xe8>)
 801217c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint64_t *source_address = (uint64_t *)Potato_Flash_Backup_Address;
 801217e:	4b38      	ldr	r3, [pc, #224]	; (8012260 <Potato_Backup_Load+0xec>)
 8012180:	627b      	str	r3, [r7, #36]	; 0x24
	//uint64_t data;
	save_ret_t ret = 0;
 8012182:	2300      	movs	r3, #0
 8012184:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t primask_bit;
	uint32_t Page_Error = 0;
 8012188:	2300      	movs	r3, #0
 801218a:	613b      	str	r3, [r7, #16]

	FLASH_EraseInitTypeDef Erase_t;
	Erase_t.TypeErase = FLASH_TYPEERASE_PAGES;
 801218c:	2300      	movs	r3, #0
 801218e:	603b      	str	r3, [r7, #0]
	Erase_t.Banks = FLASH_BANK_1;
 8012190:	2301      	movs	r3, #1
 8012192:	607b      	str	r3, [r7, #4]
	Erase_t.Page = Potato_Flash_Page;
 8012194:	23fe      	movs	r3, #254	; 0xfe
 8012196:	60bb      	str	r3, [r7, #8]
	Erase_t.NbPages = 1;
 8012198:	2301      	movs	r3, #1
 801219a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801219c:	f3ef 8310 	mrs	r3, PRIMASK
 80121a0:	61bb      	str	r3, [r7, #24]
  return(result);
 80121a2:	69bb      	ldr	r3, [r7, #24]

	primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80121a4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80121a6:	b672      	cpsid	i
}
 80121a8:	bf00      	nop
	__disable_irq();

	if(HAL_FLASH_Unlock() != HAL_OK) {
 80121aa:	f002 f903 	bl	80143b4 <HAL_FLASH_Unlock>
 80121ae:	4603      	mov	r3, r0
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d005      	beq.n	80121c0 <Potato_Backup_Load+0x4c>
			ret = unlock_error;
 80121b4:	2303      	movs	r3, #3
 80121b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			return ret;
 80121ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80121be:	e048      	b.n	8012252 <Potato_Backup_Load+0xde>
		}

	if(HAL_FLASHEx_Erase(&Erase_t, &Page_Error) != HAL_OK){
 80121c0:	f107 0210 	add.w	r2, r7, #16
 80121c4:	463b      	mov	r3, r7
 80121c6:	4611      	mov	r1, r2
 80121c8:	4618      	mov	r0, r3
 80121ca:	f002 f9d7 	bl	801457c <HAL_FLASHEx_Erase>
 80121ce:	4603      	mov	r3, r0
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d005      	beq.n	80121e0 <Potato_Backup_Load+0x6c>
			ret = erase_error;
 80121d4:	2301      	movs	r3, #1
 80121d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			return ret;
 80121da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80121de:	e038      	b.n	8012252 <Potato_Backup_Load+0xde>
		}

	for(uint8_t i = 0; i<13; i++){
 80121e0:	2300      	movs	r3, #0
 80121e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80121e6:	e01d      	b.n	8012224 <Potato_Backup_Load+0xb0>
		//memcpy(&data, source_address + i, 8);
		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t)(dest_address + i), *(source_address + i)) != HAL_OK) {
 80121e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80121ec:	00db      	lsls	r3, r3, #3
 80121ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80121f0:	4413      	add	r3, r2
 80121f2:	4619      	mov	r1, r3
 80121f4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80121f8:	00db      	lsls	r3, r3, #3
 80121fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80121fc:	4413      	add	r3, r2
 80121fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012202:	2000      	movs	r0, #0
 8012204:	f002 f86a 	bl	80142dc <HAL_FLASH_Program>
 8012208:	4603      	mov	r3, r0
 801220a:	2b00      	cmp	r3, #0
 801220c:	d005      	beq.n	801221a <Potato_Backup_Load+0xa6>
			ret = write_error;
 801220e:	2302      	movs	r3, #2
 8012210:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			return ret;
 8012214:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012218:	e01b      	b.n	8012252 <Potato_Backup_Load+0xde>
	for(uint8_t i = 0; i<13; i++){
 801221a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801221e:	3301      	adds	r3, #1
 8012220:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8012224:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8012228:	2b0c      	cmp	r3, #12
 801222a:	d9dd      	bls.n	80121e8 <Potato_Backup_Load+0x74>
		}
	}

	if(HAL_FLASH_Lock() != HAL_OK){
 801222c:	f002 f8e4 	bl	80143f8 <HAL_FLASH_Lock>
 8012230:	4603      	mov	r3, r0
 8012232:	2b00      	cmp	r3, #0
 8012234:	d005      	beq.n	8012242 <Potato_Backup_Load+0xce>
			ret = lock_error;
 8012236:	2304      	movs	r3, #4
 8012238:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			return ret;
 801223c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012240:	e007      	b.n	8012252 <Potato_Backup_Load+0xde>
 8012242:	69fb      	ldr	r3, [r7, #28]
 8012244:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012246:	697b      	ldr	r3, [r7, #20]
 8012248:	f383 8810 	msr	PRIMASK, r3
}
 801224c:	bf00      	nop
		}

	__set_PRIMASK(primask_bit);

	return ret;
 801224e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8012252:	4618      	mov	r0, r3
 8012254:	3730      	adds	r7, #48	; 0x30
 8012256:	46bd      	mov	sp, r7
 8012258:	bd80      	pop	{r7, pc}
 801225a:	bf00      	nop
 801225c:	0807f000 	.word	0x0807f000
 8012260:	0807f800 	.word	0x0807f800

08012264 <Potato_Dummy_Backup>:

save_ret_t Potato_Dummy_Backup(void){
 8012264:	b580      	push	{r7, lr}
 8012266:	b08e      	sub	sp, #56	; 0x38
 8012268:	af00      	add	r7, sp, #0
	uint64_t * dest_address = (uint64_t *)Potato_Flash_Backup_Address;
 801226a:	4b37      	ldr	r3, [pc, #220]	; (8012348 <Potato_Dummy_Backup+0xe4>)
 801226c:	633b      	str	r3, [r7, #48]	; 0x30
	save_ret_t ret = 0;
 801226e:	2300      	movs	r3, #0
 8012270:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t primask_bit;
	uint32_t Page_Error = 0;
 8012274:	2300      	movs	r3, #0
 8012276:	613b      	str	r3, [r7, #16]
	uint64_t data = 0x1010101010101010;
 8012278:	f04f 3210 	mov.w	r2, #269488144	; 0x10101010
 801227c:	f04f 3310 	mov.w	r3, #269488144	; 0x10101010
 8012280:	e9c7 2308 	strd	r2, r3, [r7, #32]

	FLASH_EraseInitTypeDef Erase_t;
	Erase_t.TypeErase = FLASH_TYPEERASE_PAGES;
 8012284:	2300      	movs	r3, #0
 8012286:	603b      	str	r3, [r7, #0]
	Erase_t.Banks = FLASH_BANK_1;
 8012288:	2301      	movs	r3, #1
 801228a:	607b      	str	r3, [r7, #4]
	Erase_t.Page = Potato_Flash_Backup_Page;
 801228c:	23ff      	movs	r3, #255	; 0xff
 801228e:	60bb      	str	r3, [r7, #8]
	Erase_t.NbPages = 1;
 8012290:	2301      	movs	r3, #1
 8012292:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012294:	f3ef 8310 	mrs	r3, PRIMASK
 8012298:	61bb      	str	r3, [r7, #24]
  return(result);
 801229a:	69bb      	ldr	r3, [r7, #24]

	primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801229c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801229e:	b672      	cpsid	i
}
 80122a0:	bf00      	nop
	__disable_irq();

	if(HAL_FLASH_Unlock() != HAL_OK) {
 80122a2:	f002 f887 	bl	80143b4 <HAL_FLASH_Unlock>
 80122a6:	4603      	mov	r3, r0
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	d005      	beq.n	80122b8 <Potato_Dummy_Backup+0x54>
			ret = unlock_error;
 80122ac:	2303      	movs	r3, #3
 80122ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			return ret;
 80122b2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80122b6:	e043      	b.n	8012340 <Potato_Dummy_Backup+0xdc>
		}

	if(HAL_FLASHEx_Erase(&Erase_t, &Page_Error) != HAL_OK){
 80122b8:	f107 0210 	add.w	r2, r7, #16
 80122bc:	463b      	mov	r3, r7
 80122be:	4611      	mov	r1, r2
 80122c0:	4618      	mov	r0, r3
 80122c2:	f002 f95b 	bl	801457c <HAL_FLASHEx_Erase>
 80122c6:	4603      	mov	r3, r0
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	d005      	beq.n	80122d8 <Potato_Dummy_Backup+0x74>
			ret = erase_error;
 80122cc:	2301      	movs	r3, #1
 80122ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			return ret;
 80122d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80122d6:	e033      	b.n	8012340 <Potato_Dummy_Backup+0xdc>
		}

	for(uint8_t i = 0; i<13; i++){
 80122d8:	2300      	movs	r3, #0
 80122da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80122de:	e018      	b.n	8012312 <Potato_Dummy_Backup+0xae>
		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t)(dest_address + i), data)) {
 80122e0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80122e4:	00db      	lsls	r3, r3, #3
 80122e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80122e8:	4413      	add	r3, r2
 80122ea:	4619      	mov	r1, r3
 80122ec:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80122f0:	2000      	movs	r0, #0
 80122f2:	f001 fff3 	bl	80142dc <HAL_FLASH_Program>
 80122f6:	4603      	mov	r3, r0
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	d005      	beq.n	8012308 <Potato_Dummy_Backup+0xa4>
			ret = write_error;
 80122fc:	2302      	movs	r3, #2
 80122fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			return ret;
 8012302:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8012306:	e01b      	b.n	8012340 <Potato_Dummy_Backup+0xdc>
	for(uint8_t i = 0; i<13; i++){
 8012308:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801230c:	3301      	adds	r3, #1
 801230e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8012312:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012316:	2b0c      	cmp	r3, #12
 8012318:	d9e2      	bls.n	80122e0 <Potato_Dummy_Backup+0x7c>
		}
	}

	if(HAL_FLASH_Lock() != HAL_OK){
 801231a:	f002 f86d 	bl	80143f8 <HAL_FLASH_Lock>
 801231e:	4603      	mov	r3, r0
 8012320:	2b00      	cmp	r3, #0
 8012322:	d005      	beq.n	8012330 <Potato_Dummy_Backup+0xcc>
			ret = lock_error;
 8012324:	2304      	movs	r3, #4
 8012326:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			return ret;
 801232a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801232e:	e007      	b.n	8012340 <Potato_Dummy_Backup+0xdc>
 8012330:	69fb      	ldr	r3, [r7, #28]
 8012332:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012334:	697b      	ldr	r3, [r7, #20]
 8012336:	f383 8810 	msr	PRIMASK, r3
}
 801233a:	bf00      	nop
		}

	__set_PRIMASK(primask_bit);

	return ret;
 801233c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8012340:	4618      	mov	r0, r3
 8012342:	3738      	adds	r7, #56	; 0x38
 8012344:	46bd      	mov	sp, r7
 8012346:	bd80      	pop	{r7, pc}
 8012348:	0807f800 	.word	0x0807f800

0801234c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 801234c:	b480      	push	{r7}
 801234e:	b083      	sub	sp, #12
 8012350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8012352:	4b0f      	ldr	r3, [pc, #60]	; (8012390 <HAL_MspInit+0x44>)
 8012354:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012356:	4a0e      	ldr	r2, [pc, #56]	; (8012390 <HAL_MspInit+0x44>)
 8012358:	f043 0301 	orr.w	r3, r3, #1
 801235c:	6613      	str	r3, [r2, #96]	; 0x60
 801235e:	4b0c      	ldr	r3, [pc, #48]	; (8012390 <HAL_MspInit+0x44>)
 8012360:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012362:	f003 0301 	and.w	r3, r3, #1
 8012366:	607b      	str	r3, [r7, #4]
 8012368:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 801236a:	4b09      	ldr	r3, [pc, #36]	; (8012390 <HAL_MspInit+0x44>)
 801236c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801236e:	4a08      	ldr	r2, [pc, #32]	; (8012390 <HAL_MspInit+0x44>)
 8012370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012374:	6593      	str	r3, [r2, #88]	; 0x58
 8012376:	4b06      	ldr	r3, [pc, #24]	; (8012390 <HAL_MspInit+0x44>)
 8012378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801237a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801237e:	603b      	str	r3, [r7, #0]
 8012380:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8012382:	bf00      	nop
 8012384:	370c      	adds	r7, #12
 8012386:	46bd      	mov	sp, r7
 8012388:	f85d 7b04 	ldr.w	r7, [sp], #4
 801238c:	4770      	bx	lr
 801238e:	bf00      	nop
 8012390:	40021000 	.word	0x40021000

08012394 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8012394:	b580      	push	{r7, lr}
 8012396:	b0ae      	sub	sp, #184	; 0xb8
 8012398:	af00      	add	r7, sp, #0
 801239a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801239c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80123a0:	2200      	movs	r2, #0
 80123a2:	601a      	str	r2, [r3, #0]
 80123a4:	605a      	str	r2, [r3, #4]
 80123a6:	609a      	str	r2, [r3, #8]
 80123a8:	60da      	str	r2, [r3, #12]
 80123aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80123ac:	f107 031c 	add.w	r3, r7, #28
 80123b0:	2288      	movs	r2, #136	; 0x88
 80123b2:	2100      	movs	r1, #0
 80123b4:	4618      	mov	r0, r3
 80123b6:	f006 fc12 	bl	8018bde <memset>
  if(hadc->Instance==ADC1)
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	681b      	ldr	r3, [r3, #0]
 80123be:	4a42      	ldr	r2, [pc, #264]	; (80124c8 <HAL_ADC_MspInit+0x134>)
 80123c0:	4293      	cmp	r3, r2
 80123c2:	d17d      	bne.n	80124c0 <HAL_ADC_MspInit+0x12c>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80123c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80123c8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80123ca:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80123ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80123d2:	2301      	movs	r3, #1
 80123d4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80123d6:	2301      	movs	r3, #1
 80123d8:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80123da:	2318      	movs	r3, #24
 80123dc:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80123de:	2307      	movs	r3, #7
 80123e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80123e2:	2302      	movs	r3, #2
 80123e4:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80123e6:	2302      	movs	r3, #2
 80123e8:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80123ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80123ee:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80123f0:	f107 031c 	add.w	r3, r7, #28
 80123f4:	4618      	mov	r0, r3
 80123f6:	f003 fb61 	bl	8015abc <HAL_RCCEx_PeriphCLKConfig>
 80123fa:	4603      	mov	r3, r0
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d001      	beq.n	8012404 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8012400:	f7ff fd4a 	bl	8011e98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8012404:	4b31      	ldr	r3, [pc, #196]	; (80124cc <HAL_ADC_MspInit+0x138>)
 8012406:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012408:	4a30      	ldr	r2, [pc, #192]	; (80124cc <HAL_ADC_MspInit+0x138>)
 801240a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801240e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8012410:	4b2e      	ldr	r3, [pc, #184]	; (80124cc <HAL_ADC_MspInit+0x138>)
 8012412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012414:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8012418:	61bb      	str	r3, [r7, #24]
 801241a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 801241c:	4b2b      	ldr	r3, [pc, #172]	; (80124cc <HAL_ADC_MspInit+0x138>)
 801241e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012420:	4a2a      	ldr	r2, [pc, #168]	; (80124cc <HAL_ADC_MspInit+0x138>)
 8012422:	f043 0304 	orr.w	r3, r3, #4
 8012426:	64d3      	str	r3, [r2, #76]	; 0x4c
 8012428:	4b28      	ldr	r3, [pc, #160]	; (80124cc <HAL_ADC_MspInit+0x138>)
 801242a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801242c:	f003 0304 	and.w	r3, r3, #4
 8012430:	617b      	str	r3, [r7, #20]
 8012432:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012434:	4b25      	ldr	r3, [pc, #148]	; (80124cc <HAL_ADC_MspInit+0x138>)
 8012436:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012438:	4a24      	ldr	r2, [pc, #144]	; (80124cc <HAL_ADC_MspInit+0x138>)
 801243a:	f043 0301 	orr.w	r3, r3, #1
 801243e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8012440:	4b22      	ldr	r3, [pc, #136]	; (80124cc <HAL_ADC_MspInit+0x138>)
 8012442:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012444:	f003 0301 	and.w	r3, r3, #1
 8012448:	613b      	str	r3, [r7, #16]
 801244a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801244c:	4b1f      	ldr	r3, [pc, #124]	; (80124cc <HAL_ADC_MspInit+0x138>)
 801244e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012450:	4a1e      	ldr	r2, [pc, #120]	; (80124cc <HAL_ADC_MspInit+0x138>)
 8012452:	f043 0302 	orr.w	r3, r3, #2
 8012456:	64d3      	str	r3, [r2, #76]	; 0x4c
 8012458:	4b1c      	ldr	r3, [pc, #112]	; (80124cc <HAL_ADC_MspInit+0x138>)
 801245a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801245c:	f003 0302 	and.w	r3, r3, #2
 8012460:	60fb      	str	r3, [r7, #12]
 8012462:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN9
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8012464:	233f      	movs	r3, #63	; 0x3f
 8012466:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 801246a:	230b      	movs	r3, #11
 801246c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012470:	2300      	movs	r3, #0
 8012472:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8012476:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 801247a:	4619      	mov	r1, r3
 801247c:	4814      	ldr	r0, [pc, #80]	; (80124d0 <HAL_ADC_MspInit+0x13c>)
 801247e:	f002 f9c1 	bl	8014804 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D7_Pin;
 8012482:	2310      	movs	r3, #16
 8012484:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8012488:	230b      	movs	r3, #11
 801248a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801248e:	2300      	movs	r3, #0
 8012490:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8012494:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8012498:	4619      	mov	r1, r3
 801249a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 801249e:	f002 f9b1 	bl	8014804 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D6_Pin;
 80124a2:	2302      	movs	r3, #2
 80124a4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80124a8:	230b      	movs	r3, #11
 80124aa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80124ae:	2300      	movs	r3, #0
 80124b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 80124b4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80124b8:	4619      	mov	r1, r3
 80124ba:	4806      	ldr	r0, [pc, #24]	; (80124d4 <HAL_ADC_MspInit+0x140>)
 80124bc:	f002 f9a2 	bl	8014804 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80124c0:	bf00      	nop
 80124c2:	37b8      	adds	r7, #184	; 0xb8
 80124c4:	46bd      	mov	sp, r7
 80124c6:	bd80      	pop	{r7, pc}
 80124c8:	50040000 	.word	0x50040000
 80124cc:	40021000 	.word	0x40021000
 80124d0:	48000800 	.word	0x48000800
 80124d4:	48000400 	.word	0x48000400

080124d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80124d8:	b580      	push	{r7, lr}
 80124da:	b0ac      	sub	sp, #176	; 0xb0
 80124dc:	af00      	add	r7, sp, #0
 80124de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80124e0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80124e4:	2200      	movs	r2, #0
 80124e6:	601a      	str	r2, [r3, #0]
 80124e8:	605a      	str	r2, [r3, #4]
 80124ea:	609a      	str	r2, [r3, #8]
 80124ec:	60da      	str	r2, [r3, #12]
 80124ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80124f0:	f107 0314 	add.w	r3, r7, #20
 80124f4:	2288      	movs	r2, #136	; 0x88
 80124f6:	2100      	movs	r1, #0
 80124f8:	4618      	mov	r0, r3
 80124fa:	f006 fb70 	bl	8018bde <memset>
  if(huart->Instance==USART1)
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	681b      	ldr	r3, [r3, #0]
 8012502:	4a21      	ldr	r2, [pc, #132]	; (8012588 <HAL_UART_MspInit+0xb0>)
 8012504:	4293      	cmp	r3, r2
 8012506:	d13a      	bne.n	801257e <HAL_UART_MspInit+0xa6>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8012508:	2301      	movs	r3, #1
 801250a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 801250c:	2300      	movs	r3, #0
 801250e:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8012510:	f107 0314 	add.w	r3, r7, #20
 8012514:	4618      	mov	r0, r3
 8012516:	f003 fad1 	bl	8015abc <HAL_RCCEx_PeriphCLKConfig>
 801251a:	4603      	mov	r3, r0
 801251c:	2b00      	cmp	r3, #0
 801251e:	d001      	beq.n	8012524 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8012520:	f7ff fcba 	bl	8011e98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8012524:	4b19      	ldr	r3, [pc, #100]	; (801258c <HAL_UART_MspInit+0xb4>)
 8012526:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012528:	4a18      	ldr	r2, [pc, #96]	; (801258c <HAL_UART_MspInit+0xb4>)
 801252a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801252e:	6613      	str	r3, [r2, #96]	; 0x60
 8012530:	4b16      	ldr	r3, [pc, #88]	; (801258c <HAL_UART_MspInit+0xb4>)
 8012532:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012534:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012538:	613b      	str	r3, [r7, #16]
 801253a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 801253c:	4b13      	ldr	r3, [pc, #76]	; (801258c <HAL_UART_MspInit+0xb4>)
 801253e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012540:	4a12      	ldr	r2, [pc, #72]	; (801258c <HAL_UART_MspInit+0xb4>)
 8012542:	f043 0302 	orr.w	r3, r3, #2
 8012546:	64d3      	str	r3, [r2, #76]	; 0x4c
 8012548:	4b10      	ldr	r3, [pc, #64]	; (801258c <HAL_UART_MspInit+0xb4>)
 801254a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801254c:	f003 0302 	and.w	r3, r3, #2
 8012550:	60fb      	str	r3, [r7, #12]
 8012552:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8012554:	23c0      	movs	r3, #192	; 0xc0
 8012556:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801255a:	2302      	movs	r3, #2
 801255c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012560:	2300      	movs	r3, #0
 8012562:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012566:	2303      	movs	r3, #3
 8012568:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 801256c:	2307      	movs	r3, #7
 801256e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8012572:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8012576:	4619      	mov	r1, r3
 8012578:	4805      	ldr	r0, [pc, #20]	; (8012590 <HAL_UART_MspInit+0xb8>)
 801257a:	f002 f943 	bl	8014804 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 801257e:	bf00      	nop
 8012580:	37b0      	adds	r7, #176	; 0xb0
 8012582:	46bd      	mov	sp, r7
 8012584:	bd80      	pop	{r7, pc}
 8012586:	bf00      	nop
 8012588:	40013800 	.word	0x40013800
 801258c:	40021000 	.word	0x40021000
 8012590:	48000400 	.word	0x48000400

08012594 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8012594:	b480      	push	{r7}
 8012596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8012598:	e7fe      	b.n	8012598 <NMI_Handler+0x4>

0801259a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 801259a:	b480      	push	{r7}
 801259c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 801259e:	e7fe      	b.n	801259e <HardFault_Handler+0x4>

080125a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80125a0:	b480      	push	{r7}
 80125a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80125a4:	e7fe      	b.n	80125a4 <MemManage_Handler+0x4>

080125a6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80125a6:	b480      	push	{r7}
 80125a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80125aa:	e7fe      	b.n	80125aa <BusFault_Handler+0x4>

080125ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80125ac:	b480      	push	{r7}
 80125ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80125b0:	e7fe      	b.n	80125b0 <UsageFault_Handler+0x4>

080125b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80125b2:	b480      	push	{r7}
 80125b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80125b6:	bf00      	nop
 80125b8:	46bd      	mov	sp, r7
 80125ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125be:	4770      	bx	lr

080125c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80125c0:	b480      	push	{r7}
 80125c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80125c4:	bf00      	nop
 80125c6:	46bd      	mov	sp, r7
 80125c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125cc:	4770      	bx	lr

080125ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80125ce:	b480      	push	{r7}
 80125d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80125d2:	bf00      	nop
 80125d4:	46bd      	mov	sp, r7
 80125d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125da:	4770      	bx	lr

080125dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80125dc:	b580      	push	{r7, lr}
 80125de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80125e0:	f000 fa86 	bl	8012af0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80125e4:	bf00      	nop
 80125e6:	bd80      	pop	{r7, pc}

080125e8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80125e8:	b580      	push	{r7, lr}
 80125ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80125ec:	2020      	movs	r0, #32
 80125ee:	f002 fbf1 	bl	8014dd4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 80125f2:	4806      	ldr	r0, [pc, #24]	; (801260c <EXTI9_5_IRQHandler+0x24>)
 80125f4:	f001 fe42 	bl	801427c <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80125f8:	2080      	movs	r0, #128	; 0x80
 80125fa:	f002 fbeb 	bl	8014dd4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80125fe:	f44f 7080 	mov.w	r0, #256	; 0x100
 8012602:	f002 fbe7 	bl	8014dd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8012606:	bf00      	nop
 8012608:	bd80      	pop	{r7, pc}
 801260a:	bf00      	nop
 801260c:	20000538 	.word	0x20000538

08012610 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8012610:	b580      	push	{r7, lr}
 8012612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8012614:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8012618:	f002 fbdc 	bl	8014dd4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 801261c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8012620:	f002 fbd8 	bl	8014dd4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8012624:	4806      	ldr	r0, [pc, #24]	; (8012640 <EXTI15_10_IRQHandler+0x30>)
 8012626:	f001 fe29 	bl	801427c <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 801262a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 801262e:	f002 fbd1 	bl	8014dd4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8012632:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8012636:	f002 fbcd 	bl	8014dd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 801263a:	bf00      	nop
 801263c:	bd80      	pop	{r7, pc}
 801263e:	bf00      	nop
 8012640:	2000000c 	.word	0x2000000c

08012644 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8012644:	b580      	push	{r7, lr}
 8012646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8012648:	4802      	ldr	r0, [pc, #8]	; (8012654 <SPI3_IRQHandler+0x10>)
 801264a:	f004 f9b3 	bl	80169b4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 801264e:	bf00      	nop
 8012650:	bd80      	pop	{r7, pc}
 8012652:	bf00      	nop
 8012654:	20000628 	.word	0x20000628

08012658 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8012658:	b580      	push	{r7, lr}
 801265a:	b086      	sub	sp, #24
 801265c:	af00      	add	r7, sp, #0
 801265e:	60f8      	str	r0, [r7, #12]
 8012660:	60b9      	str	r1, [r7, #8]
 8012662:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8012664:	2300      	movs	r3, #0
 8012666:	617b      	str	r3, [r7, #20]
 8012668:	e00a      	b.n	8012680 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 801266a:	f3af 8000 	nop.w
 801266e:	4601      	mov	r1, r0
 8012670:	68bb      	ldr	r3, [r7, #8]
 8012672:	1c5a      	adds	r2, r3, #1
 8012674:	60ba      	str	r2, [r7, #8]
 8012676:	b2ca      	uxtb	r2, r1
 8012678:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 801267a:	697b      	ldr	r3, [r7, #20]
 801267c:	3301      	adds	r3, #1
 801267e:	617b      	str	r3, [r7, #20]
 8012680:	697a      	ldr	r2, [r7, #20]
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	429a      	cmp	r2, r3
 8012686:	dbf0      	blt.n	801266a <_read+0x12>
	}

return len;
 8012688:	687b      	ldr	r3, [r7, #4]
}
 801268a:	4618      	mov	r0, r3
 801268c:	3718      	adds	r7, #24
 801268e:	46bd      	mov	sp, r7
 8012690:	bd80      	pop	{r7, pc}

08012692 <_close>:
	}
	return len;
}

int _close(int file)
{
 8012692:	b480      	push	{r7}
 8012694:	b083      	sub	sp, #12
 8012696:	af00      	add	r7, sp, #0
 8012698:	6078      	str	r0, [r7, #4]
	return -1;
 801269a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801269e:	4618      	mov	r0, r3
 80126a0:	370c      	adds	r7, #12
 80126a2:	46bd      	mov	sp, r7
 80126a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126a8:	4770      	bx	lr

080126aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80126aa:	b480      	push	{r7}
 80126ac:	b083      	sub	sp, #12
 80126ae:	af00      	add	r7, sp, #0
 80126b0:	6078      	str	r0, [r7, #4]
 80126b2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80126b4:	683b      	ldr	r3, [r7, #0]
 80126b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80126ba:	605a      	str	r2, [r3, #4]
	return 0;
 80126bc:	2300      	movs	r3, #0
}
 80126be:	4618      	mov	r0, r3
 80126c0:	370c      	adds	r7, #12
 80126c2:	46bd      	mov	sp, r7
 80126c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126c8:	4770      	bx	lr

080126ca <_isatty>:

int _isatty(int file)
{
 80126ca:	b480      	push	{r7}
 80126cc:	b083      	sub	sp, #12
 80126ce:	af00      	add	r7, sp, #0
 80126d0:	6078      	str	r0, [r7, #4]
	return 1;
 80126d2:	2301      	movs	r3, #1
}
 80126d4:	4618      	mov	r0, r3
 80126d6:	370c      	adds	r7, #12
 80126d8:	46bd      	mov	sp, r7
 80126da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126de:	4770      	bx	lr

080126e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80126e0:	b480      	push	{r7}
 80126e2:	b085      	sub	sp, #20
 80126e4:	af00      	add	r7, sp, #0
 80126e6:	60f8      	str	r0, [r7, #12]
 80126e8:	60b9      	str	r1, [r7, #8]
 80126ea:	607a      	str	r2, [r7, #4]
	return 0;
 80126ec:	2300      	movs	r3, #0
}
 80126ee:	4618      	mov	r0, r3
 80126f0:	3714      	adds	r7, #20
 80126f2:	46bd      	mov	sp, r7
 80126f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126f8:	4770      	bx	lr
	...

080126fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80126fc:	b580      	push	{r7, lr}
 80126fe:	b086      	sub	sp, #24
 8012700:	af00      	add	r7, sp, #0
 8012702:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8012704:	4a14      	ldr	r2, [pc, #80]	; (8012758 <_sbrk+0x5c>)
 8012706:	4b15      	ldr	r3, [pc, #84]	; (801275c <_sbrk+0x60>)
 8012708:	1ad3      	subs	r3, r2, r3
 801270a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 801270c:	697b      	ldr	r3, [r7, #20]
 801270e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8012710:	4b13      	ldr	r3, [pc, #76]	; (8012760 <_sbrk+0x64>)
 8012712:	681b      	ldr	r3, [r3, #0]
 8012714:	2b00      	cmp	r3, #0
 8012716:	d102      	bne.n	801271e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8012718:	4b11      	ldr	r3, [pc, #68]	; (8012760 <_sbrk+0x64>)
 801271a:	4a12      	ldr	r2, [pc, #72]	; (8012764 <_sbrk+0x68>)
 801271c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 801271e:	4b10      	ldr	r3, [pc, #64]	; (8012760 <_sbrk+0x64>)
 8012720:	681a      	ldr	r2, [r3, #0]
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	4413      	add	r3, r2
 8012726:	693a      	ldr	r2, [r7, #16]
 8012728:	429a      	cmp	r2, r3
 801272a:	d207      	bcs.n	801273c <_sbrk+0x40>
  {
    errno = ENOMEM;
 801272c:	f006 f852 	bl	80187d4 <__errno>
 8012730:	4603      	mov	r3, r0
 8012732:	220c      	movs	r2, #12
 8012734:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8012736:	f04f 33ff 	mov.w	r3, #4294967295
 801273a:	e009      	b.n	8012750 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 801273c:	4b08      	ldr	r3, [pc, #32]	; (8012760 <_sbrk+0x64>)
 801273e:	681b      	ldr	r3, [r3, #0]
 8012740:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8012742:	4b07      	ldr	r3, [pc, #28]	; (8012760 <_sbrk+0x64>)
 8012744:	681a      	ldr	r2, [r3, #0]
 8012746:	687b      	ldr	r3, [r7, #4]
 8012748:	4413      	add	r3, r2
 801274a:	4a05      	ldr	r2, [pc, #20]	; (8012760 <_sbrk+0x64>)
 801274c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 801274e:	68fb      	ldr	r3, [r7, #12]
}
 8012750:	4618      	mov	r0, r3
 8012752:	3718      	adds	r7, #24
 8012754:	46bd      	mov	sp, r7
 8012756:	bd80      	pop	{r7, pc}
 8012758:	20018000 	.word	0x20018000
 801275c:	00000400 	.word	0x00000400
 8012760:	200001cc 	.word	0x200001cc
 8012764:	200006b0 	.word	0x200006b0

08012768 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8012768:	b480      	push	{r7}
 801276a:	af00      	add	r7, sp, #0
#if defined(USER_VECT_TAB_ADDRESS)
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 801276c:	4b16      	ldr	r3, [pc, #88]	; (80127c8 <SystemInit+0x60>)
 801276e:	4a17      	ldr	r2, [pc, #92]	; (80127cc <SystemInit+0x64>)
 8012770:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8012772:	4b15      	ldr	r3, [pc, #84]	; (80127c8 <SystemInit+0x60>)
 8012774:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012778:	4a13      	ldr	r2, [pc, #76]	; (80127c8 <SystemInit+0x60>)
 801277a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 801277e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8012782:	4b13      	ldr	r3, [pc, #76]	; (80127d0 <SystemInit+0x68>)
 8012784:	681b      	ldr	r3, [r3, #0]
 8012786:	4a12      	ldr	r2, [pc, #72]	; (80127d0 <SystemInit+0x68>)
 8012788:	f043 0301 	orr.w	r3, r3, #1
 801278c:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 801278e:	4b10      	ldr	r3, [pc, #64]	; (80127d0 <SystemInit+0x68>)
 8012790:	2200      	movs	r2, #0
 8012792:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8012794:	4b0e      	ldr	r3, [pc, #56]	; (80127d0 <SystemInit+0x68>)
 8012796:	681b      	ldr	r3, [r3, #0]
 8012798:	4a0d      	ldr	r2, [pc, #52]	; (80127d0 <SystemInit+0x68>)
 801279a:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 801279e:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80127a2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80127a4:	4b0a      	ldr	r3, [pc, #40]	; (80127d0 <SystemInit+0x68>)
 80127a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80127aa:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80127ac:	4b08      	ldr	r3, [pc, #32]	; (80127d0 <SystemInit+0x68>)
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	4a07      	ldr	r2, [pc, #28]	; (80127d0 <SystemInit+0x68>)
 80127b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80127b6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80127b8:	4b05      	ldr	r3, [pc, #20]	; (80127d0 <SystemInit+0x68>)
 80127ba:	2200      	movs	r2, #0
 80127bc:	619a      	str	r2, [r3, #24]
}
 80127be:	bf00      	nop
 80127c0:	46bd      	mov	sp, r7
 80127c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127c6:	4770      	bx	lr
 80127c8:	e000ed00 	.word	0xe000ed00
 80127cc:	08010000 	.word	0x08010000
 80127d0:	40021000 	.word	0x40021000

080127d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80127d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 801280c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80127d8:	f7ff ffc6 	bl	8012768 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80127dc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80127de:	e003      	b.n	80127e8 <LoopCopyDataInit>

080127e0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80127e0:	4b0b      	ldr	r3, [pc, #44]	; (8012810 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80127e2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80127e4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80127e6:	3104      	adds	r1, #4

080127e8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80127e8:	480a      	ldr	r0, [pc, #40]	; (8012814 <LoopForever+0xa>)
	ldr	r3, =_edata
 80127ea:	4b0b      	ldr	r3, [pc, #44]	; (8012818 <LoopForever+0xe>)
	adds	r2, r0, r1
 80127ec:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80127ee:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80127f0:	d3f6      	bcc.n	80127e0 <CopyDataInit>
	ldr	r2, =_sbss
 80127f2:	4a0a      	ldr	r2, [pc, #40]	; (801281c <LoopForever+0x12>)
	b	LoopFillZerobss
 80127f4:	e002      	b.n	80127fc <LoopFillZerobss>

080127f6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80127f6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80127f8:	f842 3b04 	str.w	r3, [r2], #4

080127fc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80127fc:	4b08      	ldr	r3, [pc, #32]	; (8012820 <LoopForever+0x16>)
	cmp	r2, r3
 80127fe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8012800:	d3f9      	bcc.n	80127f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8012802:	f006 f9b7 	bl	8018b74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8012806:	f7ff f857 	bl	80118b8 <main>

0801280a <LoopForever>:

LoopForever:
    b LoopForever
 801280a:	e7fe      	b.n	801280a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 801280c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8012810:	08019fa8 	.word	0x08019fa8
	ldr	r0, =_sdata
 8012814:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8012818:	200000a0 	.word	0x200000a0
	ldr	r2, =_sbss
 801281c:	200000a0 	.word	0x200000a0
	ldr	r3, = _ebss
 8012820:	200006b0 	.word	0x200006b0

08012824 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8012824:	e7fe      	b.n	8012824 <ADC1_2_IRQHandler>
	...

08012828 <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8012828:	b580      	push	{r7, lr}
 801282a:	b082      	sub	sp, #8
 801282c:	af00      	add	r7, sp, #0
 801282e:	4603      	mov	r3, r0
 8012830:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8012832:	79fb      	ldrb	r3, [r7, #7]
 8012834:	4a06      	ldr	r2, [pc, #24]	; (8012850 <BSP_LED_Toggle+0x28>)
 8012836:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801283a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 801283e:	4611      	mov	r1, r2
 8012840:	4618      	mov	r0, r3
 8012842:	f002 faad 	bl	8014da0 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8012846:	2300      	movs	r3, #0
}
 8012848:	4618      	mov	r0, r3
 801284a:	3708      	adds	r7, #8
 801284c:	46bd      	mov	sp, r7
 801284e:	bd80      	pop	{r7, pc}
 8012850:	20000008 	.word	0x20000008

08012854 <BSP_SPI3_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI3_Init(void)
{
 8012854:	b580      	push	{r7, lr}
 8012856:	b082      	sub	sp, #8
 8012858:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 801285a:	2300      	movs	r3, #0
 801285c:	607b      	str	r3, [r7, #4]

  hspi3.Instance  = SPI3;
 801285e:	4b12      	ldr	r3, [pc, #72]	; (80128a8 <BSP_SPI3_Init+0x54>)
 8012860:	4a12      	ldr	r2, [pc, #72]	; (80128ac <BSP_SPI3_Init+0x58>)
 8012862:	601a      	str	r2, [r3, #0]

  if(SPI3InitCounter++ == 0)
 8012864:	4b12      	ldr	r3, [pc, #72]	; (80128b0 <BSP_SPI3_Init+0x5c>)
 8012866:	681b      	ldr	r3, [r3, #0]
 8012868:	1c5a      	adds	r2, r3, #1
 801286a:	4911      	ldr	r1, [pc, #68]	; (80128b0 <BSP_SPI3_Init+0x5c>)
 801286c:	600a      	str	r2, [r1, #0]
 801286e:	2b00      	cmp	r3, #0
 8012870:	d114      	bne.n	801289c <BSP_SPI3_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_RESET)
 8012872:	480d      	ldr	r0, [pc, #52]	; (80128a8 <BSP_SPI3_Init+0x54>)
 8012874:	f004 f9a8 	bl	8016bc8 <HAL_SPI_GetState>
 8012878:	4603      	mov	r3, r0
 801287a:	2b00      	cmp	r3, #0
 801287c:	d10e      	bne.n	801289c <BSP_SPI3_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI3_MspInit(&hspi3);
 801287e:	480a      	ldr	r0, [pc, #40]	; (80128a8 <BSP_SPI3_Init+0x54>)
 8012880:	f000 f882 	bl	8012988 <SPI3_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	2b00      	cmp	r3, #0
 8012888:	d108      	bne.n	801289c <BSP_SPI3_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI3_Init(&hspi3) != HAL_OK)
 801288a:	4807      	ldr	r0, [pc, #28]	; (80128a8 <BSP_SPI3_Init+0x54>)
 801288c:	f000 f83a 	bl	8012904 <MX_SPI3_Init>
 8012890:	4603      	mov	r3, r0
 8012892:	2b00      	cmp	r3, #0
 8012894:	d002      	beq.n	801289c <BSP_SPI3_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8012896:	f06f 0307 	mvn.w	r3, #7
 801289a:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 801289c:	687b      	ldr	r3, [r7, #4]
}
 801289e:	4618      	mov	r0, r3
 80128a0:	3708      	adds	r7, #8
 80128a2:	46bd      	mov	sp, r7
 80128a4:	bd80      	pop	{r7, pc}
 80128a6:	bf00      	nop
 80128a8:	20000628 	.word	0x20000628
 80128ac:	40003c00 	.word	0x40003c00
 80128b0:	200001d0 	.word	0x200001d0

080128b4 <BSP_SPI3_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI3_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 80128b4:	b580      	push	{r7, lr}
 80128b6:	b088      	sub	sp, #32
 80128b8:	af02      	add	r7, sp, #8
 80128ba:	60f8      	str	r0, [r7, #12]
 80128bc:	60b9      	str	r1, [r7, #8]
 80128be:	4613      	mov	r3, r2
 80128c0:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80128c2:	2300      	movs	r3, #0
 80128c4:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi3, pTxData, pRxData, Length, BUS_SPI3_POLL_TIMEOUT) != HAL_OK)
 80128c6:	88fb      	ldrh	r3, [r7, #6]
 80128c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80128cc:	9200      	str	r2, [sp, #0]
 80128ce:	68ba      	ldr	r2, [r7, #8]
 80128d0:	68f9      	ldr	r1, [r7, #12]
 80128d2:	4807      	ldr	r0, [pc, #28]	; (80128f0 <BSP_SPI3_SendRecv+0x3c>)
 80128d4:	f003 fe5b 	bl	801658e <HAL_SPI_TransmitReceive>
 80128d8:	4603      	mov	r3, r0
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d002      	beq.n	80128e4 <BSP_SPI3_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 80128de:	f06f 0305 	mvn.w	r3, #5
 80128e2:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80128e4:	697b      	ldr	r3, [r7, #20]
}
 80128e6:	4618      	mov	r0, r3
 80128e8:	3718      	adds	r7, #24
 80128ea:	46bd      	mov	sp, r7
 80128ec:	bd80      	pop	{r7, pc}
 80128ee:	bf00      	nop
 80128f0:	20000628 	.word	0x20000628

080128f4 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 80128f4:	b580      	push	{r7, lr}
 80128f6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80128f8:	f000 f90e 	bl	8012b18 <HAL_GetTick>
 80128fc:	4603      	mov	r3, r0
}
 80128fe:	4618      	mov	r0, r3
 8012900:	bd80      	pop	{r7, pc}
	...

08012904 <MX_SPI3_Init>:

/* SPI3 init function */

__weak HAL_StatusTypeDef MX_SPI3_Init(SPI_HandleTypeDef* hspi)
{
 8012904:	b580      	push	{r7, lr}
 8012906:	b084      	sub	sp, #16
 8012908:	af00      	add	r7, sp, #0
 801290a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 801290c:	2300      	movs	r3, #0
 801290e:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI3;
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	4a1c      	ldr	r2, [pc, #112]	; (8012984 <MX_SPI3_Init+0x80>)
 8012914:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	f44f 7282 	mov.w	r2, #260	; 0x104
 801291c:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	2200      	movs	r2, #0
 8012922:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8012924:	687b      	ldr	r3, [r7, #4]
 8012926:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 801292a:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	2200      	movs	r2, #0
 8012930:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	2200      	movs	r2, #0
 8012936:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	f44f 7200 	mov.w	r2, #512	; 0x200
 801293e:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8012940:	687b      	ldr	r3, [r7, #4]
 8012942:	2238      	movs	r2, #56	; 0x38
 8012944:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	2200      	movs	r2, #0
 801294a:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	2200      	movs	r2, #0
 8012950:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	2200      	movs	r2, #0
 8012956:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 7;
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	2207      	movs	r2, #7
 801295c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	2200      	movs	r2, #0
 8012962:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	2208      	movs	r2, #8
 8012968:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 801296a:	6878      	ldr	r0, [r7, #4]
 801296c:	f003 fd62 	bl	8016434 <HAL_SPI_Init>
 8012970:	4603      	mov	r3, r0
 8012972:	2b00      	cmp	r3, #0
 8012974:	d001      	beq.n	801297a <MX_SPI3_Init+0x76>
  {
    ret = HAL_ERROR;
 8012976:	2301      	movs	r3, #1
 8012978:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 801297a:	7bfb      	ldrb	r3, [r7, #15]
}
 801297c:	4618      	mov	r0, r3
 801297e:	3710      	adds	r7, #16
 8012980:	46bd      	mov	sp, r7
 8012982:	bd80      	pop	{r7, pc}
 8012984:	40003c00 	.word	0x40003c00

08012988 <SPI3_MspInit>:

static void SPI3_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8012988:	b580      	push	{r7, lr}
 801298a:	b08a      	sub	sp, #40	; 0x28
 801298c:	af00      	add	r7, sp, #0
 801298e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8012990:	4b2b      	ldr	r3, [pc, #172]	; (8012a40 <SPI3_MspInit+0xb8>)
 8012992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012994:	4a2a      	ldr	r2, [pc, #168]	; (8012a40 <SPI3_MspInit+0xb8>)
 8012996:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801299a:	6593      	str	r3, [r2, #88]	; 0x58
 801299c:	4b28      	ldr	r3, [pc, #160]	; (8012a40 <SPI3_MspInit+0xb8>)
 801299e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80129a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80129a4:	613b      	str	r3, [r7, #16]
 80129a6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80129a8:	4b25      	ldr	r3, [pc, #148]	; (8012a40 <SPI3_MspInit+0xb8>)
 80129aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80129ac:	4a24      	ldr	r2, [pc, #144]	; (8012a40 <SPI3_MspInit+0xb8>)
 80129ae:	f043 0304 	orr.w	r3, r3, #4
 80129b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80129b4:	4b22      	ldr	r3, [pc, #136]	; (8012a40 <SPI3_MspInit+0xb8>)
 80129b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80129b8:	f003 0304 	and.w	r3, r3, #4
 80129bc:	60fb      	str	r3, [r7, #12]
 80129be:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI3_SCK_GPIO_PIN;
 80129c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80129c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80129c6:	2302      	movs	r3, #2
 80129c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80129ca:	2300      	movs	r3, #0
 80129cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80129ce:	2303      	movs	r3, #3
 80129d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_SCK_GPIO_AF;
 80129d2:	2306      	movs	r3, #6
 80129d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI3_SCK_GPIO_PORT, &GPIO_InitStruct);
 80129d6:	f107 0314 	add.w	r3, r7, #20
 80129da:	4619      	mov	r1, r3
 80129dc:	4819      	ldr	r0, [pc, #100]	; (8012a44 <SPI3_MspInit+0xbc>)
 80129de:	f001 ff11 	bl	8014804 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MISO_GPIO_PIN;
 80129e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80129e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80129e8:	2302      	movs	r3, #2
 80129ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80129ec:	2300      	movs	r3, #0
 80129ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80129f0:	2303      	movs	r3, #3
 80129f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MISO_GPIO_AF;
 80129f4:	2306      	movs	r3, #6
 80129f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI3_MISO_GPIO_PORT, &GPIO_InitStruct);
 80129f8:	f107 0314 	add.w	r3, r7, #20
 80129fc:	4619      	mov	r1, r3
 80129fe:	4811      	ldr	r0, [pc, #68]	; (8012a44 <SPI3_MspInit+0xbc>)
 8012a00:	f001 ff00 	bl	8014804 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MOSI_GPIO_PIN;
 8012a04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012a08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012a0a:	2302      	movs	r3, #2
 8012a0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012a0e:	2300      	movs	r3, #0
 8012a10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012a12:	2303      	movs	r3, #3
 8012a14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MOSI_GPIO_AF;
 8012a16:	2306      	movs	r3, #6
 8012a18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI3_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8012a1a:	f107 0314 	add.w	r3, r7, #20
 8012a1e:	4619      	mov	r1, r3
 8012a20:	4808      	ldr	r0, [pc, #32]	; (8012a44 <SPI3_MspInit+0xbc>)
 8012a22:	f001 feef 	bl	8014804 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8012a26:	2200      	movs	r2, #0
 8012a28:	2100      	movs	r1, #0
 8012a2a:	2033      	movs	r0, #51	; 0x33
 8012a2c:	f001 fb81 	bl	8014132 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8012a30:	2033      	movs	r0, #51	; 0x33
 8012a32:	f001 fb9a 	bl	801416a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
}
 8012a36:	bf00      	nop
 8012a38:	3728      	adds	r7, #40	; 0x28
 8012a3a:	46bd      	mov	sp, r7
 8012a3c:	bd80      	pop	{r7, pc}
 8012a3e:	bf00      	nop
 8012a40:	40021000 	.word	0x40021000
 8012a44:	48000800 	.word	0x48000800

08012a48 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8012a48:	b580      	push	{r7, lr}
 8012a4a:	b082      	sub	sp, #8
 8012a4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8012a4e:	2300      	movs	r3, #0
 8012a50:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8012a52:	2003      	movs	r0, #3
 8012a54:	f001 fb62 	bl	801411c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8012a58:	2000      	movs	r0, #0
 8012a5a:	f000 f80d 	bl	8012a78 <HAL_InitTick>
 8012a5e:	4603      	mov	r3, r0
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d002      	beq.n	8012a6a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8012a64:	2301      	movs	r3, #1
 8012a66:	71fb      	strb	r3, [r7, #7]
 8012a68:	e001      	b.n	8012a6e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8012a6a:	f7ff fc6f 	bl	801234c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8012a6e:	79fb      	ldrb	r3, [r7, #7]
}
 8012a70:	4618      	mov	r0, r3
 8012a72:	3708      	adds	r7, #8
 8012a74:	46bd      	mov	sp, r7
 8012a76:	bd80      	pop	{r7, pc}

08012a78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8012a78:	b580      	push	{r7, lr}
 8012a7a:	b084      	sub	sp, #16
 8012a7c:	af00      	add	r7, sp, #0
 8012a7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8012a80:	2300      	movs	r3, #0
 8012a82:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8012a84:	4b17      	ldr	r3, [pc, #92]	; (8012ae4 <HAL_InitTick+0x6c>)
 8012a86:	781b      	ldrb	r3, [r3, #0]
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d023      	beq.n	8012ad4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8012a8c:	4b16      	ldr	r3, [pc, #88]	; (8012ae8 <HAL_InitTick+0x70>)
 8012a8e:	681a      	ldr	r2, [r3, #0]
 8012a90:	4b14      	ldr	r3, [pc, #80]	; (8012ae4 <HAL_InitTick+0x6c>)
 8012a92:	781b      	ldrb	r3, [r3, #0]
 8012a94:	4619      	mov	r1, r3
 8012a96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8012a9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8012a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8012aa2:	4618      	mov	r0, r3
 8012aa4:	f001 fb6f 	bl	8014186 <HAL_SYSTICK_Config>
 8012aa8:	4603      	mov	r3, r0
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	d10f      	bne.n	8012ace <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	2b0f      	cmp	r3, #15
 8012ab2:	d809      	bhi.n	8012ac8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8012ab4:	2200      	movs	r2, #0
 8012ab6:	6879      	ldr	r1, [r7, #4]
 8012ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8012abc:	f001 fb39 	bl	8014132 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8012ac0:	4a0a      	ldr	r2, [pc, #40]	; (8012aec <HAL_InitTick+0x74>)
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	6013      	str	r3, [r2, #0]
 8012ac6:	e007      	b.n	8012ad8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8012ac8:	2301      	movs	r3, #1
 8012aca:	73fb      	strb	r3, [r7, #15]
 8012acc:	e004      	b.n	8012ad8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8012ace:	2301      	movs	r3, #1
 8012ad0:	73fb      	strb	r3, [r7, #15]
 8012ad2:	e001      	b.n	8012ad8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8012ad4:	2301      	movs	r3, #1
 8012ad6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8012ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ada:	4618      	mov	r0, r3
 8012adc:	3710      	adds	r7, #16
 8012ade:	46bd      	mov	sp, r7
 8012ae0:	bd80      	pop	{r7, pc}
 8012ae2:	bf00      	nop
 8012ae4:	20000018 	.word	0x20000018
 8012ae8:	20000004 	.word	0x20000004
 8012aec:	20000014 	.word	0x20000014

08012af0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8012af0:	b480      	push	{r7}
 8012af2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8012af4:	4b06      	ldr	r3, [pc, #24]	; (8012b10 <HAL_IncTick+0x20>)
 8012af6:	781b      	ldrb	r3, [r3, #0]
 8012af8:	461a      	mov	r2, r3
 8012afa:	4b06      	ldr	r3, [pc, #24]	; (8012b14 <HAL_IncTick+0x24>)
 8012afc:	681b      	ldr	r3, [r3, #0]
 8012afe:	4413      	add	r3, r2
 8012b00:	4a04      	ldr	r2, [pc, #16]	; (8012b14 <HAL_IncTick+0x24>)
 8012b02:	6013      	str	r3, [r2, #0]
}
 8012b04:	bf00      	nop
 8012b06:	46bd      	mov	sp, r7
 8012b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b0c:	4770      	bx	lr
 8012b0e:	bf00      	nop
 8012b10:	20000018 	.word	0x20000018
 8012b14:	2000068c 	.word	0x2000068c

08012b18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8012b18:	b480      	push	{r7}
 8012b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8012b1c:	4b03      	ldr	r3, [pc, #12]	; (8012b2c <HAL_GetTick+0x14>)
 8012b1e:	681b      	ldr	r3, [r3, #0]
}
 8012b20:	4618      	mov	r0, r3
 8012b22:	46bd      	mov	sp, r7
 8012b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b28:	4770      	bx	lr
 8012b2a:	bf00      	nop
 8012b2c:	2000068c 	.word	0x2000068c

08012b30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8012b30:	b580      	push	{r7, lr}
 8012b32:	b084      	sub	sp, #16
 8012b34:	af00      	add	r7, sp, #0
 8012b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8012b38:	f7ff ffee 	bl	8012b18 <HAL_GetTick>
 8012b3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8012b42:	68fb      	ldr	r3, [r7, #12]
 8012b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b48:	d005      	beq.n	8012b56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8012b4a:	4b0a      	ldr	r3, [pc, #40]	; (8012b74 <HAL_Delay+0x44>)
 8012b4c:	781b      	ldrb	r3, [r3, #0]
 8012b4e:	461a      	mov	r2, r3
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	4413      	add	r3, r2
 8012b54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8012b56:	bf00      	nop
 8012b58:	f7ff ffde 	bl	8012b18 <HAL_GetTick>
 8012b5c:	4602      	mov	r2, r0
 8012b5e:	68bb      	ldr	r3, [r7, #8]
 8012b60:	1ad3      	subs	r3, r2, r3
 8012b62:	68fa      	ldr	r2, [r7, #12]
 8012b64:	429a      	cmp	r2, r3
 8012b66:	d8f7      	bhi.n	8012b58 <HAL_Delay+0x28>
  {
  }
}
 8012b68:	bf00      	nop
 8012b6a:	bf00      	nop
 8012b6c:	3710      	adds	r7, #16
 8012b6e:	46bd      	mov	sp, r7
 8012b70:	bd80      	pop	{r7, pc}
 8012b72:	bf00      	nop
 8012b74:	20000018 	.word	0x20000018

08012b78 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8012b78:	b480      	push	{r7}
 8012b7a:	b083      	sub	sp, #12
 8012b7c:	af00      	add	r7, sp, #0
 8012b7e:	6078      	str	r0, [r7, #4]
 8012b80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	689b      	ldr	r3, [r3, #8]
 8012b86:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8012b8a:	683b      	ldr	r3, [r7, #0]
 8012b8c:	431a      	orrs	r2, r3
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	609a      	str	r2, [r3, #8]
}
 8012b92:	bf00      	nop
 8012b94:	370c      	adds	r7, #12
 8012b96:	46bd      	mov	sp, r7
 8012b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b9c:	4770      	bx	lr

08012b9e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8012b9e:	b480      	push	{r7}
 8012ba0:	b083      	sub	sp, #12
 8012ba2:	af00      	add	r7, sp, #0
 8012ba4:	6078      	str	r0, [r7, #4]
 8012ba6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8012ba8:	687b      	ldr	r3, [r7, #4]
 8012baa:	689b      	ldr	r3, [r3, #8]
 8012bac:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8012bb0:	683b      	ldr	r3, [r7, #0]
 8012bb2:	431a      	orrs	r2, r3
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	609a      	str	r2, [r3, #8]
}
 8012bb8:	bf00      	nop
 8012bba:	370c      	adds	r7, #12
 8012bbc:	46bd      	mov	sp, r7
 8012bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bc2:	4770      	bx	lr

08012bc4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8012bc4:	b480      	push	{r7}
 8012bc6:	b083      	sub	sp, #12
 8012bc8:	af00      	add	r7, sp, #0
 8012bca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	689b      	ldr	r3, [r3, #8]
 8012bd0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8012bd4:	4618      	mov	r0, r3
 8012bd6:	370c      	adds	r7, #12
 8012bd8:	46bd      	mov	sp, r7
 8012bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bde:	4770      	bx	lr

08012be0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8012be0:	b480      	push	{r7}
 8012be2:	b087      	sub	sp, #28
 8012be4:	af00      	add	r7, sp, #0
 8012be6:	60f8      	str	r0, [r7, #12]
 8012be8:	60b9      	str	r1, [r7, #8]
 8012bea:	607a      	str	r2, [r7, #4]
 8012bec:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8012bee:	68fb      	ldr	r3, [r7, #12]
 8012bf0:	3360      	adds	r3, #96	; 0x60
 8012bf2:	461a      	mov	r2, r3
 8012bf4:	68bb      	ldr	r3, [r7, #8]
 8012bf6:	009b      	lsls	r3, r3, #2
 8012bf8:	4413      	add	r3, r2
 8012bfa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8012bfc:	697b      	ldr	r3, [r7, #20]
 8012bfe:	681a      	ldr	r2, [r3, #0]
 8012c00:	4b08      	ldr	r3, [pc, #32]	; (8012c24 <LL_ADC_SetOffset+0x44>)
 8012c02:	4013      	ands	r3, r2
 8012c04:	687a      	ldr	r2, [r7, #4]
 8012c06:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8012c0a:	683a      	ldr	r2, [r7, #0]
 8012c0c:	430a      	orrs	r2, r1
 8012c0e:	4313      	orrs	r3, r2
 8012c10:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8012c14:	697b      	ldr	r3, [r7, #20]
 8012c16:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8012c18:	bf00      	nop
 8012c1a:	371c      	adds	r7, #28
 8012c1c:	46bd      	mov	sp, r7
 8012c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c22:	4770      	bx	lr
 8012c24:	03fff000 	.word	0x03fff000

08012c28 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8012c28:	b480      	push	{r7}
 8012c2a:	b085      	sub	sp, #20
 8012c2c:	af00      	add	r7, sp, #0
 8012c2e:	6078      	str	r0, [r7, #4]
 8012c30:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	3360      	adds	r3, #96	; 0x60
 8012c36:	461a      	mov	r2, r3
 8012c38:	683b      	ldr	r3, [r7, #0]
 8012c3a:	009b      	lsls	r3, r3, #2
 8012c3c:	4413      	add	r3, r2
 8012c3e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8012c40:	68fb      	ldr	r3, [r7, #12]
 8012c42:	681b      	ldr	r3, [r3, #0]
 8012c44:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8012c48:	4618      	mov	r0, r3
 8012c4a:	3714      	adds	r7, #20
 8012c4c:	46bd      	mov	sp, r7
 8012c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c52:	4770      	bx	lr

08012c54 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8012c54:	b480      	push	{r7}
 8012c56:	b087      	sub	sp, #28
 8012c58:	af00      	add	r7, sp, #0
 8012c5a:	60f8      	str	r0, [r7, #12]
 8012c5c:	60b9      	str	r1, [r7, #8]
 8012c5e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8012c60:	68fb      	ldr	r3, [r7, #12]
 8012c62:	3360      	adds	r3, #96	; 0x60
 8012c64:	461a      	mov	r2, r3
 8012c66:	68bb      	ldr	r3, [r7, #8]
 8012c68:	009b      	lsls	r3, r3, #2
 8012c6a:	4413      	add	r3, r2
 8012c6c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8012c6e:	697b      	ldr	r3, [r7, #20]
 8012c70:	681b      	ldr	r3, [r3, #0]
 8012c72:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	431a      	orrs	r2, r3
 8012c7a:	697b      	ldr	r3, [r7, #20]
 8012c7c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8012c7e:	bf00      	nop
 8012c80:	371c      	adds	r7, #28
 8012c82:	46bd      	mov	sp, r7
 8012c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c88:	4770      	bx	lr

08012c8a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8012c8a:	b480      	push	{r7}
 8012c8c:	b083      	sub	sp, #12
 8012c8e:	af00      	add	r7, sp, #0
 8012c90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	68db      	ldr	r3, [r3, #12]
 8012c96:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d101      	bne.n	8012ca2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8012c9e:	2301      	movs	r3, #1
 8012ca0:	e000      	b.n	8012ca4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8012ca2:	2300      	movs	r3, #0
}
 8012ca4:	4618      	mov	r0, r3
 8012ca6:	370c      	adds	r7, #12
 8012ca8:	46bd      	mov	sp, r7
 8012caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cae:	4770      	bx	lr

08012cb0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8012cb0:	b480      	push	{r7}
 8012cb2:	b087      	sub	sp, #28
 8012cb4:	af00      	add	r7, sp, #0
 8012cb6:	60f8      	str	r0, [r7, #12]
 8012cb8:	60b9      	str	r1, [r7, #8]
 8012cba:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8012cbc:	68fb      	ldr	r3, [r7, #12]
 8012cbe:	3330      	adds	r3, #48	; 0x30
 8012cc0:	461a      	mov	r2, r3
 8012cc2:	68bb      	ldr	r3, [r7, #8]
 8012cc4:	0a1b      	lsrs	r3, r3, #8
 8012cc6:	009b      	lsls	r3, r3, #2
 8012cc8:	f003 030c 	and.w	r3, r3, #12
 8012ccc:	4413      	add	r3, r2
 8012cce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8012cd0:	697b      	ldr	r3, [r7, #20]
 8012cd2:	681a      	ldr	r2, [r3, #0]
 8012cd4:	68bb      	ldr	r3, [r7, #8]
 8012cd6:	f003 031f 	and.w	r3, r3, #31
 8012cda:	211f      	movs	r1, #31
 8012cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8012ce0:	43db      	mvns	r3, r3
 8012ce2:	401a      	ands	r2, r3
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	0e9b      	lsrs	r3, r3, #26
 8012ce8:	f003 011f 	and.w	r1, r3, #31
 8012cec:	68bb      	ldr	r3, [r7, #8]
 8012cee:	f003 031f 	and.w	r3, r3, #31
 8012cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8012cf6:	431a      	orrs	r2, r3
 8012cf8:	697b      	ldr	r3, [r7, #20]
 8012cfa:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8012cfc:	bf00      	nop
 8012cfe:	371c      	adds	r7, #28
 8012d00:	46bd      	mov	sp, r7
 8012d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d06:	4770      	bx	lr

08012d08 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8012d08:	b480      	push	{r7}
 8012d0a:	b087      	sub	sp, #28
 8012d0c:	af00      	add	r7, sp, #0
 8012d0e:	60f8      	str	r0, [r7, #12]
 8012d10:	60b9      	str	r1, [r7, #8]
 8012d12:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	3314      	adds	r3, #20
 8012d18:	461a      	mov	r2, r3
 8012d1a:	68bb      	ldr	r3, [r7, #8]
 8012d1c:	0e5b      	lsrs	r3, r3, #25
 8012d1e:	009b      	lsls	r3, r3, #2
 8012d20:	f003 0304 	and.w	r3, r3, #4
 8012d24:	4413      	add	r3, r2
 8012d26:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8012d28:	697b      	ldr	r3, [r7, #20]
 8012d2a:	681a      	ldr	r2, [r3, #0]
 8012d2c:	68bb      	ldr	r3, [r7, #8]
 8012d2e:	0d1b      	lsrs	r3, r3, #20
 8012d30:	f003 031f 	and.w	r3, r3, #31
 8012d34:	2107      	movs	r1, #7
 8012d36:	fa01 f303 	lsl.w	r3, r1, r3
 8012d3a:	43db      	mvns	r3, r3
 8012d3c:	401a      	ands	r2, r3
 8012d3e:	68bb      	ldr	r3, [r7, #8]
 8012d40:	0d1b      	lsrs	r3, r3, #20
 8012d42:	f003 031f 	and.w	r3, r3, #31
 8012d46:	6879      	ldr	r1, [r7, #4]
 8012d48:	fa01 f303 	lsl.w	r3, r1, r3
 8012d4c:	431a      	orrs	r2, r3
 8012d4e:	697b      	ldr	r3, [r7, #20]
 8012d50:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8012d52:	bf00      	nop
 8012d54:	371c      	adds	r7, #28
 8012d56:	46bd      	mov	sp, r7
 8012d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d5c:	4770      	bx	lr
	...

08012d60 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8012d60:	b480      	push	{r7}
 8012d62:	b085      	sub	sp, #20
 8012d64:	af00      	add	r7, sp, #0
 8012d66:	60f8      	str	r0, [r7, #12]
 8012d68:	60b9      	str	r1, [r7, #8]
 8012d6a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8012d6c:	68fb      	ldr	r3, [r7, #12]
 8012d6e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8012d72:	68bb      	ldr	r3, [r7, #8]
 8012d74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012d78:	43db      	mvns	r3, r3
 8012d7a:	401a      	ands	r2, r3
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	f003 0318 	and.w	r3, r3, #24
 8012d82:	4908      	ldr	r1, [pc, #32]	; (8012da4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8012d84:	40d9      	lsrs	r1, r3
 8012d86:	68bb      	ldr	r3, [r7, #8]
 8012d88:	400b      	ands	r3, r1
 8012d8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012d8e:	431a      	orrs	r2, r3
 8012d90:	68fb      	ldr	r3, [r7, #12]
 8012d92:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8012d96:	bf00      	nop
 8012d98:	3714      	adds	r7, #20
 8012d9a:	46bd      	mov	sp, r7
 8012d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012da0:	4770      	bx	lr
 8012da2:	bf00      	nop
 8012da4:	0007ffff 	.word	0x0007ffff

08012da8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8012da8:	b480      	push	{r7}
 8012daa:	b083      	sub	sp, #12
 8012dac:	af00      	add	r7, sp, #0
 8012dae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	689b      	ldr	r3, [r3, #8]
 8012db4:	f003 031f 	and.w	r3, r3, #31
}
 8012db8:	4618      	mov	r0, r3
 8012dba:	370c      	adds	r7, #12
 8012dbc:	46bd      	mov	sp, r7
 8012dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dc2:	4770      	bx	lr

08012dc4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8012dc4:	b480      	push	{r7}
 8012dc6:	b083      	sub	sp, #12
 8012dc8:	af00      	add	r7, sp, #0
 8012dca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8012dcc:	687b      	ldr	r3, [r7, #4]
 8012dce:	689b      	ldr	r3, [r3, #8]
 8012dd0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8012dd4:	4618      	mov	r0, r3
 8012dd6:	370c      	adds	r7, #12
 8012dd8:	46bd      	mov	sp, r7
 8012dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dde:	4770      	bx	lr

08012de0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8012de0:	b480      	push	{r7}
 8012de2:	b083      	sub	sp, #12
 8012de4:	af00      	add	r7, sp, #0
 8012de6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	689b      	ldr	r3, [r3, #8]
 8012dec:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8012df0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8012df4:	687a      	ldr	r2, [r7, #4]
 8012df6:	6093      	str	r3, [r2, #8]
}
 8012df8:	bf00      	nop
 8012dfa:	370c      	adds	r7, #12
 8012dfc:	46bd      	mov	sp, r7
 8012dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e02:	4770      	bx	lr

08012e04 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8012e04:	b480      	push	{r7}
 8012e06:	b083      	sub	sp, #12
 8012e08:	af00      	add	r7, sp, #0
 8012e0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	689b      	ldr	r3, [r3, #8]
 8012e10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8012e14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8012e18:	d101      	bne.n	8012e1e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8012e1a:	2301      	movs	r3, #1
 8012e1c:	e000      	b.n	8012e20 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8012e1e:	2300      	movs	r3, #0
}
 8012e20:	4618      	mov	r0, r3
 8012e22:	370c      	adds	r7, #12
 8012e24:	46bd      	mov	sp, r7
 8012e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e2a:	4770      	bx	lr

08012e2c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8012e2c:	b480      	push	{r7}
 8012e2e:	b083      	sub	sp, #12
 8012e30:	af00      	add	r7, sp, #0
 8012e32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	689b      	ldr	r3, [r3, #8]
 8012e38:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8012e3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8012e40:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8012e48:	bf00      	nop
 8012e4a:	370c      	adds	r7, #12
 8012e4c:	46bd      	mov	sp, r7
 8012e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e52:	4770      	bx	lr

08012e54 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8012e54:	b480      	push	{r7}
 8012e56:	b083      	sub	sp, #12
 8012e58:	af00      	add	r7, sp, #0
 8012e5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	689b      	ldr	r3, [r3, #8]
 8012e60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012e64:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8012e68:	d101      	bne.n	8012e6e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8012e6a:	2301      	movs	r3, #1
 8012e6c:	e000      	b.n	8012e70 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8012e6e:	2300      	movs	r3, #0
}
 8012e70:	4618      	mov	r0, r3
 8012e72:	370c      	adds	r7, #12
 8012e74:	46bd      	mov	sp, r7
 8012e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e7a:	4770      	bx	lr

08012e7c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8012e7c:	b480      	push	{r7}
 8012e7e:	b083      	sub	sp, #12
 8012e80:	af00      	add	r7, sp, #0
 8012e82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	689b      	ldr	r3, [r3, #8]
 8012e88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012e8c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8012e90:	f043 0201 	orr.w	r2, r3, #1
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8012e98:	bf00      	nop
 8012e9a:	370c      	adds	r7, #12
 8012e9c:	46bd      	mov	sp, r7
 8012e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ea2:	4770      	bx	lr

08012ea4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8012ea4:	b480      	push	{r7}
 8012ea6:	b083      	sub	sp, #12
 8012ea8:	af00      	add	r7, sp, #0
 8012eaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	689b      	ldr	r3, [r3, #8]
 8012eb0:	f003 0301 	and.w	r3, r3, #1
 8012eb4:	2b01      	cmp	r3, #1
 8012eb6:	d101      	bne.n	8012ebc <LL_ADC_IsEnabled+0x18>
 8012eb8:	2301      	movs	r3, #1
 8012eba:	e000      	b.n	8012ebe <LL_ADC_IsEnabled+0x1a>
 8012ebc:	2300      	movs	r3, #0
}
 8012ebe:	4618      	mov	r0, r3
 8012ec0:	370c      	adds	r7, #12
 8012ec2:	46bd      	mov	sp, r7
 8012ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ec8:	4770      	bx	lr

08012eca <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8012eca:	b480      	push	{r7}
 8012ecc:	b083      	sub	sp, #12
 8012ece:	af00      	add	r7, sp, #0
 8012ed0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	689b      	ldr	r3, [r3, #8]
 8012ed6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012eda:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8012ede:	f043 0204 	orr.w	r2, r3, #4
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8012ee6:	bf00      	nop
 8012ee8:	370c      	adds	r7, #12
 8012eea:	46bd      	mov	sp, r7
 8012eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ef0:	4770      	bx	lr

08012ef2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8012ef2:	b480      	push	{r7}
 8012ef4:	b083      	sub	sp, #12
 8012ef6:	af00      	add	r7, sp, #0
 8012ef8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	689b      	ldr	r3, [r3, #8]
 8012efe:	f003 0304 	and.w	r3, r3, #4
 8012f02:	2b04      	cmp	r3, #4
 8012f04:	d101      	bne.n	8012f0a <LL_ADC_REG_IsConversionOngoing+0x18>
 8012f06:	2301      	movs	r3, #1
 8012f08:	e000      	b.n	8012f0c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8012f0a:	2300      	movs	r3, #0
}
 8012f0c:	4618      	mov	r0, r3
 8012f0e:	370c      	adds	r7, #12
 8012f10:	46bd      	mov	sp, r7
 8012f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f16:	4770      	bx	lr

08012f18 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8012f18:	b480      	push	{r7}
 8012f1a:	b083      	sub	sp, #12
 8012f1c:	af00      	add	r7, sp, #0
 8012f1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	689b      	ldr	r3, [r3, #8]
 8012f24:	f003 0308 	and.w	r3, r3, #8
 8012f28:	2b08      	cmp	r3, #8
 8012f2a:	d101      	bne.n	8012f30 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8012f2c:	2301      	movs	r3, #1
 8012f2e:	e000      	b.n	8012f32 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8012f30:	2300      	movs	r3, #0
}
 8012f32:	4618      	mov	r0, r3
 8012f34:	370c      	adds	r7, #12
 8012f36:	46bd      	mov	sp, r7
 8012f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f3c:	4770      	bx	lr
	...

08012f40 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8012f40:	b590      	push	{r4, r7, lr}
 8012f42:	b089      	sub	sp, #36	; 0x24
 8012f44:	af00      	add	r7, sp, #0
 8012f46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8012f48:	2300      	movs	r3, #0
 8012f4a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8012f4c:	2300      	movs	r3, #0
 8012f4e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	2b00      	cmp	r3, #0
 8012f54:	d101      	bne.n	8012f5a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8012f56:	2301      	movs	r3, #1
 8012f58:	e136      	b.n	80131c8 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	691b      	ldr	r3, [r3, #16]
 8012f5e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012f64:	2b00      	cmp	r3, #0
 8012f66:	d109      	bne.n	8012f7c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8012f68:	6878      	ldr	r0, [r7, #4]
 8012f6a:	f7ff fa13 	bl	8012394 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	2200      	movs	r2, #0
 8012f72:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	2200      	movs	r2, #0
 8012f78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8012f7c:	687b      	ldr	r3, [r7, #4]
 8012f7e:	681b      	ldr	r3, [r3, #0]
 8012f80:	4618      	mov	r0, r3
 8012f82:	f7ff ff3f 	bl	8012e04 <LL_ADC_IsDeepPowerDownEnabled>
 8012f86:	4603      	mov	r3, r0
 8012f88:	2b00      	cmp	r3, #0
 8012f8a:	d004      	beq.n	8012f96 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	681b      	ldr	r3, [r3, #0]
 8012f90:	4618      	mov	r0, r3
 8012f92:	f7ff ff25 	bl	8012de0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8012f96:	687b      	ldr	r3, [r7, #4]
 8012f98:	681b      	ldr	r3, [r3, #0]
 8012f9a:	4618      	mov	r0, r3
 8012f9c:	f7ff ff5a 	bl	8012e54 <LL_ADC_IsInternalRegulatorEnabled>
 8012fa0:	4603      	mov	r3, r0
 8012fa2:	2b00      	cmp	r3, #0
 8012fa4:	d115      	bne.n	8012fd2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	681b      	ldr	r3, [r3, #0]
 8012faa:	4618      	mov	r0, r3
 8012fac:	f7ff ff3e 	bl	8012e2c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8012fb0:	4b87      	ldr	r3, [pc, #540]	; (80131d0 <HAL_ADC_Init+0x290>)
 8012fb2:	681b      	ldr	r3, [r3, #0]
 8012fb4:	099b      	lsrs	r3, r3, #6
 8012fb6:	4a87      	ldr	r2, [pc, #540]	; (80131d4 <HAL_ADC_Init+0x294>)
 8012fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8012fbc:	099b      	lsrs	r3, r3, #6
 8012fbe:	3301      	adds	r3, #1
 8012fc0:	005b      	lsls	r3, r3, #1
 8012fc2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8012fc4:	e002      	b.n	8012fcc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8012fc6:	68bb      	ldr	r3, [r7, #8]
 8012fc8:	3b01      	subs	r3, #1
 8012fca:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8012fcc:	68bb      	ldr	r3, [r7, #8]
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d1f9      	bne.n	8012fc6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8012fd2:	687b      	ldr	r3, [r7, #4]
 8012fd4:	681b      	ldr	r3, [r3, #0]
 8012fd6:	4618      	mov	r0, r3
 8012fd8:	f7ff ff3c 	bl	8012e54 <LL_ADC_IsInternalRegulatorEnabled>
 8012fdc:	4603      	mov	r3, r0
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	d10d      	bne.n	8012ffe <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8012fe2:	687b      	ldr	r3, [r7, #4]
 8012fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012fe6:	f043 0210 	orr.w	r2, r3, #16
 8012fea:	687b      	ldr	r3, [r7, #4]
 8012fec:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012ff2:	f043 0201 	orr.w	r2, r3, #1
 8012ff6:	687b      	ldr	r3, [r7, #4]
 8012ff8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8012ffa:	2301      	movs	r3, #1
 8012ffc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8012ffe:	687b      	ldr	r3, [r7, #4]
 8013000:	681b      	ldr	r3, [r3, #0]
 8013002:	4618      	mov	r0, r3
 8013004:	f7ff ff75 	bl	8012ef2 <LL_ADC_REG_IsConversionOngoing>
 8013008:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801300e:	f003 0310 	and.w	r3, r3, #16
 8013012:	2b00      	cmp	r3, #0
 8013014:	f040 80cf 	bne.w	80131b6 <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8013018:	697b      	ldr	r3, [r7, #20]
 801301a:	2b00      	cmp	r3, #0
 801301c:	f040 80cb 	bne.w	80131b6 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013024:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8013028:	f043 0202 	orr.w	r2, r3, #2
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8013030:	687b      	ldr	r3, [r7, #4]
 8013032:	681b      	ldr	r3, [r3, #0]
 8013034:	4618      	mov	r0, r3
 8013036:	f7ff ff35 	bl	8012ea4 <LL_ADC_IsEnabled>
 801303a:	4603      	mov	r3, r0
 801303c:	2b00      	cmp	r3, #0
 801303e:	d115      	bne.n	801306c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8013040:	4865      	ldr	r0, [pc, #404]	; (80131d8 <HAL_ADC_Init+0x298>)
 8013042:	f7ff ff2f 	bl	8012ea4 <LL_ADC_IsEnabled>
 8013046:	4604      	mov	r4, r0
 8013048:	4864      	ldr	r0, [pc, #400]	; (80131dc <HAL_ADC_Init+0x29c>)
 801304a:	f7ff ff2b 	bl	8012ea4 <LL_ADC_IsEnabled>
 801304e:	4603      	mov	r3, r0
 8013050:	431c      	orrs	r4, r3
 8013052:	4863      	ldr	r0, [pc, #396]	; (80131e0 <HAL_ADC_Init+0x2a0>)
 8013054:	f7ff ff26 	bl	8012ea4 <LL_ADC_IsEnabled>
 8013058:	4603      	mov	r3, r0
 801305a:	4323      	orrs	r3, r4
 801305c:	2b00      	cmp	r3, #0
 801305e:	d105      	bne.n	801306c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	685b      	ldr	r3, [r3, #4]
 8013064:	4619      	mov	r1, r3
 8013066:	485f      	ldr	r0, [pc, #380]	; (80131e4 <HAL_ADC_Init+0x2a4>)
 8013068:	f7ff fd86 	bl	8012b78 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	7e5b      	ldrb	r3, [r3, #25]
 8013070:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8013076:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 801307c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8013082:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	f893 3020 	ldrb.w	r3, [r3, #32]
 801308a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 801308c:	4313      	orrs	r3, r2
 801308e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013096:	2b01      	cmp	r3, #1
 8013098:	d106      	bne.n	80130a8 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801309e:	3b01      	subs	r3, #1
 80130a0:	045b      	lsls	r3, r3, #17
 80130a2:	69ba      	ldr	r2, [r7, #24]
 80130a4:	4313      	orrs	r3, r2
 80130a6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80130ac:	2b00      	cmp	r3, #0
 80130ae:	d009      	beq.n	80130c4 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80130b0:	687b      	ldr	r3, [r7, #4]
 80130b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80130b4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80130bc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80130be:	69ba      	ldr	r2, [r7, #24]
 80130c0:	4313      	orrs	r3, r2
 80130c2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	681b      	ldr	r3, [r3, #0]
 80130c8:	68da      	ldr	r2, [r3, #12]
 80130ca:	4b47      	ldr	r3, [pc, #284]	; (80131e8 <HAL_ADC_Init+0x2a8>)
 80130cc:	4013      	ands	r3, r2
 80130ce:	687a      	ldr	r2, [r7, #4]
 80130d0:	6812      	ldr	r2, [r2, #0]
 80130d2:	69b9      	ldr	r1, [r7, #24]
 80130d4:	430b      	orrs	r3, r1
 80130d6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	681b      	ldr	r3, [r3, #0]
 80130dc:	4618      	mov	r0, r3
 80130de:	f7ff ff08 	bl	8012ef2 <LL_ADC_REG_IsConversionOngoing>
 80130e2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	681b      	ldr	r3, [r3, #0]
 80130e8:	4618      	mov	r0, r3
 80130ea:	f7ff ff15 	bl	8012f18 <LL_ADC_INJ_IsConversionOngoing>
 80130ee:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80130f0:	693b      	ldr	r3, [r7, #16]
 80130f2:	2b00      	cmp	r3, #0
 80130f4:	d13d      	bne.n	8013172 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d13a      	bne.n	8013172 <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8013100:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013108:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 801310a:	4313      	orrs	r3, r2
 801310c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	681b      	ldr	r3, [r3, #0]
 8013112:	68db      	ldr	r3, [r3, #12]
 8013114:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8013118:	f023 0302 	bic.w	r3, r3, #2
 801311c:	687a      	ldr	r2, [r7, #4]
 801311e:	6812      	ldr	r2, [r2, #0]
 8013120:	69b9      	ldr	r1, [r7, #24]
 8013122:	430b      	orrs	r3, r1
 8013124:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8013126:	687b      	ldr	r3, [r7, #4]
 8013128:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801312c:	2b01      	cmp	r3, #1
 801312e:	d118      	bne.n	8013162 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	681b      	ldr	r3, [r3, #0]
 8013134:	691b      	ldr	r3, [r3, #16]
 8013136:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 801313a:	f023 0304 	bic.w	r3, r3, #4
 801313e:	687a      	ldr	r2, [r7, #4]
 8013140:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8013142:	687a      	ldr	r2, [r7, #4]
 8013144:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8013146:	4311      	orrs	r1, r2
 8013148:	687a      	ldr	r2, [r7, #4]
 801314a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 801314c:	4311      	orrs	r1, r2
 801314e:	687a      	ldr	r2, [r7, #4]
 8013150:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8013152:	430a      	orrs	r2, r1
 8013154:	431a      	orrs	r2, r3
 8013156:	687b      	ldr	r3, [r7, #4]
 8013158:	681b      	ldr	r3, [r3, #0]
 801315a:	f042 0201 	orr.w	r2, r2, #1
 801315e:	611a      	str	r2, [r3, #16]
 8013160:	e007      	b.n	8013172 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	681b      	ldr	r3, [r3, #0]
 8013166:	691a      	ldr	r2, [r3, #16]
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	681b      	ldr	r3, [r3, #0]
 801316c:	f022 0201 	bic.w	r2, r2, #1
 8013170:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	691b      	ldr	r3, [r3, #16]
 8013176:	2b01      	cmp	r3, #1
 8013178:	d10c      	bne.n	8013194 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	681b      	ldr	r3, [r3, #0]
 801317e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013180:	f023 010f 	bic.w	r1, r3, #15
 8013184:	687b      	ldr	r3, [r7, #4]
 8013186:	69db      	ldr	r3, [r3, #28]
 8013188:	1e5a      	subs	r2, r3, #1
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	681b      	ldr	r3, [r3, #0]
 801318e:	430a      	orrs	r2, r1
 8013190:	631a      	str	r2, [r3, #48]	; 0x30
 8013192:	e007      	b.n	80131a4 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	f022 020f 	bic.w	r2, r2, #15
 80131a2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80131a8:	f023 0303 	bic.w	r3, r3, #3
 80131ac:	f043 0201 	orr.w	r2, r3, #1
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	655a      	str	r2, [r3, #84]	; 0x54
 80131b4:	e007      	b.n	80131c6 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80131ba:	f043 0210 	orr.w	r2, r3, #16
 80131be:	687b      	ldr	r3, [r7, #4]
 80131c0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80131c2:	2301      	movs	r3, #1
 80131c4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80131c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80131c8:	4618      	mov	r0, r3
 80131ca:	3724      	adds	r7, #36	; 0x24
 80131cc:	46bd      	mov	sp, r7
 80131ce:	bd90      	pop	{r4, r7, pc}
 80131d0:	20000004 	.word	0x20000004
 80131d4:	053e2d63 	.word	0x053e2d63
 80131d8:	50040000 	.word	0x50040000
 80131dc:	50040100 	.word	0x50040100
 80131e0:	50040200 	.word	0x50040200
 80131e4:	50040300 	.word	0x50040300
 80131e8:	fff0c007 	.word	0xfff0c007

080131ec <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80131ec:	b580      	push	{r7, lr}
 80131ee:	b086      	sub	sp, #24
 80131f0:	af00      	add	r7, sp, #0
 80131f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80131f4:	4857      	ldr	r0, [pc, #348]	; (8013354 <HAL_ADC_Start+0x168>)
 80131f6:	f7ff fdd7 	bl	8012da8 <LL_ADC_GetMultimode>
 80131fa:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80131fc:	687b      	ldr	r3, [r7, #4]
 80131fe:	681b      	ldr	r3, [r3, #0]
 8013200:	4618      	mov	r0, r3
 8013202:	f7ff fe76 	bl	8012ef2 <LL_ADC_REG_IsConversionOngoing>
 8013206:	4603      	mov	r3, r0
 8013208:	2b00      	cmp	r3, #0
 801320a:	f040 809c 	bne.w	8013346 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013214:	2b01      	cmp	r3, #1
 8013216:	d101      	bne.n	801321c <HAL_ADC_Start+0x30>
 8013218:	2302      	movs	r3, #2
 801321a:	e097      	b.n	801334c <HAL_ADC_Start+0x160>
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	2201      	movs	r2, #1
 8013220:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8013224:	6878      	ldr	r0, [r7, #4]
 8013226:	f000 fd71 	bl	8013d0c <ADC_Enable>
 801322a:	4603      	mov	r3, r0
 801322c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 801322e:	7dfb      	ldrb	r3, [r7, #23]
 8013230:	2b00      	cmp	r3, #0
 8013232:	f040 8083 	bne.w	801333c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801323a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 801323e:	f023 0301 	bic.w	r3, r3, #1
 8013242:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 801324a:	687b      	ldr	r3, [r7, #4]
 801324c:	681b      	ldr	r3, [r3, #0]
 801324e:	4a42      	ldr	r2, [pc, #264]	; (8013358 <HAL_ADC_Start+0x16c>)
 8013250:	4293      	cmp	r3, r2
 8013252:	d002      	beq.n	801325a <HAL_ADC_Start+0x6e>
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	681b      	ldr	r3, [r3, #0]
 8013258:	e000      	b.n	801325c <HAL_ADC_Start+0x70>
 801325a:	4b40      	ldr	r3, [pc, #256]	; (801335c <HAL_ADC_Start+0x170>)
 801325c:	687a      	ldr	r2, [r7, #4]
 801325e:	6812      	ldr	r2, [r2, #0]
 8013260:	4293      	cmp	r3, r2
 8013262:	d002      	beq.n	801326a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8013264:	693b      	ldr	r3, [r7, #16]
 8013266:	2b00      	cmp	r3, #0
 8013268:	d105      	bne.n	8013276 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801326e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801327a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801327e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013282:	d106      	bne.n	8013292 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013288:	f023 0206 	bic.w	r2, r3, #6
 801328c:	687b      	ldr	r3, [r7, #4]
 801328e:	659a      	str	r2, [r3, #88]	; 0x58
 8013290:	e002      	b.n	8013298 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8013292:	687b      	ldr	r3, [r7, #4]
 8013294:	2200      	movs	r2, #0
 8013296:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	681b      	ldr	r3, [r3, #0]
 801329c:	221c      	movs	r2, #28
 801329e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	2200      	movs	r2, #0
 80132a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80132a8:	687b      	ldr	r3, [r7, #4]
 80132aa:	681b      	ldr	r3, [r3, #0]
 80132ac:	4a2a      	ldr	r2, [pc, #168]	; (8013358 <HAL_ADC_Start+0x16c>)
 80132ae:	4293      	cmp	r3, r2
 80132b0:	d002      	beq.n	80132b8 <HAL_ADC_Start+0xcc>
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	681b      	ldr	r3, [r3, #0]
 80132b6:	e000      	b.n	80132ba <HAL_ADC_Start+0xce>
 80132b8:	4b28      	ldr	r3, [pc, #160]	; (801335c <HAL_ADC_Start+0x170>)
 80132ba:	687a      	ldr	r2, [r7, #4]
 80132bc:	6812      	ldr	r2, [r2, #0]
 80132be:	4293      	cmp	r3, r2
 80132c0:	d008      	beq.n	80132d4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80132c2:	693b      	ldr	r3, [r7, #16]
 80132c4:	2b00      	cmp	r3, #0
 80132c6:	d005      	beq.n	80132d4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80132c8:	693b      	ldr	r3, [r7, #16]
 80132ca:	2b05      	cmp	r3, #5
 80132cc:	d002      	beq.n	80132d4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80132ce:	693b      	ldr	r3, [r7, #16]
 80132d0:	2b09      	cmp	r3, #9
 80132d2:	d114      	bne.n	80132fe <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	681b      	ldr	r3, [r3, #0]
 80132d8:	68db      	ldr	r3, [r3, #12]
 80132da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80132de:	2b00      	cmp	r3, #0
 80132e0:	d007      	beq.n	80132f2 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80132e6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80132ea:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80132ee:	687b      	ldr	r3, [r7, #4]
 80132f0:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	4618      	mov	r0, r3
 80132f8:	f7ff fde7 	bl	8012eca <LL_ADC_REG_StartConversion>
 80132fc:	e025      	b.n	801334a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80132fe:	687b      	ldr	r3, [r7, #4]
 8013300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013302:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	681b      	ldr	r3, [r3, #0]
 801330e:	4a12      	ldr	r2, [pc, #72]	; (8013358 <HAL_ADC_Start+0x16c>)
 8013310:	4293      	cmp	r3, r2
 8013312:	d002      	beq.n	801331a <HAL_ADC_Start+0x12e>
 8013314:	687b      	ldr	r3, [r7, #4]
 8013316:	681b      	ldr	r3, [r3, #0]
 8013318:	e000      	b.n	801331c <HAL_ADC_Start+0x130>
 801331a:	4b10      	ldr	r3, [pc, #64]	; (801335c <HAL_ADC_Start+0x170>)
 801331c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 801331e:	68fb      	ldr	r3, [r7, #12]
 8013320:	68db      	ldr	r3, [r3, #12]
 8013322:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8013326:	2b00      	cmp	r3, #0
 8013328:	d00f      	beq.n	801334a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 801332a:	687b      	ldr	r3, [r7, #4]
 801332c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801332e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8013332:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	655a      	str	r2, [r3, #84]	; 0x54
 801333a:	e006      	b.n	801334a <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	2200      	movs	r2, #0
 8013340:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8013344:	e001      	b.n	801334a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8013346:	2302      	movs	r3, #2
 8013348:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 801334a:	7dfb      	ldrb	r3, [r7, #23]
}
 801334c:	4618      	mov	r0, r3
 801334e:	3718      	adds	r7, #24
 8013350:	46bd      	mov	sp, r7
 8013352:	bd80      	pop	{r7, pc}
 8013354:	50040300 	.word	0x50040300
 8013358:	50040100 	.word	0x50040100
 801335c:	50040000 	.word	0x50040000

08013360 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8013360:	b580      	push	{r7, lr}
 8013362:	b088      	sub	sp, #32
 8013364:	af00      	add	r7, sp, #0
 8013366:	6078      	str	r0, [r7, #4]
 8013368:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 801336a:	4866      	ldr	r0, [pc, #408]	; (8013504 <HAL_ADC_PollForConversion+0x1a4>)
 801336c:	f7ff fd1c 	bl	8012da8 <LL_ADC_GetMultimode>
 8013370:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8013372:	687b      	ldr	r3, [r7, #4]
 8013374:	695b      	ldr	r3, [r3, #20]
 8013376:	2b08      	cmp	r3, #8
 8013378:	d102      	bne.n	8013380 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 801337a:	2308      	movs	r3, #8
 801337c:	61fb      	str	r3, [r7, #28]
 801337e:	e02a      	b.n	80133d6 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8013380:	697b      	ldr	r3, [r7, #20]
 8013382:	2b00      	cmp	r3, #0
 8013384:	d005      	beq.n	8013392 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8013386:	697b      	ldr	r3, [r7, #20]
 8013388:	2b05      	cmp	r3, #5
 801338a:	d002      	beq.n	8013392 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 801338c:	697b      	ldr	r3, [r7, #20]
 801338e:	2b09      	cmp	r3, #9
 8013390:	d111      	bne.n	80133b6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8013392:	687b      	ldr	r3, [r7, #4]
 8013394:	681b      	ldr	r3, [r3, #0]
 8013396:	68db      	ldr	r3, [r3, #12]
 8013398:	f003 0301 	and.w	r3, r3, #1
 801339c:	2b00      	cmp	r3, #0
 801339e:	d007      	beq.n	80133b0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80133a4:	f043 0220 	orr.w	r2, r3, #32
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80133ac:	2301      	movs	r3, #1
 80133ae:	e0a4      	b.n	80134fa <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80133b0:	2304      	movs	r3, #4
 80133b2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80133b4:	e00f      	b.n	80133d6 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80133b6:	4853      	ldr	r0, [pc, #332]	; (8013504 <HAL_ADC_PollForConversion+0x1a4>)
 80133b8:	f7ff fd04 	bl	8012dc4 <LL_ADC_GetMultiDMATransfer>
 80133bc:	4603      	mov	r3, r0
 80133be:	2b00      	cmp	r3, #0
 80133c0:	d007      	beq.n	80133d2 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80133c6:	f043 0220 	orr.w	r2, r3, #32
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80133ce:	2301      	movs	r3, #1
 80133d0:	e093      	b.n	80134fa <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80133d2:	2304      	movs	r3, #4
 80133d4:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80133d6:	f7ff fb9f 	bl	8012b18 <HAL_GetTick>
 80133da:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80133dc:	e021      	b.n	8013422 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80133de:	683b      	ldr	r3, [r7, #0]
 80133e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80133e4:	d01d      	beq.n	8013422 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80133e6:	f7ff fb97 	bl	8012b18 <HAL_GetTick>
 80133ea:	4602      	mov	r2, r0
 80133ec:	693b      	ldr	r3, [r7, #16]
 80133ee:	1ad3      	subs	r3, r2, r3
 80133f0:	683a      	ldr	r2, [r7, #0]
 80133f2:	429a      	cmp	r2, r3
 80133f4:	d302      	bcc.n	80133fc <HAL_ADC_PollForConversion+0x9c>
 80133f6:	683b      	ldr	r3, [r7, #0]
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d112      	bne.n	8013422 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	681b      	ldr	r3, [r3, #0]
 8013400:	681a      	ldr	r2, [r3, #0]
 8013402:	69fb      	ldr	r3, [r7, #28]
 8013404:	4013      	ands	r3, r2
 8013406:	2b00      	cmp	r3, #0
 8013408:	d10b      	bne.n	8013422 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801340e:	f043 0204 	orr.w	r2, r3, #4
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	2200      	movs	r2, #0
 801341a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 801341e:	2303      	movs	r3, #3
 8013420:	e06b      	b.n	80134fa <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	681b      	ldr	r3, [r3, #0]
 8013426:	681a      	ldr	r2, [r3, #0]
 8013428:	69fb      	ldr	r3, [r7, #28]
 801342a:	4013      	ands	r3, r2
 801342c:	2b00      	cmp	r3, #0
 801342e:	d0d6      	beq.n	80133de <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8013430:	687b      	ldr	r3, [r7, #4]
 8013432:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013434:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8013438:	687b      	ldr	r3, [r7, #4]
 801343a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	4618      	mov	r0, r3
 8013442:	f7ff fc22 	bl	8012c8a <LL_ADC_REG_IsTriggerSourceSWStart>
 8013446:	4603      	mov	r3, r0
 8013448:	2b00      	cmp	r3, #0
 801344a:	d01c      	beq.n	8013486 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	7e5b      	ldrb	r3, [r3, #25]
 8013450:	2b00      	cmp	r3, #0
 8013452:	d118      	bne.n	8013486 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	681b      	ldr	r3, [r3, #0]
 8013458:	681b      	ldr	r3, [r3, #0]
 801345a:	f003 0308 	and.w	r3, r3, #8
 801345e:	2b08      	cmp	r3, #8
 8013460:	d111      	bne.n	8013486 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8013462:	687b      	ldr	r3, [r7, #4]
 8013464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013466:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013472:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8013476:	2b00      	cmp	r3, #0
 8013478:	d105      	bne.n	8013486 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801347e:	f043 0201 	orr.w	r2, r3, #1
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	681b      	ldr	r3, [r3, #0]
 801348a:	4a1f      	ldr	r2, [pc, #124]	; (8013508 <HAL_ADC_PollForConversion+0x1a8>)
 801348c:	4293      	cmp	r3, r2
 801348e:	d002      	beq.n	8013496 <HAL_ADC_PollForConversion+0x136>
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	681b      	ldr	r3, [r3, #0]
 8013494:	e000      	b.n	8013498 <HAL_ADC_PollForConversion+0x138>
 8013496:	4b1d      	ldr	r3, [pc, #116]	; (801350c <HAL_ADC_PollForConversion+0x1ac>)
 8013498:	687a      	ldr	r2, [r7, #4]
 801349a:	6812      	ldr	r2, [r2, #0]
 801349c:	4293      	cmp	r3, r2
 801349e:	d008      	beq.n	80134b2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80134a0:	697b      	ldr	r3, [r7, #20]
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d005      	beq.n	80134b2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80134a6:	697b      	ldr	r3, [r7, #20]
 80134a8:	2b05      	cmp	r3, #5
 80134aa:	d002      	beq.n	80134b2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80134ac:	697b      	ldr	r3, [r7, #20]
 80134ae:	2b09      	cmp	r3, #9
 80134b0:	d104      	bne.n	80134bc <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	681b      	ldr	r3, [r3, #0]
 80134b6:	68db      	ldr	r3, [r3, #12]
 80134b8:	61bb      	str	r3, [r7, #24]
 80134ba:	e00c      	b.n	80134d6 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80134bc:	687b      	ldr	r3, [r7, #4]
 80134be:	681b      	ldr	r3, [r3, #0]
 80134c0:	4a11      	ldr	r2, [pc, #68]	; (8013508 <HAL_ADC_PollForConversion+0x1a8>)
 80134c2:	4293      	cmp	r3, r2
 80134c4:	d002      	beq.n	80134cc <HAL_ADC_PollForConversion+0x16c>
 80134c6:	687b      	ldr	r3, [r7, #4]
 80134c8:	681b      	ldr	r3, [r3, #0]
 80134ca:	e000      	b.n	80134ce <HAL_ADC_PollForConversion+0x16e>
 80134cc:	4b0f      	ldr	r3, [pc, #60]	; (801350c <HAL_ADC_PollForConversion+0x1ac>)
 80134ce:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80134d0:	68fb      	ldr	r3, [r7, #12]
 80134d2:	68db      	ldr	r3, [r3, #12]
 80134d4:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80134d6:	69fb      	ldr	r3, [r7, #28]
 80134d8:	2b08      	cmp	r3, #8
 80134da:	d104      	bne.n	80134e6 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80134dc:	687b      	ldr	r3, [r7, #4]
 80134de:	681b      	ldr	r3, [r3, #0]
 80134e0:	2208      	movs	r2, #8
 80134e2:	601a      	str	r2, [r3, #0]
 80134e4:	e008      	b.n	80134f8 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80134e6:	69bb      	ldr	r3, [r7, #24]
 80134e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	d103      	bne.n	80134f8 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	681b      	ldr	r3, [r3, #0]
 80134f4:	220c      	movs	r2, #12
 80134f6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80134f8:	2300      	movs	r3, #0
}
 80134fa:	4618      	mov	r0, r3
 80134fc:	3720      	adds	r7, #32
 80134fe:	46bd      	mov	sp, r7
 8013500:	bd80      	pop	{r7, pc}
 8013502:	bf00      	nop
 8013504:	50040300 	.word	0x50040300
 8013508:	50040100 	.word	0x50040100
 801350c:	50040000 	.word	0x50040000

08013510 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8013510:	b480      	push	{r7}
 8013512:	b083      	sub	sp, #12
 8013514:	af00      	add	r7, sp, #0
 8013516:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	681b      	ldr	r3, [r3, #0]
 801351c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 801351e:	4618      	mov	r0, r3
 8013520:	370c      	adds	r7, #12
 8013522:	46bd      	mov	sp, r7
 8013524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013528:	4770      	bx	lr
	...

0801352c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 801352c:	b580      	push	{r7, lr}
 801352e:	b0b6      	sub	sp, #216	; 0xd8
 8013530:	af00      	add	r7, sp, #0
 8013532:	6078      	str	r0, [r7, #4]
 8013534:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8013536:	2300      	movs	r3, #0
 8013538:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 801353c:	2300      	movs	r3, #0
 801353e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013546:	2b01      	cmp	r3, #1
 8013548:	d101      	bne.n	801354e <HAL_ADC_ConfigChannel+0x22>
 801354a:	2302      	movs	r3, #2
 801354c:	e3c7      	b.n	8013cde <HAL_ADC_ConfigChannel+0x7b2>
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	2201      	movs	r2, #1
 8013552:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	4618      	mov	r0, r3
 801355c:	f7ff fcc9 	bl	8012ef2 <LL_ADC_REG_IsConversionOngoing>
 8013560:	4603      	mov	r3, r0
 8013562:	2b00      	cmp	r3, #0
 8013564:	f040 83a8 	bne.w	8013cb8 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8013568:	683b      	ldr	r3, [r7, #0]
 801356a:	685b      	ldr	r3, [r3, #4]
 801356c:	2b05      	cmp	r3, #5
 801356e:	d824      	bhi.n	80135ba <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8013570:	683b      	ldr	r3, [r7, #0]
 8013572:	685b      	ldr	r3, [r3, #4]
 8013574:	3b02      	subs	r3, #2
 8013576:	2b03      	cmp	r3, #3
 8013578:	d81b      	bhi.n	80135b2 <HAL_ADC_ConfigChannel+0x86>
 801357a:	a201      	add	r2, pc, #4	; (adr r2, 8013580 <HAL_ADC_ConfigChannel+0x54>)
 801357c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013580:	08013591 	.word	0x08013591
 8013584:	08013599 	.word	0x08013599
 8013588:	080135a1 	.word	0x080135a1
 801358c:	080135a9 	.word	0x080135a9
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8013590:	683b      	ldr	r3, [r7, #0]
 8013592:	220c      	movs	r2, #12
 8013594:	605a      	str	r2, [r3, #4]
          break;
 8013596:	e011      	b.n	80135bc <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8013598:	683b      	ldr	r3, [r7, #0]
 801359a:	2212      	movs	r2, #18
 801359c:	605a      	str	r2, [r3, #4]
          break;
 801359e:	e00d      	b.n	80135bc <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80135a0:	683b      	ldr	r3, [r7, #0]
 80135a2:	2218      	movs	r2, #24
 80135a4:	605a      	str	r2, [r3, #4]
          break;
 80135a6:	e009      	b.n	80135bc <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80135a8:	683b      	ldr	r3, [r7, #0]
 80135aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80135ae:	605a      	str	r2, [r3, #4]
          break;
 80135b0:	e004      	b.n	80135bc <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80135b2:	683b      	ldr	r3, [r7, #0]
 80135b4:	2206      	movs	r2, #6
 80135b6:	605a      	str	r2, [r3, #4]
          break;
 80135b8:	e000      	b.n	80135bc <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80135ba:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	6818      	ldr	r0, [r3, #0]
 80135c0:	683b      	ldr	r3, [r7, #0]
 80135c2:	6859      	ldr	r1, [r3, #4]
 80135c4:	683b      	ldr	r3, [r7, #0]
 80135c6:	681b      	ldr	r3, [r3, #0]
 80135c8:	461a      	mov	r2, r3
 80135ca:	f7ff fb71 	bl	8012cb0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	681b      	ldr	r3, [r3, #0]
 80135d2:	4618      	mov	r0, r3
 80135d4:	f7ff fc8d 	bl	8012ef2 <LL_ADC_REG_IsConversionOngoing>
 80135d8:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	681b      	ldr	r3, [r3, #0]
 80135e0:	4618      	mov	r0, r3
 80135e2:	f7ff fc99 	bl	8012f18 <LL_ADC_INJ_IsConversionOngoing>
 80135e6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80135ea:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80135ee:	2b00      	cmp	r3, #0
 80135f0:	f040 81a6 	bne.w	8013940 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80135f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	f040 81a1 	bne.w	8013940 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	6818      	ldr	r0, [r3, #0]
 8013602:	683b      	ldr	r3, [r7, #0]
 8013604:	6819      	ldr	r1, [r3, #0]
 8013606:	683b      	ldr	r3, [r7, #0]
 8013608:	689b      	ldr	r3, [r3, #8]
 801360a:	461a      	mov	r2, r3
 801360c:	f7ff fb7c 	bl	8012d08 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8013610:	683b      	ldr	r3, [r7, #0]
 8013612:	695a      	ldr	r2, [r3, #20]
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	681b      	ldr	r3, [r3, #0]
 8013618:	68db      	ldr	r3, [r3, #12]
 801361a:	08db      	lsrs	r3, r3, #3
 801361c:	f003 0303 	and.w	r3, r3, #3
 8013620:	005b      	lsls	r3, r3, #1
 8013622:	fa02 f303 	lsl.w	r3, r2, r3
 8013626:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 801362a:	683b      	ldr	r3, [r7, #0]
 801362c:	691b      	ldr	r3, [r3, #16]
 801362e:	2b04      	cmp	r3, #4
 8013630:	d00a      	beq.n	8013648 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	6818      	ldr	r0, [r3, #0]
 8013636:	683b      	ldr	r3, [r7, #0]
 8013638:	6919      	ldr	r1, [r3, #16]
 801363a:	683b      	ldr	r3, [r7, #0]
 801363c:	681a      	ldr	r2, [r3, #0]
 801363e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8013642:	f7ff facd 	bl	8012be0 <LL_ADC_SetOffset>
 8013646:	e17b      	b.n	8013940 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	681b      	ldr	r3, [r3, #0]
 801364c:	2100      	movs	r1, #0
 801364e:	4618      	mov	r0, r3
 8013650:	f7ff faea 	bl	8012c28 <LL_ADC_GetOffsetChannel>
 8013654:	4603      	mov	r3, r0
 8013656:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801365a:	2b00      	cmp	r3, #0
 801365c:	d10a      	bne.n	8013674 <HAL_ADC_ConfigChannel+0x148>
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	681b      	ldr	r3, [r3, #0]
 8013662:	2100      	movs	r1, #0
 8013664:	4618      	mov	r0, r3
 8013666:	f7ff fadf 	bl	8012c28 <LL_ADC_GetOffsetChannel>
 801366a:	4603      	mov	r3, r0
 801366c:	0e9b      	lsrs	r3, r3, #26
 801366e:	f003 021f 	and.w	r2, r3, #31
 8013672:	e01e      	b.n	80136b2 <HAL_ADC_ConfigChannel+0x186>
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	681b      	ldr	r3, [r3, #0]
 8013678:	2100      	movs	r1, #0
 801367a:	4618      	mov	r0, r3
 801367c:	f7ff fad4 	bl	8012c28 <LL_ADC_GetOffsetChannel>
 8013680:	4603      	mov	r3, r0
 8013682:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013686:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801368a:	fa93 f3a3 	rbit	r3, r3
 801368e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8013692:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8013696:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 801369a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d101      	bne.n	80136a6 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80136a2:	2320      	movs	r3, #32
 80136a4:	e004      	b.n	80136b0 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80136a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80136aa:	fab3 f383 	clz	r3, r3
 80136ae:	b2db      	uxtb	r3, r3
 80136b0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80136b2:	683b      	ldr	r3, [r7, #0]
 80136b4:	681b      	ldr	r3, [r3, #0]
 80136b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80136ba:	2b00      	cmp	r3, #0
 80136bc:	d105      	bne.n	80136ca <HAL_ADC_ConfigChannel+0x19e>
 80136be:	683b      	ldr	r3, [r7, #0]
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	0e9b      	lsrs	r3, r3, #26
 80136c4:	f003 031f 	and.w	r3, r3, #31
 80136c8:	e018      	b.n	80136fc <HAL_ADC_ConfigChannel+0x1d0>
 80136ca:	683b      	ldr	r3, [r7, #0]
 80136cc:	681b      	ldr	r3, [r3, #0]
 80136ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80136d2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80136d6:	fa93 f3a3 	rbit	r3, r3
 80136da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80136de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80136e2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80136e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	d101      	bne.n	80136f2 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 80136ee:	2320      	movs	r3, #32
 80136f0:	e004      	b.n	80136fc <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 80136f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80136f6:	fab3 f383 	clz	r3, r3
 80136fa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80136fc:	429a      	cmp	r2, r3
 80136fe:	d106      	bne.n	801370e <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8013700:	687b      	ldr	r3, [r7, #4]
 8013702:	681b      	ldr	r3, [r3, #0]
 8013704:	2200      	movs	r2, #0
 8013706:	2100      	movs	r1, #0
 8013708:	4618      	mov	r0, r3
 801370a:	f7ff faa3 	bl	8012c54 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 801370e:	687b      	ldr	r3, [r7, #4]
 8013710:	681b      	ldr	r3, [r3, #0]
 8013712:	2101      	movs	r1, #1
 8013714:	4618      	mov	r0, r3
 8013716:	f7ff fa87 	bl	8012c28 <LL_ADC_GetOffsetChannel>
 801371a:	4603      	mov	r3, r0
 801371c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013720:	2b00      	cmp	r3, #0
 8013722:	d10a      	bne.n	801373a <HAL_ADC_ConfigChannel+0x20e>
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	681b      	ldr	r3, [r3, #0]
 8013728:	2101      	movs	r1, #1
 801372a:	4618      	mov	r0, r3
 801372c:	f7ff fa7c 	bl	8012c28 <LL_ADC_GetOffsetChannel>
 8013730:	4603      	mov	r3, r0
 8013732:	0e9b      	lsrs	r3, r3, #26
 8013734:	f003 021f 	and.w	r2, r3, #31
 8013738:	e01e      	b.n	8013778 <HAL_ADC_ConfigChannel+0x24c>
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	681b      	ldr	r3, [r3, #0]
 801373e:	2101      	movs	r1, #1
 8013740:	4618      	mov	r0, r3
 8013742:	f7ff fa71 	bl	8012c28 <LL_ADC_GetOffsetChannel>
 8013746:	4603      	mov	r3, r0
 8013748:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801374c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013750:	fa93 f3a3 	rbit	r3, r3
 8013754:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8013758:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801375c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8013760:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8013764:	2b00      	cmp	r3, #0
 8013766:	d101      	bne.n	801376c <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8013768:	2320      	movs	r3, #32
 801376a:	e004      	b.n	8013776 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 801376c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8013770:	fab3 f383 	clz	r3, r3
 8013774:	b2db      	uxtb	r3, r3
 8013776:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8013778:	683b      	ldr	r3, [r7, #0]
 801377a:	681b      	ldr	r3, [r3, #0]
 801377c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013780:	2b00      	cmp	r3, #0
 8013782:	d105      	bne.n	8013790 <HAL_ADC_ConfigChannel+0x264>
 8013784:	683b      	ldr	r3, [r7, #0]
 8013786:	681b      	ldr	r3, [r3, #0]
 8013788:	0e9b      	lsrs	r3, r3, #26
 801378a:	f003 031f 	and.w	r3, r3, #31
 801378e:	e018      	b.n	80137c2 <HAL_ADC_ConfigChannel+0x296>
 8013790:	683b      	ldr	r3, [r7, #0]
 8013792:	681b      	ldr	r3, [r3, #0]
 8013794:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013798:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801379c:	fa93 f3a3 	rbit	r3, r3
 80137a0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80137a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80137a8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80137ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d101      	bne.n	80137b8 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 80137b4:	2320      	movs	r3, #32
 80137b6:	e004      	b.n	80137c2 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 80137b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80137bc:	fab3 f383 	clz	r3, r3
 80137c0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80137c2:	429a      	cmp	r2, r3
 80137c4:	d106      	bne.n	80137d4 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	681b      	ldr	r3, [r3, #0]
 80137ca:	2200      	movs	r2, #0
 80137cc:	2101      	movs	r1, #1
 80137ce:	4618      	mov	r0, r3
 80137d0:	f7ff fa40 	bl	8012c54 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	681b      	ldr	r3, [r3, #0]
 80137d8:	2102      	movs	r1, #2
 80137da:	4618      	mov	r0, r3
 80137dc:	f7ff fa24 	bl	8012c28 <LL_ADC_GetOffsetChannel>
 80137e0:	4603      	mov	r3, r0
 80137e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d10a      	bne.n	8013800 <HAL_ADC_ConfigChannel+0x2d4>
 80137ea:	687b      	ldr	r3, [r7, #4]
 80137ec:	681b      	ldr	r3, [r3, #0]
 80137ee:	2102      	movs	r1, #2
 80137f0:	4618      	mov	r0, r3
 80137f2:	f7ff fa19 	bl	8012c28 <LL_ADC_GetOffsetChannel>
 80137f6:	4603      	mov	r3, r0
 80137f8:	0e9b      	lsrs	r3, r3, #26
 80137fa:	f003 021f 	and.w	r2, r3, #31
 80137fe:	e01e      	b.n	801383e <HAL_ADC_ConfigChannel+0x312>
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	681b      	ldr	r3, [r3, #0]
 8013804:	2102      	movs	r1, #2
 8013806:	4618      	mov	r0, r3
 8013808:	f7ff fa0e 	bl	8012c28 <LL_ADC_GetOffsetChannel>
 801380c:	4603      	mov	r3, r0
 801380e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013812:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013816:	fa93 f3a3 	rbit	r3, r3
 801381a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 801381e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8013822:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8013826:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801382a:	2b00      	cmp	r3, #0
 801382c:	d101      	bne.n	8013832 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 801382e:	2320      	movs	r3, #32
 8013830:	e004      	b.n	801383c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8013832:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8013836:	fab3 f383 	clz	r3, r3
 801383a:	b2db      	uxtb	r3, r3
 801383c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 801383e:	683b      	ldr	r3, [r7, #0]
 8013840:	681b      	ldr	r3, [r3, #0]
 8013842:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013846:	2b00      	cmp	r3, #0
 8013848:	d105      	bne.n	8013856 <HAL_ADC_ConfigChannel+0x32a>
 801384a:	683b      	ldr	r3, [r7, #0]
 801384c:	681b      	ldr	r3, [r3, #0]
 801384e:	0e9b      	lsrs	r3, r3, #26
 8013850:	f003 031f 	and.w	r3, r3, #31
 8013854:	e016      	b.n	8013884 <HAL_ADC_ConfigChannel+0x358>
 8013856:	683b      	ldr	r3, [r7, #0]
 8013858:	681b      	ldr	r3, [r3, #0]
 801385a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801385e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8013862:	fa93 f3a3 	rbit	r3, r3
 8013866:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8013868:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801386a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 801386e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8013872:	2b00      	cmp	r3, #0
 8013874:	d101      	bne.n	801387a <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8013876:	2320      	movs	r3, #32
 8013878:	e004      	b.n	8013884 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 801387a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801387e:	fab3 f383 	clz	r3, r3
 8013882:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8013884:	429a      	cmp	r2, r3
 8013886:	d106      	bne.n	8013896 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	681b      	ldr	r3, [r3, #0]
 801388c:	2200      	movs	r2, #0
 801388e:	2102      	movs	r1, #2
 8013890:	4618      	mov	r0, r3
 8013892:	f7ff f9df 	bl	8012c54 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	681b      	ldr	r3, [r3, #0]
 801389a:	2103      	movs	r1, #3
 801389c:	4618      	mov	r0, r3
 801389e:	f7ff f9c3 	bl	8012c28 <LL_ADC_GetOffsetChannel>
 80138a2:	4603      	mov	r3, r0
 80138a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	d10a      	bne.n	80138c2 <HAL_ADC_ConfigChannel+0x396>
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	681b      	ldr	r3, [r3, #0]
 80138b0:	2103      	movs	r1, #3
 80138b2:	4618      	mov	r0, r3
 80138b4:	f7ff f9b8 	bl	8012c28 <LL_ADC_GetOffsetChannel>
 80138b8:	4603      	mov	r3, r0
 80138ba:	0e9b      	lsrs	r3, r3, #26
 80138bc:	f003 021f 	and.w	r2, r3, #31
 80138c0:	e017      	b.n	80138f2 <HAL_ADC_ConfigChannel+0x3c6>
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	681b      	ldr	r3, [r3, #0]
 80138c6:	2103      	movs	r1, #3
 80138c8:	4618      	mov	r0, r3
 80138ca:	f7ff f9ad 	bl	8012c28 <LL_ADC_GetOffsetChannel>
 80138ce:	4603      	mov	r3, r0
 80138d0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80138d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80138d4:	fa93 f3a3 	rbit	r3, r3
 80138d8:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80138da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80138dc:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80138de:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80138e0:	2b00      	cmp	r3, #0
 80138e2:	d101      	bne.n	80138e8 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 80138e4:	2320      	movs	r3, #32
 80138e6:	e003      	b.n	80138f0 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 80138e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80138ea:	fab3 f383 	clz	r3, r3
 80138ee:	b2db      	uxtb	r3, r3
 80138f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80138f2:	683b      	ldr	r3, [r7, #0]
 80138f4:	681b      	ldr	r3, [r3, #0]
 80138f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	d105      	bne.n	801390a <HAL_ADC_ConfigChannel+0x3de>
 80138fe:	683b      	ldr	r3, [r7, #0]
 8013900:	681b      	ldr	r3, [r3, #0]
 8013902:	0e9b      	lsrs	r3, r3, #26
 8013904:	f003 031f 	and.w	r3, r3, #31
 8013908:	e011      	b.n	801392e <HAL_ADC_ConfigChannel+0x402>
 801390a:	683b      	ldr	r3, [r7, #0]
 801390c:	681b      	ldr	r3, [r3, #0]
 801390e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013910:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8013912:	fa93 f3a3 	rbit	r3, r3
 8013916:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8013918:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801391a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 801391c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801391e:	2b00      	cmp	r3, #0
 8013920:	d101      	bne.n	8013926 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8013922:	2320      	movs	r3, #32
 8013924:	e003      	b.n	801392e <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8013926:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013928:	fab3 f383 	clz	r3, r3
 801392c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 801392e:	429a      	cmp	r2, r3
 8013930:	d106      	bne.n	8013940 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	681b      	ldr	r3, [r3, #0]
 8013936:	2200      	movs	r2, #0
 8013938:	2103      	movs	r1, #3
 801393a:	4618      	mov	r0, r3
 801393c:	f7ff f98a 	bl	8012c54 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	681b      	ldr	r3, [r3, #0]
 8013944:	4618      	mov	r0, r3
 8013946:	f7ff faad 	bl	8012ea4 <LL_ADC_IsEnabled>
 801394a:	4603      	mov	r3, r0
 801394c:	2b00      	cmp	r3, #0
 801394e:	f040 813f 	bne.w	8013bd0 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	6818      	ldr	r0, [r3, #0]
 8013956:	683b      	ldr	r3, [r7, #0]
 8013958:	6819      	ldr	r1, [r3, #0]
 801395a:	683b      	ldr	r3, [r7, #0]
 801395c:	68db      	ldr	r3, [r3, #12]
 801395e:	461a      	mov	r2, r3
 8013960:	f7ff f9fe 	bl	8012d60 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8013964:	683b      	ldr	r3, [r7, #0]
 8013966:	68db      	ldr	r3, [r3, #12]
 8013968:	4a8e      	ldr	r2, [pc, #568]	; (8013ba4 <HAL_ADC_ConfigChannel+0x678>)
 801396a:	4293      	cmp	r3, r2
 801396c:	f040 8130 	bne.w	8013bd0 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8013974:	683b      	ldr	r3, [r7, #0]
 8013976:	681b      	ldr	r3, [r3, #0]
 8013978:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801397c:	2b00      	cmp	r3, #0
 801397e:	d10b      	bne.n	8013998 <HAL_ADC_ConfigChannel+0x46c>
 8013980:	683b      	ldr	r3, [r7, #0]
 8013982:	681b      	ldr	r3, [r3, #0]
 8013984:	0e9b      	lsrs	r3, r3, #26
 8013986:	3301      	adds	r3, #1
 8013988:	f003 031f 	and.w	r3, r3, #31
 801398c:	2b09      	cmp	r3, #9
 801398e:	bf94      	ite	ls
 8013990:	2301      	movls	r3, #1
 8013992:	2300      	movhi	r3, #0
 8013994:	b2db      	uxtb	r3, r3
 8013996:	e019      	b.n	80139cc <HAL_ADC_ConfigChannel+0x4a0>
 8013998:	683b      	ldr	r3, [r7, #0]
 801399a:	681b      	ldr	r3, [r3, #0]
 801399c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801399e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80139a0:	fa93 f3a3 	rbit	r3, r3
 80139a4:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80139a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80139a8:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80139aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80139ac:	2b00      	cmp	r3, #0
 80139ae:	d101      	bne.n	80139b4 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 80139b0:	2320      	movs	r3, #32
 80139b2:	e003      	b.n	80139bc <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 80139b4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80139b6:	fab3 f383 	clz	r3, r3
 80139ba:	b2db      	uxtb	r3, r3
 80139bc:	3301      	adds	r3, #1
 80139be:	f003 031f 	and.w	r3, r3, #31
 80139c2:	2b09      	cmp	r3, #9
 80139c4:	bf94      	ite	ls
 80139c6:	2301      	movls	r3, #1
 80139c8:	2300      	movhi	r3, #0
 80139ca:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80139cc:	2b00      	cmp	r3, #0
 80139ce:	d079      	beq.n	8013ac4 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80139d0:	683b      	ldr	r3, [r7, #0]
 80139d2:	681b      	ldr	r3, [r3, #0]
 80139d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80139d8:	2b00      	cmp	r3, #0
 80139da:	d107      	bne.n	80139ec <HAL_ADC_ConfigChannel+0x4c0>
 80139dc:	683b      	ldr	r3, [r7, #0]
 80139de:	681b      	ldr	r3, [r3, #0]
 80139e0:	0e9b      	lsrs	r3, r3, #26
 80139e2:	3301      	adds	r3, #1
 80139e4:	069b      	lsls	r3, r3, #26
 80139e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80139ea:	e015      	b.n	8013a18 <HAL_ADC_ConfigChannel+0x4ec>
 80139ec:	683b      	ldr	r3, [r7, #0]
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80139f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80139f4:	fa93 f3a3 	rbit	r3, r3
 80139f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80139fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80139fc:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80139fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013a00:	2b00      	cmp	r3, #0
 8013a02:	d101      	bne.n	8013a08 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8013a04:	2320      	movs	r3, #32
 8013a06:	e003      	b.n	8013a10 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8013a08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013a0a:	fab3 f383 	clz	r3, r3
 8013a0e:	b2db      	uxtb	r3, r3
 8013a10:	3301      	adds	r3, #1
 8013a12:	069b      	lsls	r3, r3, #26
 8013a14:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8013a18:	683b      	ldr	r3, [r7, #0]
 8013a1a:	681b      	ldr	r3, [r3, #0]
 8013a1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013a20:	2b00      	cmp	r3, #0
 8013a22:	d109      	bne.n	8013a38 <HAL_ADC_ConfigChannel+0x50c>
 8013a24:	683b      	ldr	r3, [r7, #0]
 8013a26:	681b      	ldr	r3, [r3, #0]
 8013a28:	0e9b      	lsrs	r3, r3, #26
 8013a2a:	3301      	adds	r3, #1
 8013a2c:	f003 031f 	and.w	r3, r3, #31
 8013a30:	2101      	movs	r1, #1
 8013a32:	fa01 f303 	lsl.w	r3, r1, r3
 8013a36:	e017      	b.n	8013a68 <HAL_ADC_ConfigChannel+0x53c>
 8013a38:	683b      	ldr	r3, [r7, #0]
 8013a3a:	681b      	ldr	r3, [r3, #0]
 8013a3c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013a3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013a40:	fa93 f3a3 	rbit	r3, r3
 8013a44:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8013a46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013a48:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8013a4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013a4c:	2b00      	cmp	r3, #0
 8013a4e:	d101      	bne.n	8013a54 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8013a50:	2320      	movs	r3, #32
 8013a52:	e003      	b.n	8013a5c <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8013a54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013a56:	fab3 f383 	clz	r3, r3
 8013a5a:	b2db      	uxtb	r3, r3
 8013a5c:	3301      	adds	r3, #1
 8013a5e:	f003 031f 	and.w	r3, r3, #31
 8013a62:	2101      	movs	r1, #1
 8013a64:	fa01 f303 	lsl.w	r3, r1, r3
 8013a68:	ea42 0103 	orr.w	r1, r2, r3
 8013a6c:	683b      	ldr	r3, [r7, #0]
 8013a6e:	681b      	ldr	r3, [r3, #0]
 8013a70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	d10a      	bne.n	8013a8e <HAL_ADC_ConfigChannel+0x562>
 8013a78:	683b      	ldr	r3, [r7, #0]
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	0e9b      	lsrs	r3, r3, #26
 8013a7e:	3301      	adds	r3, #1
 8013a80:	f003 021f 	and.w	r2, r3, #31
 8013a84:	4613      	mov	r3, r2
 8013a86:	005b      	lsls	r3, r3, #1
 8013a88:	4413      	add	r3, r2
 8013a8a:	051b      	lsls	r3, r3, #20
 8013a8c:	e018      	b.n	8013ac0 <HAL_ADC_ConfigChannel+0x594>
 8013a8e:	683b      	ldr	r3, [r7, #0]
 8013a90:	681b      	ldr	r3, [r3, #0]
 8013a92:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a96:	fa93 f3a3 	rbit	r3, r3
 8013a9a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8013a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8013aa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013aa2:	2b00      	cmp	r3, #0
 8013aa4:	d101      	bne.n	8013aaa <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8013aa6:	2320      	movs	r3, #32
 8013aa8:	e003      	b.n	8013ab2 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8013aaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013aac:	fab3 f383 	clz	r3, r3
 8013ab0:	b2db      	uxtb	r3, r3
 8013ab2:	3301      	adds	r3, #1
 8013ab4:	f003 021f 	and.w	r2, r3, #31
 8013ab8:	4613      	mov	r3, r2
 8013aba:	005b      	lsls	r3, r3, #1
 8013abc:	4413      	add	r3, r2
 8013abe:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8013ac0:	430b      	orrs	r3, r1
 8013ac2:	e080      	b.n	8013bc6 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8013ac4:	683b      	ldr	r3, [r7, #0]
 8013ac6:	681b      	ldr	r3, [r3, #0]
 8013ac8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013acc:	2b00      	cmp	r3, #0
 8013ace:	d107      	bne.n	8013ae0 <HAL_ADC_ConfigChannel+0x5b4>
 8013ad0:	683b      	ldr	r3, [r7, #0]
 8013ad2:	681b      	ldr	r3, [r3, #0]
 8013ad4:	0e9b      	lsrs	r3, r3, #26
 8013ad6:	3301      	adds	r3, #1
 8013ad8:	069b      	lsls	r3, r3, #26
 8013ada:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8013ade:	e015      	b.n	8013b0c <HAL_ADC_ConfigChannel+0x5e0>
 8013ae0:	683b      	ldr	r3, [r7, #0]
 8013ae2:	681b      	ldr	r3, [r3, #0]
 8013ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ae8:	fa93 f3a3 	rbit	r3, r3
 8013aec:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8013aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013af0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8013af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013af4:	2b00      	cmp	r3, #0
 8013af6:	d101      	bne.n	8013afc <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8013af8:	2320      	movs	r3, #32
 8013afa:	e003      	b.n	8013b04 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8013afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013afe:	fab3 f383 	clz	r3, r3
 8013b02:	b2db      	uxtb	r3, r3
 8013b04:	3301      	adds	r3, #1
 8013b06:	069b      	lsls	r3, r3, #26
 8013b08:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8013b0c:	683b      	ldr	r3, [r7, #0]
 8013b0e:	681b      	ldr	r3, [r3, #0]
 8013b10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d109      	bne.n	8013b2c <HAL_ADC_ConfigChannel+0x600>
 8013b18:	683b      	ldr	r3, [r7, #0]
 8013b1a:	681b      	ldr	r3, [r3, #0]
 8013b1c:	0e9b      	lsrs	r3, r3, #26
 8013b1e:	3301      	adds	r3, #1
 8013b20:	f003 031f 	and.w	r3, r3, #31
 8013b24:	2101      	movs	r1, #1
 8013b26:	fa01 f303 	lsl.w	r3, r1, r3
 8013b2a:	e017      	b.n	8013b5c <HAL_ADC_ConfigChannel+0x630>
 8013b2c:	683b      	ldr	r3, [r7, #0]
 8013b2e:	681b      	ldr	r3, [r3, #0]
 8013b30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013b32:	6a3b      	ldr	r3, [r7, #32]
 8013b34:	fa93 f3a3 	rbit	r3, r3
 8013b38:	61fb      	str	r3, [r7, #28]
  return result;
 8013b3a:	69fb      	ldr	r3, [r7, #28]
 8013b3c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8013b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b40:	2b00      	cmp	r3, #0
 8013b42:	d101      	bne.n	8013b48 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8013b44:	2320      	movs	r3, #32
 8013b46:	e003      	b.n	8013b50 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8013b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b4a:	fab3 f383 	clz	r3, r3
 8013b4e:	b2db      	uxtb	r3, r3
 8013b50:	3301      	adds	r3, #1
 8013b52:	f003 031f 	and.w	r3, r3, #31
 8013b56:	2101      	movs	r1, #1
 8013b58:	fa01 f303 	lsl.w	r3, r1, r3
 8013b5c:	ea42 0103 	orr.w	r1, r2, r3
 8013b60:	683b      	ldr	r3, [r7, #0]
 8013b62:	681b      	ldr	r3, [r3, #0]
 8013b64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	d10d      	bne.n	8013b88 <HAL_ADC_ConfigChannel+0x65c>
 8013b6c:	683b      	ldr	r3, [r7, #0]
 8013b6e:	681b      	ldr	r3, [r3, #0]
 8013b70:	0e9b      	lsrs	r3, r3, #26
 8013b72:	3301      	adds	r3, #1
 8013b74:	f003 021f 	and.w	r2, r3, #31
 8013b78:	4613      	mov	r3, r2
 8013b7a:	005b      	lsls	r3, r3, #1
 8013b7c:	4413      	add	r3, r2
 8013b7e:	3b1e      	subs	r3, #30
 8013b80:	051b      	lsls	r3, r3, #20
 8013b82:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8013b86:	e01d      	b.n	8013bc4 <HAL_ADC_ConfigChannel+0x698>
 8013b88:	683b      	ldr	r3, [r7, #0]
 8013b8a:	681b      	ldr	r3, [r3, #0]
 8013b8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013b8e:	697b      	ldr	r3, [r7, #20]
 8013b90:	fa93 f3a3 	rbit	r3, r3
 8013b94:	613b      	str	r3, [r7, #16]
  return result;
 8013b96:	693b      	ldr	r3, [r7, #16]
 8013b98:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8013b9a:	69bb      	ldr	r3, [r7, #24]
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	d103      	bne.n	8013ba8 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8013ba0:	2320      	movs	r3, #32
 8013ba2:	e005      	b.n	8013bb0 <HAL_ADC_ConfigChannel+0x684>
 8013ba4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8013ba8:	69bb      	ldr	r3, [r7, #24]
 8013baa:	fab3 f383 	clz	r3, r3
 8013bae:	b2db      	uxtb	r3, r3
 8013bb0:	3301      	adds	r3, #1
 8013bb2:	f003 021f 	and.w	r2, r3, #31
 8013bb6:	4613      	mov	r3, r2
 8013bb8:	005b      	lsls	r3, r3, #1
 8013bba:	4413      	add	r3, r2
 8013bbc:	3b1e      	subs	r3, #30
 8013bbe:	051b      	lsls	r3, r3, #20
 8013bc0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8013bc4:	430b      	orrs	r3, r1
 8013bc6:	683a      	ldr	r2, [r7, #0]
 8013bc8:	6892      	ldr	r2, [r2, #8]
 8013bca:	4619      	mov	r1, r3
 8013bcc:	f7ff f89c 	bl	8012d08 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8013bd0:	683b      	ldr	r3, [r7, #0]
 8013bd2:	681a      	ldr	r2, [r3, #0]
 8013bd4:	4b44      	ldr	r3, [pc, #272]	; (8013ce8 <HAL_ADC_ConfigChannel+0x7bc>)
 8013bd6:	4013      	ands	r3, r2
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	d07a      	beq.n	8013cd2 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8013bdc:	4843      	ldr	r0, [pc, #268]	; (8013cec <HAL_ADC_ConfigChannel+0x7c0>)
 8013bde:	f7fe fff1 	bl	8012bc4 <LL_ADC_GetCommonPathInternalCh>
 8013be2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8013be6:	683b      	ldr	r3, [r7, #0]
 8013be8:	681b      	ldr	r3, [r3, #0]
 8013bea:	4a41      	ldr	r2, [pc, #260]	; (8013cf0 <HAL_ADC_ConfigChannel+0x7c4>)
 8013bec:	4293      	cmp	r3, r2
 8013bee:	d12c      	bne.n	8013c4a <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8013bf0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8013bf4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	d126      	bne.n	8013c4a <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	681b      	ldr	r3, [r3, #0]
 8013c00:	4a3c      	ldr	r2, [pc, #240]	; (8013cf4 <HAL_ADC_ConfigChannel+0x7c8>)
 8013c02:	4293      	cmp	r3, r2
 8013c04:	d004      	beq.n	8013c10 <HAL_ADC_ConfigChannel+0x6e4>
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	681b      	ldr	r3, [r3, #0]
 8013c0a:	4a3b      	ldr	r2, [pc, #236]	; (8013cf8 <HAL_ADC_ConfigChannel+0x7cc>)
 8013c0c:	4293      	cmp	r3, r2
 8013c0e:	d15d      	bne.n	8013ccc <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8013c10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8013c14:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8013c18:	4619      	mov	r1, r3
 8013c1a:	4834      	ldr	r0, [pc, #208]	; (8013cec <HAL_ADC_ConfigChannel+0x7c0>)
 8013c1c:	f7fe ffbf 	bl	8012b9e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8013c20:	4b36      	ldr	r3, [pc, #216]	; (8013cfc <HAL_ADC_ConfigChannel+0x7d0>)
 8013c22:	681b      	ldr	r3, [r3, #0]
 8013c24:	099b      	lsrs	r3, r3, #6
 8013c26:	4a36      	ldr	r2, [pc, #216]	; (8013d00 <HAL_ADC_ConfigChannel+0x7d4>)
 8013c28:	fba2 2303 	umull	r2, r3, r2, r3
 8013c2c:	099b      	lsrs	r3, r3, #6
 8013c2e:	1c5a      	adds	r2, r3, #1
 8013c30:	4613      	mov	r3, r2
 8013c32:	005b      	lsls	r3, r3, #1
 8013c34:	4413      	add	r3, r2
 8013c36:	009b      	lsls	r3, r3, #2
 8013c38:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8013c3a:	e002      	b.n	8013c42 <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8013c3c:	68fb      	ldr	r3, [r7, #12]
 8013c3e:	3b01      	subs	r3, #1
 8013c40:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8013c42:	68fb      	ldr	r3, [r7, #12]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d1f9      	bne.n	8013c3c <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8013c48:	e040      	b.n	8013ccc <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8013c4a:	683b      	ldr	r3, [r7, #0]
 8013c4c:	681b      	ldr	r3, [r3, #0]
 8013c4e:	4a2d      	ldr	r2, [pc, #180]	; (8013d04 <HAL_ADC_ConfigChannel+0x7d8>)
 8013c50:	4293      	cmp	r3, r2
 8013c52:	d118      	bne.n	8013c86 <HAL_ADC_ConfigChannel+0x75a>
 8013c54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8013c58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	d112      	bne.n	8013c86 <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	681b      	ldr	r3, [r3, #0]
 8013c64:	4a23      	ldr	r2, [pc, #140]	; (8013cf4 <HAL_ADC_ConfigChannel+0x7c8>)
 8013c66:	4293      	cmp	r3, r2
 8013c68:	d004      	beq.n	8013c74 <HAL_ADC_ConfigChannel+0x748>
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	681b      	ldr	r3, [r3, #0]
 8013c6e:	4a22      	ldr	r2, [pc, #136]	; (8013cf8 <HAL_ADC_ConfigChannel+0x7cc>)
 8013c70:	4293      	cmp	r3, r2
 8013c72:	d12d      	bne.n	8013cd0 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8013c74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8013c78:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8013c7c:	4619      	mov	r1, r3
 8013c7e:	481b      	ldr	r0, [pc, #108]	; (8013cec <HAL_ADC_ConfigChannel+0x7c0>)
 8013c80:	f7fe ff8d 	bl	8012b9e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8013c84:	e024      	b.n	8013cd0 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8013c86:	683b      	ldr	r3, [r7, #0]
 8013c88:	681b      	ldr	r3, [r3, #0]
 8013c8a:	4a1f      	ldr	r2, [pc, #124]	; (8013d08 <HAL_ADC_ConfigChannel+0x7dc>)
 8013c8c:	4293      	cmp	r3, r2
 8013c8e:	d120      	bne.n	8013cd2 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8013c90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8013c94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	d11a      	bne.n	8013cd2 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8013c9c:	687b      	ldr	r3, [r7, #4]
 8013c9e:	681b      	ldr	r3, [r3, #0]
 8013ca0:	4a14      	ldr	r2, [pc, #80]	; (8013cf4 <HAL_ADC_ConfigChannel+0x7c8>)
 8013ca2:	4293      	cmp	r3, r2
 8013ca4:	d115      	bne.n	8013cd2 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8013ca6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8013caa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8013cae:	4619      	mov	r1, r3
 8013cb0:	480e      	ldr	r0, [pc, #56]	; (8013cec <HAL_ADC_ConfigChannel+0x7c0>)
 8013cb2:	f7fe ff74 	bl	8012b9e <LL_ADC_SetCommonPathInternalCh>
 8013cb6:	e00c      	b.n	8013cd2 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013cbc:	f043 0220 	orr.w	r2, r3, #32
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8013cc4:	2301      	movs	r3, #1
 8013cc6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8013cca:	e002      	b.n	8013cd2 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8013ccc:	bf00      	nop
 8013cce:	e000      	b.n	8013cd2 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8013cd0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	2200      	movs	r2, #0
 8013cd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8013cda:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8013cde:	4618      	mov	r0, r3
 8013ce0:	37d8      	adds	r7, #216	; 0xd8
 8013ce2:	46bd      	mov	sp, r7
 8013ce4:	bd80      	pop	{r7, pc}
 8013ce6:	bf00      	nop
 8013ce8:	80080000 	.word	0x80080000
 8013cec:	50040300 	.word	0x50040300
 8013cf0:	c7520000 	.word	0xc7520000
 8013cf4:	50040000 	.word	0x50040000
 8013cf8:	50040200 	.word	0x50040200
 8013cfc:	20000004 	.word	0x20000004
 8013d00:	053e2d63 	.word	0x053e2d63
 8013d04:	cb840000 	.word	0xcb840000
 8013d08:	80000001 	.word	0x80000001

08013d0c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8013d0c:	b580      	push	{r7, lr}
 8013d0e:	b084      	sub	sp, #16
 8013d10:	af00      	add	r7, sp, #0
 8013d12:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	681b      	ldr	r3, [r3, #0]
 8013d18:	4618      	mov	r0, r3
 8013d1a:	f7ff f8c3 	bl	8012ea4 <LL_ADC_IsEnabled>
 8013d1e:	4603      	mov	r3, r0
 8013d20:	2b00      	cmp	r3, #0
 8013d22:	d14d      	bne.n	8013dc0 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	681b      	ldr	r3, [r3, #0]
 8013d28:	689a      	ldr	r2, [r3, #8]
 8013d2a:	4b28      	ldr	r3, [pc, #160]	; (8013dcc <ADC_Enable+0xc0>)
 8013d2c:	4013      	ands	r3, r2
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d00d      	beq.n	8013d4e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013d36:	f043 0210 	orr.w	r2, r3, #16
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013d42:	f043 0201 	orr.w	r2, r3, #1
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8013d4a:	2301      	movs	r3, #1
 8013d4c:	e039      	b.n	8013dc2 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8013d4e:	687b      	ldr	r3, [r7, #4]
 8013d50:	681b      	ldr	r3, [r3, #0]
 8013d52:	4618      	mov	r0, r3
 8013d54:	f7ff f892 	bl	8012e7c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8013d58:	f7fe fede 	bl	8012b18 <HAL_GetTick>
 8013d5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8013d5e:	e028      	b.n	8013db2 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8013d60:	687b      	ldr	r3, [r7, #4]
 8013d62:	681b      	ldr	r3, [r3, #0]
 8013d64:	4618      	mov	r0, r3
 8013d66:	f7ff f89d 	bl	8012ea4 <LL_ADC_IsEnabled>
 8013d6a:	4603      	mov	r3, r0
 8013d6c:	2b00      	cmp	r3, #0
 8013d6e:	d104      	bne.n	8013d7a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	681b      	ldr	r3, [r3, #0]
 8013d74:	4618      	mov	r0, r3
 8013d76:	f7ff f881 	bl	8012e7c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8013d7a:	f7fe fecd 	bl	8012b18 <HAL_GetTick>
 8013d7e:	4602      	mov	r2, r0
 8013d80:	68fb      	ldr	r3, [r7, #12]
 8013d82:	1ad3      	subs	r3, r2, r3
 8013d84:	2b02      	cmp	r3, #2
 8013d86:	d914      	bls.n	8013db2 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	681b      	ldr	r3, [r3, #0]
 8013d8c:	681b      	ldr	r3, [r3, #0]
 8013d8e:	f003 0301 	and.w	r3, r3, #1
 8013d92:	2b01      	cmp	r3, #1
 8013d94:	d00d      	beq.n	8013db2 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013d9a:	f043 0210 	orr.w	r2, r3, #16
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013da6:	f043 0201 	orr.w	r2, r3, #1
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8013dae:	2301      	movs	r3, #1
 8013db0:	e007      	b.n	8013dc2 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	681b      	ldr	r3, [r3, #0]
 8013db6:	681b      	ldr	r3, [r3, #0]
 8013db8:	f003 0301 	and.w	r3, r3, #1
 8013dbc:	2b01      	cmp	r3, #1
 8013dbe:	d1cf      	bne.n	8013d60 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8013dc0:	2300      	movs	r3, #0
}
 8013dc2:	4618      	mov	r0, r3
 8013dc4:	3710      	adds	r7, #16
 8013dc6:	46bd      	mov	sp, r7
 8013dc8:	bd80      	pop	{r7, pc}
 8013dca:	bf00      	nop
 8013dcc:	8000003f 	.word	0x8000003f

08013dd0 <LL_ADC_IsEnabled>:
{
 8013dd0:	b480      	push	{r7}
 8013dd2:	b083      	sub	sp, #12
 8013dd4:	af00      	add	r7, sp, #0
 8013dd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8013dd8:	687b      	ldr	r3, [r7, #4]
 8013dda:	689b      	ldr	r3, [r3, #8]
 8013ddc:	f003 0301 	and.w	r3, r3, #1
 8013de0:	2b01      	cmp	r3, #1
 8013de2:	d101      	bne.n	8013de8 <LL_ADC_IsEnabled+0x18>
 8013de4:	2301      	movs	r3, #1
 8013de6:	e000      	b.n	8013dea <LL_ADC_IsEnabled+0x1a>
 8013de8:	2300      	movs	r3, #0
}
 8013dea:	4618      	mov	r0, r3
 8013dec:	370c      	adds	r7, #12
 8013dee:	46bd      	mov	sp, r7
 8013df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013df4:	4770      	bx	lr

08013df6 <LL_ADC_REG_IsConversionOngoing>:
{
 8013df6:	b480      	push	{r7}
 8013df8:	b083      	sub	sp, #12
 8013dfa:	af00      	add	r7, sp, #0
 8013dfc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	689b      	ldr	r3, [r3, #8]
 8013e02:	f003 0304 	and.w	r3, r3, #4
 8013e06:	2b04      	cmp	r3, #4
 8013e08:	d101      	bne.n	8013e0e <LL_ADC_REG_IsConversionOngoing+0x18>
 8013e0a:	2301      	movs	r3, #1
 8013e0c:	e000      	b.n	8013e10 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8013e0e:	2300      	movs	r3, #0
}
 8013e10:	4618      	mov	r0, r3
 8013e12:	370c      	adds	r7, #12
 8013e14:	46bd      	mov	sp, r7
 8013e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e1a:	4770      	bx	lr

08013e1c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8013e1c:	b590      	push	{r4, r7, lr}
 8013e1e:	b09f      	sub	sp, #124	; 0x7c
 8013e20:	af00      	add	r7, sp, #0
 8013e22:	6078      	str	r0, [r7, #4]
 8013e24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8013e26:	2300      	movs	r3, #0
 8013e28:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013e32:	2b01      	cmp	r3, #1
 8013e34:	d101      	bne.n	8013e3a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8013e36:	2302      	movs	r3, #2
 8013e38:	e093      	b.n	8013f62 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	2201      	movs	r2, #1
 8013e3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8013e42:	2300      	movs	r3, #0
 8013e44:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8013e46:	2300      	movs	r3, #0
 8013e48:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	681b      	ldr	r3, [r3, #0]
 8013e4e:	4a47      	ldr	r2, [pc, #284]	; (8013f6c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8013e50:	4293      	cmp	r3, r2
 8013e52:	d102      	bne.n	8013e5a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8013e54:	4b46      	ldr	r3, [pc, #280]	; (8013f70 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8013e56:	60bb      	str	r3, [r7, #8]
 8013e58:	e001      	b.n	8013e5e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8013e5a:	2300      	movs	r3, #0
 8013e5c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8013e5e:	68bb      	ldr	r3, [r7, #8]
 8013e60:	2b00      	cmp	r3, #0
 8013e62:	d10b      	bne.n	8013e7c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013e68:	f043 0220 	orr.w	r2, r3, #32
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8013e70:	687b      	ldr	r3, [r7, #4]
 8013e72:	2200      	movs	r2, #0
 8013e74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8013e78:	2301      	movs	r3, #1
 8013e7a:	e072      	b.n	8013f62 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8013e7c:	68bb      	ldr	r3, [r7, #8]
 8013e7e:	4618      	mov	r0, r3
 8013e80:	f7ff ffb9 	bl	8013df6 <LL_ADC_REG_IsConversionOngoing>
 8013e84:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	681b      	ldr	r3, [r3, #0]
 8013e8a:	4618      	mov	r0, r3
 8013e8c:	f7ff ffb3 	bl	8013df6 <LL_ADC_REG_IsConversionOngoing>
 8013e90:	4603      	mov	r3, r0
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	d154      	bne.n	8013f40 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8013e96:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013e98:	2b00      	cmp	r3, #0
 8013e9a:	d151      	bne.n	8013f40 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8013e9c:	4b35      	ldr	r3, [pc, #212]	; (8013f74 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8013e9e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8013ea0:	683b      	ldr	r3, [r7, #0]
 8013ea2:	681b      	ldr	r3, [r3, #0]
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	d02c      	beq.n	8013f02 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8013ea8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013eaa:	689b      	ldr	r3, [r3, #8]
 8013eac:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8013eb0:	683b      	ldr	r3, [r7, #0]
 8013eb2:	6859      	ldr	r1, [r3, #4]
 8013eb4:	687b      	ldr	r3, [r7, #4]
 8013eb6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013eba:	035b      	lsls	r3, r3, #13
 8013ebc:	430b      	orrs	r3, r1
 8013ebe:	431a      	orrs	r2, r3
 8013ec0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013ec2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8013ec4:	4829      	ldr	r0, [pc, #164]	; (8013f6c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8013ec6:	f7ff ff83 	bl	8013dd0 <LL_ADC_IsEnabled>
 8013eca:	4604      	mov	r4, r0
 8013ecc:	4828      	ldr	r0, [pc, #160]	; (8013f70 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8013ece:	f7ff ff7f 	bl	8013dd0 <LL_ADC_IsEnabled>
 8013ed2:	4603      	mov	r3, r0
 8013ed4:	431c      	orrs	r4, r3
 8013ed6:	4828      	ldr	r0, [pc, #160]	; (8013f78 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8013ed8:	f7ff ff7a 	bl	8013dd0 <LL_ADC_IsEnabled>
 8013edc:	4603      	mov	r3, r0
 8013ede:	4323      	orrs	r3, r4
 8013ee0:	2b00      	cmp	r3, #0
 8013ee2:	d137      	bne.n	8013f54 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8013ee4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013ee6:	689b      	ldr	r3, [r3, #8]
 8013ee8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8013eec:	f023 030f 	bic.w	r3, r3, #15
 8013ef0:	683a      	ldr	r2, [r7, #0]
 8013ef2:	6811      	ldr	r1, [r2, #0]
 8013ef4:	683a      	ldr	r2, [r7, #0]
 8013ef6:	6892      	ldr	r2, [r2, #8]
 8013ef8:	430a      	orrs	r2, r1
 8013efa:	431a      	orrs	r2, r3
 8013efc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013efe:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8013f00:	e028      	b.n	8013f54 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8013f02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013f04:	689b      	ldr	r3, [r3, #8]
 8013f06:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8013f0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013f0c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8013f0e:	4817      	ldr	r0, [pc, #92]	; (8013f6c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8013f10:	f7ff ff5e 	bl	8013dd0 <LL_ADC_IsEnabled>
 8013f14:	4604      	mov	r4, r0
 8013f16:	4816      	ldr	r0, [pc, #88]	; (8013f70 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8013f18:	f7ff ff5a 	bl	8013dd0 <LL_ADC_IsEnabled>
 8013f1c:	4603      	mov	r3, r0
 8013f1e:	431c      	orrs	r4, r3
 8013f20:	4815      	ldr	r0, [pc, #84]	; (8013f78 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8013f22:	f7ff ff55 	bl	8013dd0 <LL_ADC_IsEnabled>
 8013f26:	4603      	mov	r3, r0
 8013f28:	4323      	orrs	r3, r4
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	d112      	bne.n	8013f54 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8013f2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013f30:	689b      	ldr	r3, [r3, #8]
 8013f32:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8013f36:	f023 030f 	bic.w	r3, r3, #15
 8013f3a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8013f3c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8013f3e:	e009      	b.n	8013f54 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8013f40:	687b      	ldr	r3, [r7, #4]
 8013f42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013f44:	f043 0220 	orr.w	r2, r3, #32
 8013f48:	687b      	ldr	r3, [r7, #4]
 8013f4a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8013f4c:	2301      	movs	r3, #1
 8013f4e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8013f52:	e000      	b.n	8013f56 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8013f54:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8013f56:	687b      	ldr	r3, [r7, #4]
 8013f58:	2200      	movs	r2, #0
 8013f5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8013f5e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8013f62:	4618      	mov	r0, r3
 8013f64:	377c      	adds	r7, #124	; 0x7c
 8013f66:	46bd      	mov	sp, r7
 8013f68:	bd90      	pop	{r4, r7, pc}
 8013f6a:	bf00      	nop
 8013f6c:	50040000 	.word	0x50040000
 8013f70:	50040100 	.word	0x50040100
 8013f74:	50040300 	.word	0x50040300
 8013f78:	50040200 	.word	0x50040200

08013f7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8013f7c:	b480      	push	{r7}
 8013f7e:	b085      	sub	sp, #20
 8013f80:	af00      	add	r7, sp, #0
 8013f82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8013f84:	687b      	ldr	r3, [r7, #4]
 8013f86:	f003 0307 	and.w	r3, r3, #7
 8013f8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8013f8c:	4b0c      	ldr	r3, [pc, #48]	; (8013fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8013f8e:	68db      	ldr	r3, [r3, #12]
 8013f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8013f92:	68ba      	ldr	r2, [r7, #8]
 8013f94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8013f98:	4013      	ands	r3, r2
 8013f9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8013f9c:	68fb      	ldr	r3, [r7, #12]
 8013f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8013fa0:	68bb      	ldr	r3, [r7, #8]
 8013fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8013fa4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8013fa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8013fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8013fae:	4a04      	ldr	r2, [pc, #16]	; (8013fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8013fb0:	68bb      	ldr	r3, [r7, #8]
 8013fb2:	60d3      	str	r3, [r2, #12]
}
 8013fb4:	bf00      	nop
 8013fb6:	3714      	adds	r7, #20
 8013fb8:	46bd      	mov	sp, r7
 8013fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fbe:	4770      	bx	lr
 8013fc0:	e000ed00 	.word	0xe000ed00

08013fc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8013fc4:	b480      	push	{r7}
 8013fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8013fc8:	4b04      	ldr	r3, [pc, #16]	; (8013fdc <__NVIC_GetPriorityGrouping+0x18>)
 8013fca:	68db      	ldr	r3, [r3, #12]
 8013fcc:	0a1b      	lsrs	r3, r3, #8
 8013fce:	f003 0307 	and.w	r3, r3, #7
}
 8013fd2:	4618      	mov	r0, r3
 8013fd4:	46bd      	mov	sp, r7
 8013fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fda:	4770      	bx	lr
 8013fdc:	e000ed00 	.word	0xe000ed00

08013fe0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8013fe0:	b480      	push	{r7}
 8013fe2:	b083      	sub	sp, #12
 8013fe4:	af00      	add	r7, sp, #0
 8013fe6:	4603      	mov	r3, r0
 8013fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013fee:	2b00      	cmp	r3, #0
 8013ff0:	db0b      	blt.n	801400a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8013ff2:	79fb      	ldrb	r3, [r7, #7]
 8013ff4:	f003 021f 	and.w	r2, r3, #31
 8013ff8:	4907      	ldr	r1, [pc, #28]	; (8014018 <__NVIC_EnableIRQ+0x38>)
 8013ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013ffe:	095b      	lsrs	r3, r3, #5
 8014000:	2001      	movs	r0, #1
 8014002:	fa00 f202 	lsl.w	r2, r0, r2
 8014006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 801400a:	bf00      	nop
 801400c:	370c      	adds	r7, #12
 801400e:	46bd      	mov	sp, r7
 8014010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014014:	4770      	bx	lr
 8014016:	bf00      	nop
 8014018:	e000e100 	.word	0xe000e100

0801401c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 801401c:	b480      	push	{r7}
 801401e:	b083      	sub	sp, #12
 8014020:	af00      	add	r7, sp, #0
 8014022:	4603      	mov	r3, r0
 8014024:	6039      	str	r1, [r7, #0]
 8014026:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8014028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801402c:	2b00      	cmp	r3, #0
 801402e:	db0a      	blt.n	8014046 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8014030:	683b      	ldr	r3, [r7, #0]
 8014032:	b2da      	uxtb	r2, r3
 8014034:	490c      	ldr	r1, [pc, #48]	; (8014068 <__NVIC_SetPriority+0x4c>)
 8014036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801403a:	0112      	lsls	r2, r2, #4
 801403c:	b2d2      	uxtb	r2, r2
 801403e:	440b      	add	r3, r1
 8014040:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8014044:	e00a      	b.n	801405c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8014046:	683b      	ldr	r3, [r7, #0]
 8014048:	b2da      	uxtb	r2, r3
 801404a:	4908      	ldr	r1, [pc, #32]	; (801406c <__NVIC_SetPriority+0x50>)
 801404c:	79fb      	ldrb	r3, [r7, #7]
 801404e:	f003 030f 	and.w	r3, r3, #15
 8014052:	3b04      	subs	r3, #4
 8014054:	0112      	lsls	r2, r2, #4
 8014056:	b2d2      	uxtb	r2, r2
 8014058:	440b      	add	r3, r1
 801405a:	761a      	strb	r2, [r3, #24]
}
 801405c:	bf00      	nop
 801405e:	370c      	adds	r7, #12
 8014060:	46bd      	mov	sp, r7
 8014062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014066:	4770      	bx	lr
 8014068:	e000e100 	.word	0xe000e100
 801406c:	e000ed00 	.word	0xe000ed00

08014070 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8014070:	b480      	push	{r7}
 8014072:	b089      	sub	sp, #36	; 0x24
 8014074:	af00      	add	r7, sp, #0
 8014076:	60f8      	str	r0, [r7, #12]
 8014078:	60b9      	str	r1, [r7, #8]
 801407a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 801407c:	68fb      	ldr	r3, [r7, #12]
 801407e:	f003 0307 	and.w	r3, r3, #7
 8014082:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8014084:	69fb      	ldr	r3, [r7, #28]
 8014086:	f1c3 0307 	rsb	r3, r3, #7
 801408a:	2b04      	cmp	r3, #4
 801408c:	bf28      	it	cs
 801408e:	2304      	movcs	r3, #4
 8014090:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8014092:	69fb      	ldr	r3, [r7, #28]
 8014094:	3304      	adds	r3, #4
 8014096:	2b06      	cmp	r3, #6
 8014098:	d902      	bls.n	80140a0 <NVIC_EncodePriority+0x30>
 801409a:	69fb      	ldr	r3, [r7, #28]
 801409c:	3b03      	subs	r3, #3
 801409e:	e000      	b.n	80140a2 <NVIC_EncodePriority+0x32>
 80140a0:	2300      	movs	r3, #0
 80140a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80140a4:	f04f 32ff 	mov.w	r2, #4294967295
 80140a8:	69bb      	ldr	r3, [r7, #24]
 80140aa:	fa02 f303 	lsl.w	r3, r2, r3
 80140ae:	43da      	mvns	r2, r3
 80140b0:	68bb      	ldr	r3, [r7, #8]
 80140b2:	401a      	ands	r2, r3
 80140b4:	697b      	ldr	r3, [r7, #20]
 80140b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80140b8:	f04f 31ff 	mov.w	r1, #4294967295
 80140bc:	697b      	ldr	r3, [r7, #20]
 80140be:	fa01 f303 	lsl.w	r3, r1, r3
 80140c2:	43d9      	mvns	r1, r3
 80140c4:	687b      	ldr	r3, [r7, #4]
 80140c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80140c8:	4313      	orrs	r3, r2
         );
}
 80140ca:	4618      	mov	r0, r3
 80140cc:	3724      	adds	r7, #36	; 0x24
 80140ce:	46bd      	mov	sp, r7
 80140d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140d4:	4770      	bx	lr
	...

080140d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80140d8:	b580      	push	{r7, lr}
 80140da:	b082      	sub	sp, #8
 80140dc:	af00      	add	r7, sp, #0
 80140de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	3b01      	subs	r3, #1
 80140e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80140e8:	d301      	bcc.n	80140ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80140ea:	2301      	movs	r3, #1
 80140ec:	e00f      	b.n	801410e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80140ee:	4a0a      	ldr	r2, [pc, #40]	; (8014118 <SysTick_Config+0x40>)
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	3b01      	subs	r3, #1
 80140f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80140f6:	210f      	movs	r1, #15
 80140f8:	f04f 30ff 	mov.w	r0, #4294967295
 80140fc:	f7ff ff8e 	bl	801401c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8014100:	4b05      	ldr	r3, [pc, #20]	; (8014118 <SysTick_Config+0x40>)
 8014102:	2200      	movs	r2, #0
 8014104:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8014106:	4b04      	ldr	r3, [pc, #16]	; (8014118 <SysTick_Config+0x40>)
 8014108:	2207      	movs	r2, #7
 801410a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 801410c:	2300      	movs	r3, #0
}
 801410e:	4618      	mov	r0, r3
 8014110:	3708      	adds	r7, #8
 8014112:	46bd      	mov	sp, r7
 8014114:	bd80      	pop	{r7, pc}
 8014116:	bf00      	nop
 8014118:	e000e010 	.word	0xe000e010

0801411c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 801411c:	b580      	push	{r7, lr}
 801411e:	b082      	sub	sp, #8
 8014120:	af00      	add	r7, sp, #0
 8014122:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8014124:	6878      	ldr	r0, [r7, #4]
 8014126:	f7ff ff29 	bl	8013f7c <__NVIC_SetPriorityGrouping>
}
 801412a:	bf00      	nop
 801412c:	3708      	adds	r7, #8
 801412e:	46bd      	mov	sp, r7
 8014130:	bd80      	pop	{r7, pc}

08014132 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8014132:	b580      	push	{r7, lr}
 8014134:	b086      	sub	sp, #24
 8014136:	af00      	add	r7, sp, #0
 8014138:	4603      	mov	r3, r0
 801413a:	60b9      	str	r1, [r7, #8]
 801413c:	607a      	str	r2, [r7, #4]
 801413e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8014140:	2300      	movs	r3, #0
 8014142:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8014144:	f7ff ff3e 	bl	8013fc4 <__NVIC_GetPriorityGrouping>
 8014148:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 801414a:	687a      	ldr	r2, [r7, #4]
 801414c:	68b9      	ldr	r1, [r7, #8]
 801414e:	6978      	ldr	r0, [r7, #20]
 8014150:	f7ff ff8e 	bl	8014070 <NVIC_EncodePriority>
 8014154:	4602      	mov	r2, r0
 8014156:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801415a:	4611      	mov	r1, r2
 801415c:	4618      	mov	r0, r3
 801415e:	f7ff ff5d 	bl	801401c <__NVIC_SetPriority>
}
 8014162:	bf00      	nop
 8014164:	3718      	adds	r7, #24
 8014166:	46bd      	mov	sp, r7
 8014168:	bd80      	pop	{r7, pc}

0801416a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801416a:	b580      	push	{r7, lr}
 801416c:	b082      	sub	sp, #8
 801416e:	af00      	add	r7, sp, #0
 8014170:	4603      	mov	r3, r0
 8014172:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8014174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014178:	4618      	mov	r0, r3
 801417a:	f7ff ff31 	bl	8013fe0 <__NVIC_EnableIRQ>
}
 801417e:	bf00      	nop
 8014180:	3708      	adds	r7, #8
 8014182:	46bd      	mov	sp, r7
 8014184:	bd80      	pop	{r7, pc}

08014186 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8014186:	b580      	push	{r7, lr}
 8014188:	b082      	sub	sp, #8
 801418a:	af00      	add	r7, sp, #0
 801418c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 801418e:	6878      	ldr	r0, [r7, #4]
 8014190:	f7ff ffa2 	bl	80140d8 <SysTick_Config>
 8014194:	4603      	mov	r3, r0
}
 8014196:	4618      	mov	r0, r3
 8014198:	3708      	adds	r7, #8
 801419a:	46bd      	mov	sp, r7
 801419c:	bd80      	pop	{r7, pc}

0801419e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 801419e:	b580      	push	{r7, lr}
 80141a0:	b084      	sub	sp, #16
 80141a2:	af00      	add	r7, sp, #0
 80141a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80141a6:	2300      	movs	r3, #0
 80141a8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80141b0:	b2db      	uxtb	r3, r3
 80141b2:	2b02      	cmp	r3, #2
 80141b4:	d005      	beq.n	80141c2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	2204      	movs	r2, #4
 80141ba:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80141bc:	2301      	movs	r3, #1
 80141be:	73fb      	strb	r3, [r7, #15]
 80141c0:	e029      	b.n	8014216 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	681b      	ldr	r3, [r3, #0]
 80141c6:	681a      	ldr	r2, [r3, #0]
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	f022 020e 	bic.w	r2, r2, #14
 80141d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	681b      	ldr	r3, [r3, #0]
 80141d6:	681a      	ldr	r2, [r3, #0]
 80141d8:	687b      	ldr	r3, [r7, #4]
 80141da:	681b      	ldr	r3, [r3, #0]
 80141dc:	f022 0201 	bic.w	r2, r2, #1
 80141e0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80141e2:	687b      	ldr	r3, [r7, #4]
 80141e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80141e6:	f003 021c 	and.w	r2, r3, #28
 80141ea:	687b      	ldr	r3, [r7, #4]
 80141ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80141ee:	2101      	movs	r1, #1
 80141f0:	fa01 f202 	lsl.w	r2, r1, r2
 80141f4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80141f6:	687b      	ldr	r3, [r7, #4]
 80141f8:	2201      	movs	r2, #1
 80141fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	2200      	movs	r2, #0
 8014202:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8014206:	687b      	ldr	r3, [r7, #4]
 8014208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801420a:	2b00      	cmp	r3, #0
 801420c:	d003      	beq.n	8014216 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 801420e:	687b      	ldr	r3, [r7, #4]
 8014210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014212:	6878      	ldr	r0, [r7, #4]
 8014214:	4798      	blx	r3
    }
  }
  return status;
 8014216:	7bfb      	ldrb	r3, [r7, #15]
}
 8014218:	4618      	mov	r0, r3
 801421a:	3710      	adds	r7, #16
 801421c:	46bd      	mov	sp, r7
 801421e:	bd80      	pop	{r7, pc}

08014220 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8014220:	b480      	push	{r7}
 8014222:	b087      	sub	sp, #28
 8014224:	af00      	add	r7, sp, #0
 8014226:	60f8      	str	r0, [r7, #12]
 8014228:	460b      	mov	r3, r1
 801422a:	607a      	str	r2, [r7, #4]
 801422c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 801422e:	2300      	movs	r3, #0
 8014230:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8014232:	7afb      	ldrb	r3, [r7, #11]
 8014234:	2b00      	cmp	r3, #0
 8014236:	d103      	bne.n	8014240 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8014238:	68fb      	ldr	r3, [r7, #12]
 801423a:	687a      	ldr	r2, [r7, #4]
 801423c:	605a      	str	r2, [r3, #4]
      break;
 801423e:	e002      	b.n	8014246 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8014240:	2301      	movs	r3, #1
 8014242:	75fb      	strb	r3, [r7, #23]
      break;
 8014244:	bf00      	nop
  }

  return status;
 8014246:	7dfb      	ldrb	r3, [r7, #23]
}
 8014248:	4618      	mov	r0, r3
 801424a:	371c      	adds	r7, #28
 801424c:	46bd      	mov	sp, r7
 801424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014252:	4770      	bx	lr

08014254 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8014254:	b480      	push	{r7}
 8014256:	b083      	sub	sp, #12
 8014258:	af00      	add	r7, sp, #0
 801425a:	6078      	str	r0, [r7, #4]
 801425c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 801425e:	687b      	ldr	r3, [r7, #4]
 8014260:	2b00      	cmp	r3, #0
 8014262:	d101      	bne.n	8014268 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8014264:	2301      	movs	r3, #1
 8014266:	e003      	b.n	8014270 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8014268:	687b      	ldr	r3, [r7, #4]
 801426a:	683a      	ldr	r2, [r7, #0]
 801426c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 801426e:	2300      	movs	r3, #0
  }
}
 8014270:	4618      	mov	r0, r3
 8014272:	370c      	adds	r7, #12
 8014274:	46bd      	mov	sp, r7
 8014276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801427a:	4770      	bx	lr

0801427c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 801427c:	b580      	push	{r7, lr}
 801427e:	b086      	sub	sp, #24
 8014280:	af00      	add	r7, sp, #0
 8014282:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	681b      	ldr	r3, [r3, #0]
 8014288:	0c1b      	lsrs	r3, r3, #16
 801428a:	f003 0301 	and.w	r3, r3, #1
 801428e:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8014290:	687b      	ldr	r3, [r7, #4]
 8014292:	681b      	ldr	r3, [r3, #0]
 8014294:	f003 031f 	and.w	r3, r3, #31
 8014298:	2201      	movs	r2, #1
 801429a:	fa02 f303 	lsl.w	r3, r2, r3
 801429e:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80142a0:	697b      	ldr	r3, [r7, #20]
 80142a2:	015a      	lsls	r2, r3, #5
 80142a4:	4b0c      	ldr	r3, [pc, #48]	; (80142d8 <HAL_EXTI_IRQHandler+0x5c>)
 80142a6:	4413      	add	r3, r2
 80142a8:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80142aa:	68fb      	ldr	r3, [r7, #12]
 80142ac:	681b      	ldr	r3, [r3, #0]
 80142ae:	693a      	ldr	r2, [r7, #16]
 80142b0:	4013      	ands	r3, r2
 80142b2:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80142b4:	68bb      	ldr	r3, [r7, #8]
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	d009      	beq.n	80142ce <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80142ba:	68fb      	ldr	r3, [r7, #12]
 80142bc:	693a      	ldr	r2, [r7, #16]
 80142be:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	685b      	ldr	r3, [r3, #4]
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	d002      	beq.n	80142ce <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	685b      	ldr	r3, [r3, #4]
 80142cc:	4798      	blx	r3
    }
  }
}
 80142ce:	bf00      	nop
 80142d0:	3718      	adds	r7, #24
 80142d2:	46bd      	mov	sp, r7
 80142d4:	bd80      	pop	{r7, pc}
 80142d6:	bf00      	nop
 80142d8:	40010414 	.word	0x40010414

080142dc <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80142dc:	b580      	push	{r7, lr}
 80142de:	b086      	sub	sp, #24
 80142e0:	af00      	add	r7, sp, #0
 80142e2:	60f8      	str	r0, [r7, #12]
 80142e4:	60b9      	str	r1, [r7, #8]
 80142e6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 80142ea:	2300      	movs	r3, #0
 80142ec:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80142ee:	4b2f      	ldr	r3, [pc, #188]	; (80143ac <HAL_FLASH_Program+0xd0>)
 80142f0:	781b      	ldrb	r3, [r3, #0]
 80142f2:	2b01      	cmp	r3, #1
 80142f4:	d101      	bne.n	80142fa <HAL_FLASH_Program+0x1e>
 80142f6:	2302      	movs	r3, #2
 80142f8:	e053      	b.n	80143a2 <HAL_FLASH_Program+0xc6>
 80142fa:	4b2c      	ldr	r3, [pc, #176]	; (80143ac <HAL_FLASH_Program+0xd0>)
 80142fc:	2201      	movs	r2, #1
 80142fe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8014300:	f24c 3050 	movw	r0, #50000	; 0xc350
 8014304:	f000 f888 	bl	8014418 <FLASH_WaitForLastOperation>
 8014308:	4603      	mov	r3, r0
 801430a:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 801430c:	7dfb      	ldrb	r3, [r7, #23]
 801430e:	2b00      	cmp	r3, #0
 8014310:	d143      	bne.n	801439a <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8014312:	4b26      	ldr	r3, [pc, #152]	; (80143ac <HAL_FLASH_Program+0xd0>)
 8014314:	2200      	movs	r2, #0
 8014316:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8014318:	4b25      	ldr	r3, [pc, #148]	; (80143b0 <HAL_FLASH_Program+0xd4>)
 801431a:	681b      	ldr	r3, [r3, #0]
 801431c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8014320:	2b00      	cmp	r3, #0
 8014322:	d009      	beq.n	8014338 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8014324:	4b22      	ldr	r3, [pc, #136]	; (80143b0 <HAL_FLASH_Program+0xd4>)
 8014326:	681b      	ldr	r3, [r3, #0]
 8014328:	4a21      	ldr	r2, [pc, #132]	; (80143b0 <HAL_FLASH_Program+0xd4>)
 801432a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 801432e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8014330:	4b1e      	ldr	r3, [pc, #120]	; (80143ac <HAL_FLASH_Program+0xd0>)
 8014332:	2202      	movs	r2, #2
 8014334:	771a      	strb	r2, [r3, #28]
 8014336:	e002      	b.n	801433e <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8014338:	4b1c      	ldr	r3, [pc, #112]	; (80143ac <HAL_FLASH_Program+0xd0>)
 801433a:	2200      	movs	r2, #0
 801433c:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 801433e:	68fb      	ldr	r3, [r7, #12]
 8014340:	2b00      	cmp	r3, #0
 8014342:	d107      	bne.n	8014354 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8014344:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014348:	68b8      	ldr	r0, [r7, #8]
 801434a:	f000 f8bb 	bl	80144c4 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 801434e:	2301      	movs	r3, #1
 8014350:	613b      	str	r3, [r7, #16]
 8014352:	e010      	b.n	8014376 <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8014354:	68fb      	ldr	r3, [r7, #12]
 8014356:	2b01      	cmp	r3, #1
 8014358:	d002      	beq.n	8014360 <HAL_FLASH_Program+0x84>
 801435a:	68fb      	ldr	r3, [r7, #12]
 801435c:	2b02      	cmp	r3, #2
 801435e:	d10a      	bne.n	8014376 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8014360:	683b      	ldr	r3, [r7, #0]
 8014362:	4619      	mov	r1, r3
 8014364:	68b8      	ldr	r0, [r7, #8]
 8014366:	f000 f8d3 	bl	8014510 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 801436a:	68fb      	ldr	r3, [r7, #12]
 801436c:	2b02      	cmp	r3, #2
 801436e:	d102      	bne.n	8014376 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8014370:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8014374:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8014376:	f24c 3050 	movw	r0, #50000	; 0xc350
 801437a:	f000 f84d 	bl	8014418 <FLASH_WaitForLastOperation>
 801437e:	4603      	mov	r3, r0
 8014380:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8014382:	693b      	ldr	r3, [r7, #16]
 8014384:	2b00      	cmp	r3, #0
 8014386:	d006      	beq.n	8014396 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8014388:	4b09      	ldr	r3, [pc, #36]	; (80143b0 <HAL_FLASH_Program+0xd4>)
 801438a:	695a      	ldr	r2, [r3, #20]
 801438c:	693b      	ldr	r3, [r7, #16]
 801438e:	43db      	mvns	r3, r3
 8014390:	4907      	ldr	r1, [pc, #28]	; (80143b0 <HAL_FLASH_Program+0xd4>)
 8014392:	4013      	ands	r3, r2
 8014394:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8014396:	f000 f9f1 	bl	801477c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 801439a:	4b04      	ldr	r3, [pc, #16]	; (80143ac <HAL_FLASH_Program+0xd0>)
 801439c:	2200      	movs	r2, #0
 801439e:	701a      	strb	r2, [r3, #0]

  return status;
 80143a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80143a2:	4618      	mov	r0, r3
 80143a4:	3718      	adds	r7, #24
 80143a6:	46bd      	mov	sp, r7
 80143a8:	bd80      	pop	{r7, pc}
 80143aa:	bf00      	nop
 80143ac:	2000001c 	.word	0x2000001c
 80143b0:	40022000 	.word	0x40022000

080143b4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80143b4:	b480      	push	{r7}
 80143b6:	b083      	sub	sp, #12
 80143b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80143ba:	2300      	movs	r3, #0
 80143bc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80143be:	4b0b      	ldr	r3, [pc, #44]	; (80143ec <HAL_FLASH_Unlock+0x38>)
 80143c0:	695b      	ldr	r3, [r3, #20]
 80143c2:	2b00      	cmp	r3, #0
 80143c4:	da0b      	bge.n	80143de <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80143c6:	4b09      	ldr	r3, [pc, #36]	; (80143ec <HAL_FLASH_Unlock+0x38>)
 80143c8:	4a09      	ldr	r2, [pc, #36]	; (80143f0 <HAL_FLASH_Unlock+0x3c>)
 80143ca:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80143cc:	4b07      	ldr	r3, [pc, #28]	; (80143ec <HAL_FLASH_Unlock+0x38>)
 80143ce:	4a09      	ldr	r2, [pc, #36]	; (80143f4 <HAL_FLASH_Unlock+0x40>)
 80143d0:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80143d2:	4b06      	ldr	r3, [pc, #24]	; (80143ec <HAL_FLASH_Unlock+0x38>)
 80143d4:	695b      	ldr	r3, [r3, #20]
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	da01      	bge.n	80143de <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80143da:	2301      	movs	r3, #1
 80143dc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80143de:	79fb      	ldrb	r3, [r7, #7]
}
 80143e0:	4618      	mov	r0, r3
 80143e2:	370c      	adds	r7, #12
 80143e4:	46bd      	mov	sp, r7
 80143e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143ea:	4770      	bx	lr
 80143ec:	40022000 	.word	0x40022000
 80143f0:	45670123 	.word	0x45670123
 80143f4:	cdef89ab 	.word	0xcdef89ab

080143f8 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80143f8:	b480      	push	{r7}
 80143fa:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80143fc:	4b05      	ldr	r3, [pc, #20]	; (8014414 <HAL_FLASH_Lock+0x1c>)
 80143fe:	695b      	ldr	r3, [r3, #20]
 8014400:	4a04      	ldr	r2, [pc, #16]	; (8014414 <HAL_FLASH_Lock+0x1c>)
 8014402:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8014406:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8014408:	2300      	movs	r3, #0
}
 801440a:	4618      	mov	r0, r3
 801440c:	46bd      	mov	sp, r7
 801440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014412:	4770      	bx	lr
 8014414:	40022000 	.word	0x40022000

08014418 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8014418:	b580      	push	{r7, lr}
 801441a:	b084      	sub	sp, #16
 801441c:	af00      	add	r7, sp, #0
 801441e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8014420:	f7fe fb7a 	bl	8012b18 <HAL_GetTick>
 8014424:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8014426:	e00d      	b.n	8014444 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801442e:	d009      	beq.n	8014444 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8014430:	f7fe fb72 	bl	8012b18 <HAL_GetTick>
 8014434:	4602      	mov	r2, r0
 8014436:	68fb      	ldr	r3, [r7, #12]
 8014438:	1ad3      	subs	r3, r2, r3
 801443a:	687a      	ldr	r2, [r7, #4]
 801443c:	429a      	cmp	r2, r3
 801443e:	d801      	bhi.n	8014444 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8014440:	2303      	movs	r3, #3
 8014442:	e037      	b.n	80144b4 <FLASH_WaitForLastOperation+0x9c>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8014444:	4b1d      	ldr	r3, [pc, #116]	; (80144bc <FLASH_WaitForLastOperation+0xa4>)
 8014446:	691b      	ldr	r3, [r3, #16]
 8014448:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801444c:	2b00      	cmp	r3, #0
 801444e:	d1eb      	bne.n	8014428 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8014450:	4b1a      	ldr	r3, [pc, #104]	; (80144bc <FLASH_WaitForLastOperation+0xa4>)
 8014452:	691a      	ldr	r2, [r3, #16]
 8014454:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8014458:	4013      	ands	r3, r2
 801445a:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 801445c:	68bb      	ldr	r3, [r7, #8]
 801445e:	2b00      	cmp	r3, #0
 8014460:	d01e      	beq.n	80144a0 <FLASH_WaitForLastOperation+0x88>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8014462:	4b17      	ldr	r3, [pc, #92]	; (80144c0 <FLASH_WaitForLastOperation+0xa8>)
 8014464:	685a      	ldr	r2, [r3, #4]
 8014466:	68bb      	ldr	r3, [r7, #8]
 8014468:	4313      	orrs	r3, r2
 801446a:	4a15      	ldr	r2, [pc, #84]	; (80144c0 <FLASH_WaitForLastOperation+0xa8>)
 801446c:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 801446e:	68bb      	ldr	r3, [r7, #8]
 8014470:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8014474:	2b00      	cmp	r3, #0
 8014476:	d007      	beq.n	8014488 <FLASH_WaitForLastOperation+0x70>
 8014478:	4b10      	ldr	r3, [pc, #64]	; (80144bc <FLASH_WaitForLastOperation+0xa4>)
 801447a:	699a      	ldr	r2, [r3, #24]
 801447c:	68bb      	ldr	r3, [r7, #8]
 801447e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8014482:	490e      	ldr	r1, [pc, #56]	; (80144bc <FLASH_WaitForLastOperation+0xa4>)
 8014484:	4313      	orrs	r3, r2
 8014486:	618b      	str	r3, [r1, #24]
 8014488:	68bb      	ldr	r3, [r7, #8]
 801448a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 801448e:	2b00      	cmp	r3, #0
 8014490:	d004      	beq.n	801449c <FLASH_WaitForLastOperation+0x84>
 8014492:	4a0a      	ldr	r2, [pc, #40]	; (80144bc <FLASH_WaitForLastOperation+0xa4>)
 8014494:	68bb      	ldr	r3, [r7, #8]
 8014496:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 801449a:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 801449c:	2301      	movs	r3, #1
 801449e:	e009      	b.n	80144b4 <FLASH_WaitForLastOperation+0x9c>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80144a0:	4b06      	ldr	r3, [pc, #24]	; (80144bc <FLASH_WaitForLastOperation+0xa4>)
 80144a2:	691b      	ldr	r3, [r3, #16]
 80144a4:	f003 0301 	and.w	r3, r3, #1
 80144a8:	2b00      	cmp	r3, #0
 80144aa:	d002      	beq.n	80144b2 <FLASH_WaitForLastOperation+0x9a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80144ac:	4b03      	ldr	r3, [pc, #12]	; (80144bc <FLASH_WaitForLastOperation+0xa4>)
 80144ae:	2201      	movs	r2, #1
 80144b0:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80144b2:	2300      	movs	r3, #0
}
 80144b4:	4618      	mov	r0, r3
 80144b6:	3710      	adds	r7, #16
 80144b8:	46bd      	mov	sp, r7
 80144ba:	bd80      	pop	{r7, pc}
 80144bc:	40022000 	.word	0x40022000
 80144c0:	2000001c 	.word	0x2000001c

080144c4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80144c4:	b480      	push	{r7}
 80144c6:	b085      	sub	sp, #20
 80144c8:	af00      	add	r7, sp, #0
 80144ca:	60f8      	str	r0, [r7, #12]
 80144cc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80144d0:	4b0e      	ldr	r3, [pc, #56]	; (801450c <FLASH_Program_DoubleWord+0x48>)
 80144d2:	695b      	ldr	r3, [r3, #20]
 80144d4:	4a0d      	ldr	r2, [pc, #52]	; (801450c <FLASH_Program_DoubleWord+0x48>)
 80144d6:	f043 0301 	orr.w	r3, r3, #1
 80144da:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80144dc:	68fb      	ldr	r3, [r7, #12]
 80144de:	683a      	ldr	r2, [r7, #0]
 80144e0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80144e2:	f3bf 8f6f 	isb	sy
}
 80144e6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 80144e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80144ec:	f04f 0200 	mov.w	r2, #0
 80144f0:	f04f 0300 	mov.w	r3, #0
 80144f4:	000a      	movs	r2, r1
 80144f6:	2300      	movs	r3, #0
 80144f8:	68f9      	ldr	r1, [r7, #12]
 80144fa:	3104      	adds	r1, #4
 80144fc:	4613      	mov	r3, r2
 80144fe:	600b      	str	r3, [r1, #0]
}
 8014500:	bf00      	nop
 8014502:	3714      	adds	r7, #20
 8014504:	46bd      	mov	sp, r7
 8014506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801450a:	4770      	bx	lr
 801450c:	40022000 	.word	0x40022000

08014510 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8014510:	b480      	push	{r7}
 8014512:	b089      	sub	sp, #36	; 0x24
 8014514:	af00      	add	r7, sp, #0
 8014516:	6078      	str	r0, [r7, #4]
 8014518:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 801451a:	2340      	movs	r3, #64	; 0x40
 801451c:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8014522:	683b      	ldr	r3, [r7, #0]
 8014524:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8014526:	4b14      	ldr	r3, [pc, #80]	; (8014578 <FLASH_Program_Fast+0x68>)
 8014528:	695b      	ldr	r3, [r3, #20]
 801452a:	4a13      	ldr	r2, [pc, #76]	; (8014578 <FLASH_Program_Fast+0x68>)
 801452c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8014530:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014532:	f3ef 8310 	mrs	r3, PRIMASK
 8014536:	60fb      	str	r3, [r7, #12]
  return(result);
 8014538:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 801453a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801453c:	b672      	cpsid	i
}
 801453e:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8014540:	697b      	ldr	r3, [r7, #20]
 8014542:	681a      	ldr	r2, [r3, #0]
 8014544:	69bb      	ldr	r3, [r7, #24]
 8014546:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8014548:	69bb      	ldr	r3, [r7, #24]
 801454a:	3304      	adds	r3, #4
 801454c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 801454e:	697b      	ldr	r3, [r7, #20]
 8014550:	3304      	adds	r3, #4
 8014552:	617b      	str	r3, [r7, #20]
    row_index--;
 8014554:	7ffb      	ldrb	r3, [r7, #31]
 8014556:	3b01      	subs	r3, #1
 8014558:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 801455a:	7ffb      	ldrb	r3, [r7, #31]
 801455c:	2b00      	cmp	r3, #0
 801455e:	d1ef      	bne.n	8014540 <FLASH_Program_Fast+0x30>
 8014560:	693b      	ldr	r3, [r7, #16]
 8014562:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014564:	68bb      	ldr	r3, [r7, #8]
 8014566:	f383 8810 	msr	PRIMASK, r3
}
 801456a:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 801456c:	bf00      	nop
 801456e:	3724      	adds	r7, #36	; 0x24
 8014570:	46bd      	mov	sp, r7
 8014572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014576:	4770      	bx	lr
 8014578:	40022000 	.word	0x40022000

0801457c <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 801457c:	b580      	push	{r7, lr}
 801457e:	b084      	sub	sp, #16
 8014580:	af00      	add	r7, sp, #0
 8014582:	6078      	str	r0, [r7, #4]
 8014584:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8014586:	4b4c      	ldr	r3, [pc, #304]	; (80146b8 <HAL_FLASHEx_Erase+0x13c>)
 8014588:	781b      	ldrb	r3, [r3, #0]
 801458a:	2b01      	cmp	r3, #1
 801458c:	d101      	bne.n	8014592 <HAL_FLASHEx_Erase+0x16>
 801458e:	2302      	movs	r3, #2
 8014590:	e08d      	b.n	80146ae <HAL_FLASHEx_Erase+0x132>
 8014592:	4b49      	ldr	r3, [pc, #292]	; (80146b8 <HAL_FLASHEx_Erase+0x13c>)
 8014594:	2201      	movs	r2, #1
 8014596:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8014598:	f24c 3050 	movw	r0, #50000	; 0xc350
 801459c:	f7ff ff3c 	bl	8014418 <FLASH_WaitForLastOperation>
 80145a0:	4603      	mov	r3, r0
 80145a2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80145a4:	7bfb      	ldrb	r3, [r7, #15]
 80145a6:	2b00      	cmp	r3, #0
 80145a8:	d17d      	bne.n	80146a6 <HAL_FLASHEx_Erase+0x12a>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80145aa:	4b43      	ldr	r3, [pc, #268]	; (80146b8 <HAL_FLASHEx_Erase+0x13c>)
 80145ac:	2200      	movs	r2, #0
 80145ae:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80145b0:	4b42      	ldr	r3, [pc, #264]	; (80146bc <HAL_FLASHEx_Erase+0x140>)
 80145b2:	681b      	ldr	r3, [r3, #0]
 80145b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80145b8:	2b00      	cmp	r3, #0
 80145ba:	d019      	beq.n	80145f0 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80145bc:	4b3f      	ldr	r3, [pc, #252]	; (80146bc <HAL_FLASHEx_Erase+0x140>)
 80145be:	681b      	ldr	r3, [r3, #0]
 80145c0:	4a3e      	ldr	r2, [pc, #248]	; (80146bc <HAL_FLASHEx_Erase+0x140>)
 80145c2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80145c6:	6013      	str	r3, [r2, #0]

      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80145c8:	4b3c      	ldr	r3, [pc, #240]	; (80146bc <HAL_FLASHEx_Erase+0x140>)
 80145ca:	681b      	ldr	r3, [r3, #0]
 80145cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80145d0:	2b00      	cmp	r3, #0
 80145d2:	d009      	beq.n	80145e8 <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80145d4:	4b39      	ldr	r3, [pc, #228]	; (80146bc <HAL_FLASHEx_Erase+0x140>)
 80145d6:	681b      	ldr	r3, [r3, #0]
 80145d8:	4a38      	ldr	r2, [pc, #224]	; (80146bc <HAL_FLASHEx_Erase+0x140>)
 80145da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80145de:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80145e0:	4b35      	ldr	r3, [pc, #212]	; (80146b8 <HAL_FLASHEx_Erase+0x13c>)
 80145e2:	2203      	movs	r2, #3
 80145e4:	771a      	strb	r2, [r3, #28]
 80145e6:	e016      	b.n	8014616 <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80145e8:	4b33      	ldr	r3, [pc, #204]	; (80146b8 <HAL_FLASHEx_Erase+0x13c>)
 80145ea:	2201      	movs	r2, #1
 80145ec:	771a      	strb	r2, [r3, #28]
 80145ee:	e012      	b.n	8014616 <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80145f0:	4b32      	ldr	r3, [pc, #200]	; (80146bc <HAL_FLASHEx_Erase+0x140>)
 80145f2:	681b      	ldr	r3, [r3, #0]
 80145f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80145f8:	2b00      	cmp	r3, #0
 80145fa:	d009      	beq.n	8014610 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80145fc:	4b2f      	ldr	r3, [pc, #188]	; (80146bc <HAL_FLASHEx_Erase+0x140>)
 80145fe:	681b      	ldr	r3, [r3, #0]
 8014600:	4a2e      	ldr	r2, [pc, #184]	; (80146bc <HAL_FLASHEx_Erase+0x140>)
 8014602:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8014606:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8014608:	4b2b      	ldr	r3, [pc, #172]	; (80146b8 <HAL_FLASHEx_Erase+0x13c>)
 801460a:	2202      	movs	r2, #2
 801460c:	771a      	strb	r2, [r3, #28]
 801460e:	e002      	b.n	8014616 <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8014610:	4b29      	ldr	r3, [pc, #164]	; (80146b8 <HAL_FLASHEx_Erase+0x13c>)
 8014612:	2200      	movs	r2, #0
 8014614:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8014616:	687b      	ldr	r3, [r7, #4]
 8014618:	681b      	ldr	r3, [r3, #0]
 801461a:	2b01      	cmp	r3, #1
 801461c:	d113      	bne.n	8014646 <HAL_FLASHEx_Erase+0xca>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 801461e:	687b      	ldr	r3, [r7, #4]
 8014620:	685b      	ldr	r3, [r3, #4]
 8014622:	4618      	mov	r0, r3
 8014624:	f000 f84c 	bl	80146c0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8014628:	f24c 3050 	movw	r0, #50000	; 0xc350
 801462c:	f7ff fef4 	bl	8014418 <FLASH_WaitForLastOperation>
 8014630:	4603      	mov	r3, r0
 8014632:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8014634:	4b21      	ldr	r3, [pc, #132]	; (80146bc <HAL_FLASHEx_Erase+0x140>)
 8014636:	695b      	ldr	r3, [r3, #20]
 8014638:	4a20      	ldr	r2, [pc, #128]	; (80146bc <HAL_FLASHEx_Erase+0x140>)
 801463a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 801463e:	f023 0304 	bic.w	r3, r3, #4
 8014642:	6153      	str	r3, [r2, #20]
 8014644:	e02d      	b.n	80146a2 <HAL_FLASHEx_Erase+0x126>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8014646:	683b      	ldr	r3, [r7, #0]
 8014648:	f04f 32ff 	mov.w	r2, #4294967295
 801464c:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	689b      	ldr	r3, [r3, #8]
 8014652:	60bb      	str	r3, [r7, #8]
 8014654:	e01d      	b.n	8014692 <HAL_FLASHEx_Erase+0x116>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8014656:	687b      	ldr	r3, [r7, #4]
 8014658:	685b      	ldr	r3, [r3, #4]
 801465a:	4619      	mov	r1, r3
 801465c:	68b8      	ldr	r0, [r7, #8]
 801465e:	f000 f857 	bl	8014710 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8014662:	f24c 3050 	movw	r0, #50000	; 0xc350
 8014666:	f7ff fed7 	bl	8014418 <FLASH_WaitForLastOperation>
 801466a:	4603      	mov	r3, r0
 801466c:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 801466e:	4b13      	ldr	r3, [pc, #76]	; (80146bc <HAL_FLASHEx_Erase+0x140>)
 8014670:	695b      	ldr	r3, [r3, #20]
 8014672:	4a12      	ldr	r2, [pc, #72]	; (80146bc <HAL_FLASHEx_Erase+0x140>)
 8014674:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8014678:	f023 0302 	bic.w	r3, r3, #2
 801467c:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 801467e:	7bfb      	ldrb	r3, [r7, #15]
 8014680:	2b00      	cmp	r3, #0
 8014682:	d003      	beq.n	801468c <HAL_FLASHEx_Erase+0x110>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8014684:	683b      	ldr	r3, [r7, #0]
 8014686:	68ba      	ldr	r2, [r7, #8]
 8014688:	601a      	str	r2, [r3, #0]
          break;
 801468a:	e00a      	b.n	80146a2 <HAL_FLASHEx_Erase+0x126>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 801468c:	68bb      	ldr	r3, [r7, #8]
 801468e:	3301      	adds	r3, #1
 8014690:	60bb      	str	r3, [r7, #8]
 8014692:	687b      	ldr	r3, [r7, #4]
 8014694:	689a      	ldr	r2, [r3, #8]
 8014696:	687b      	ldr	r3, [r7, #4]
 8014698:	68db      	ldr	r3, [r3, #12]
 801469a:	4413      	add	r3, r2
 801469c:	68ba      	ldr	r2, [r7, #8]
 801469e:	429a      	cmp	r2, r3
 80146a0:	d3d9      	bcc.n	8014656 <HAL_FLASHEx_Erase+0xda>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80146a2:	f000 f86b 	bl	801477c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80146a6:	4b04      	ldr	r3, [pc, #16]	; (80146b8 <HAL_FLASHEx_Erase+0x13c>)
 80146a8:	2200      	movs	r2, #0
 80146aa:	701a      	strb	r2, [r3, #0]

  return status;
 80146ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80146ae:	4618      	mov	r0, r3
 80146b0:	3710      	adds	r7, #16
 80146b2:	46bd      	mov	sp, r7
 80146b4:	bd80      	pop	{r7, pc}
 80146b6:	bf00      	nop
 80146b8:	2000001c 	.word	0x2000001c
 80146bc:	40022000 	.word	0x40022000

080146c0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80146c0:	b480      	push	{r7}
 80146c2:	b083      	sub	sp, #12
 80146c4:	af00      	add	r7, sp, #0
 80146c6:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	f003 0301 	and.w	r3, r3, #1
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	d005      	beq.n	80146de <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80146d2:	4b0e      	ldr	r3, [pc, #56]	; (801470c <FLASH_MassErase+0x4c>)
 80146d4:	695b      	ldr	r3, [r3, #20]
 80146d6:	4a0d      	ldr	r2, [pc, #52]	; (801470c <FLASH_MassErase+0x4c>)
 80146d8:	f043 0304 	orr.w	r3, r3, #4
 80146dc:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 80146de:	687b      	ldr	r3, [r7, #4]
 80146e0:	f003 0302 	and.w	r3, r3, #2
 80146e4:	2b00      	cmp	r3, #0
 80146e6:	d005      	beq.n	80146f4 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 80146e8:	4b08      	ldr	r3, [pc, #32]	; (801470c <FLASH_MassErase+0x4c>)
 80146ea:	695b      	ldr	r3, [r3, #20]
 80146ec:	4a07      	ldr	r2, [pc, #28]	; (801470c <FLASH_MassErase+0x4c>)
 80146ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80146f2:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80146f4:	4b05      	ldr	r3, [pc, #20]	; (801470c <FLASH_MassErase+0x4c>)
 80146f6:	695b      	ldr	r3, [r3, #20]
 80146f8:	4a04      	ldr	r2, [pc, #16]	; (801470c <FLASH_MassErase+0x4c>)
 80146fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80146fe:	6153      	str	r3, [r2, #20]
}
 8014700:	bf00      	nop
 8014702:	370c      	adds	r7, #12
 8014704:	46bd      	mov	sp, r7
 8014706:	f85d 7b04 	ldr.w	r7, [sp], #4
 801470a:	4770      	bx	lr
 801470c:	40022000 	.word	0x40022000

08014710 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8014710:	b480      	push	{r7}
 8014712:	b083      	sub	sp, #12
 8014714:	af00      	add	r7, sp, #0
 8014716:	6078      	str	r0, [r7, #4]
 8014718:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 801471a:	683b      	ldr	r3, [r7, #0]
 801471c:	f003 0301 	and.w	r3, r3, #1
 8014720:	2b00      	cmp	r3, #0
 8014722:	d006      	beq.n	8014732 <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8014724:	4b14      	ldr	r3, [pc, #80]	; (8014778 <FLASH_PageErase+0x68>)
 8014726:	695b      	ldr	r3, [r3, #20]
 8014728:	4a13      	ldr	r2, [pc, #76]	; (8014778 <FLASH_PageErase+0x68>)
 801472a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801472e:	6153      	str	r3, [r2, #20]
 8014730:	e005      	b.n	801473e <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8014732:	4b11      	ldr	r3, [pc, #68]	; (8014778 <FLASH_PageErase+0x68>)
 8014734:	695b      	ldr	r3, [r3, #20]
 8014736:	4a10      	ldr	r2, [pc, #64]	; (8014778 <FLASH_PageErase+0x68>)
 8014738:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801473c:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 801473e:	4b0e      	ldr	r3, [pc, #56]	; (8014778 <FLASH_PageErase+0x68>)
 8014740:	695b      	ldr	r3, [r3, #20]
 8014742:	f423 62ff 	bic.w	r2, r3, #2040	; 0x7f8
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	00db      	lsls	r3, r3, #3
 801474a:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 801474e:	490a      	ldr	r1, [pc, #40]	; (8014778 <FLASH_PageErase+0x68>)
 8014750:	4313      	orrs	r3, r2
 8014752:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8014754:	4b08      	ldr	r3, [pc, #32]	; (8014778 <FLASH_PageErase+0x68>)
 8014756:	695b      	ldr	r3, [r3, #20]
 8014758:	4a07      	ldr	r2, [pc, #28]	; (8014778 <FLASH_PageErase+0x68>)
 801475a:	f043 0302 	orr.w	r3, r3, #2
 801475e:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8014760:	4b05      	ldr	r3, [pc, #20]	; (8014778 <FLASH_PageErase+0x68>)
 8014762:	695b      	ldr	r3, [r3, #20]
 8014764:	4a04      	ldr	r2, [pc, #16]	; (8014778 <FLASH_PageErase+0x68>)
 8014766:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801476a:	6153      	str	r3, [r2, #20]
}
 801476c:	bf00      	nop
 801476e:	370c      	adds	r7, #12
 8014770:	46bd      	mov	sp, r7
 8014772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014776:	4770      	bx	lr
 8014778:	40022000 	.word	0x40022000

0801477c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 801477c:	b480      	push	{r7}
 801477e:	b083      	sub	sp, #12
 8014780:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8014782:	4b1e      	ldr	r3, [pc, #120]	; (80147fc <FLASH_FlushCaches+0x80>)
 8014784:	7f1b      	ldrb	r3, [r3, #28]
 8014786:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8014788:	79fb      	ldrb	r3, [r7, #7]
 801478a:	2b01      	cmp	r3, #1
 801478c:	d002      	beq.n	8014794 <FLASH_FlushCaches+0x18>
 801478e:	79fb      	ldrb	r3, [r7, #7]
 8014790:	2b03      	cmp	r3, #3
 8014792:	d111      	bne.n	80147b8 <FLASH_FlushCaches+0x3c>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8014794:	4b1a      	ldr	r3, [pc, #104]	; (8014800 <FLASH_FlushCaches+0x84>)
 8014796:	681b      	ldr	r3, [r3, #0]
 8014798:	4a19      	ldr	r2, [pc, #100]	; (8014800 <FLASH_FlushCaches+0x84>)
 801479a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801479e:	6013      	str	r3, [r2, #0]
 80147a0:	4b17      	ldr	r3, [pc, #92]	; (8014800 <FLASH_FlushCaches+0x84>)
 80147a2:	681b      	ldr	r3, [r3, #0]
 80147a4:	4a16      	ldr	r2, [pc, #88]	; (8014800 <FLASH_FlushCaches+0x84>)
 80147a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80147aa:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80147ac:	4b14      	ldr	r3, [pc, #80]	; (8014800 <FLASH_FlushCaches+0x84>)
 80147ae:	681b      	ldr	r3, [r3, #0]
 80147b0:	4a13      	ldr	r2, [pc, #76]	; (8014800 <FLASH_FlushCaches+0x84>)
 80147b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80147b6:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80147b8:	79fb      	ldrb	r3, [r7, #7]
 80147ba:	2b02      	cmp	r3, #2
 80147bc:	d002      	beq.n	80147c4 <FLASH_FlushCaches+0x48>
 80147be:	79fb      	ldrb	r3, [r7, #7]
 80147c0:	2b03      	cmp	r3, #3
 80147c2:	d111      	bne.n	80147e8 <FLASH_FlushCaches+0x6c>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80147c4:	4b0e      	ldr	r3, [pc, #56]	; (8014800 <FLASH_FlushCaches+0x84>)
 80147c6:	681b      	ldr	r3, [r3, #0]
 80147c8:	4a0d      	ldr	r2, [pc, #52]	; (8014800 <FLASH_FlushCaches+0x84>)
 80147ca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80147ce:	6013      	str	r3, [r2, #0]
 80147d0:	4b0b      	ldr	r3, [pc, #44]	; (8014800 <FLASH_FlushCaches+0x84>)
 80147d2:	681b      	ldr	r3, [r3, #0]
 80147d4:	4a0a      	ldr	r2, [pc, #40]	; (8014800 <FLASH_FlushCaches+0x84>)
 80147d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80147da:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80147dc:	4b08      	ldr	r3, [pc, #32]	; (8014800 <FLASH_FlushCaches+0x84>)
 80147de:	681b      	ldr	r3, [r3, #0]
 80147e0:	4a07      	ldr	r2, [pc, #28]	; (8014800 <FLASH_FlushCaches+0x84>)
 80147e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80147e6:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80147e8:	4b04      	ldr	r3, [pc, #16]	; (80147fc <FLASH_FlushCaches+0x80>)
 80147ea:	2200      	movs	r2, #0
 80147ec:	771a      	strb	r2, [r3, #28]
}
 80147ee:	bf00      	nop
 80147f0:	370c      	adds	r7, #12
 80147f2:	46bd      	mov	sp, r7
 80147f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147f8:	4770      	bx	lr
 80147fa:	bf00      	nop
 80147fc:	2000001c 	.word	0x2000001c
 8014800:	40022000 	.word	0x40022000

08014804 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8014804:	b480      	push	{r7}
 8014806:	b087      	sub	sp, #28
 8014808:	af00      	add	r7, sp, #0
 801480a:	6078      	str	r0, [r7, #4]
 801480c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 801480e:	2300      	movs	r3, #0
 8014810:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8014812:	e17f      	b.n	8014b14 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8014814:	683b      	ldr	r3, [r7, #0]
 8014816:	681a      	ldr	r2, [r3, #0]
 8014818:	2101      	movs	r1, #1
 801481a:	697b      	ldr	r3, [r7, #20]
 801481c:	fa01 f303 	lsl.w	r3, r1, r3
 8014820:	4013      	ands	r3, r2
 8014822:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8014824:	68fb      	ldr	r3, [r7, #12]
 8014826:	2b00      	cmp	r3, #0
 8014828:	f000 8171 	beq.w	8014b0e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 801482c:	683b      	ldr	r3, [r7, #0]
 801482e:	685b      	ldr	r3, [r3, #4]
 8014830:	2b01      	cmp	r3, #1
 8014832:	d00b      	beq.n	801484c <HAL_GPIO_Init+0x48>
 8014834:	683b      	ldr	r3, [r7, #0]
 8014836:	685b      	ldr	r3, [r3, #4]
 8014838:	2b02      	cmp	r3, #2
 801483a:	d007      	beq.n	801484c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801483c:	683b      	ldr	r3, [r7, #0]
 801483e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8014840:	2b11      	cmp	r3, #17
 8014842:	d003      	beq.n	801484c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8014844:	683b      	ldr	r3, [r7, #0]
 8014846:	685b      	ldr	r3, [r3, #4]
 8014848:	2b12      	cmp	r3, #18
 801484a:	d130      	bne.n	80148ae <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 801484c:	687b      	ldr	r3, [r7, #4]
 801484e:	689b      	ldr	r3, [r3, #8]
 8014850:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8014852:	697b      	ldr	r3, [r7, #20]
 8014854:	005b      	lsls	r3, r3, #1
 8014856:	2203      	movs	r2, #3
 8014858:	fa02 f303 	lsl.w	r3, r2, r3
 801485c:	43db      	mvns	r3, r3
 801485e:	693a      	ldr	r2, [r7, #16]
 8014860:	4013      	ands	r3, r2
 8014862:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8014864:	683b      	ldr	r3, [r7, #0]
 8014866:	68da      	ldr	r2, [r3, #12]
 8014868:	697b      	ldr	r3, [r7, #20]
 801486a:	005b      	lsls	r3, r3, #1
 801486c:	fa02 f303 	lsl.w	r3, r2, r3
 8014870:	693a      	ldr	r2, [r7, #16]
 8014872:	4313      	orrs	r3, r2
 8014874:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8014876:	687b      	ldr	r3, [r7, #4]
 8014878:	693a      	ldr	r2, [r7, #16]
 801487a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 801487c:	687b      	ldr	r3, [r7, #4]
 801487e:	685b      	ldr	r3, [r3, #4]
 8014880:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8014882:	2201      	movs	r2, #1
 8014884:	697b      	ldr	r3, [r7, #20]
 8014886:	fa02 f303 	lsl.w	r3, r2, r3
 801488a:	43db      	mvns	r3, r3
 801488c:	693a      	ldr	r2, [r7, #16]
 801488e:	4013      	ands	r3, r2
 8014890:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8014892:	683b      	ldr	r3, [r7, #0]
 8014894:	685b      	ldr	r3, [r3, #4]
 8014896:	091b      	lsrs	r3, r3, #4
 8014898:	f003 0201 	and.w	r2, r3, #1
 801489c:	697b      	ldr	r3, [r7, #20]
 801489e:	fa02 f303 	lsl.w	r3, r2, r3
 80148a2:	693a      	ldr	r2, [r7, #16]
 80148a4:	4313      	orrs	r3, r2
 80148a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	693a      	ldr	r2, [r7, #16]
 80148ac:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80148ae:	683b      	ldr	r3, [r7, #0]
 80148b0:	685b      	ldr	r3, [r3, #4]
 80148b2:	f003 0303 	and.w	r3, r3, #3
 80148b6:	2b03      	cmp	r3, #3
 80148b8:	d118      	bne.n	80148ec <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80148ba:	687b      	ldr	r3, [r7, #4]
 80148bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80148be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80148c0:	2201      	movs	r2, #1
 80148c2:	697b      	ldr	r3, [r7, #20]
 80148c4:	fa02 f303 	lsl.w	r3, r2, r3
 80148c8:	43db      	mvns	r3, r3
 80148ca:	693a      	ldr	r2, [r7, #16]
 80148cc:	4013      	ands	r3, r2
 80148ce:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80148d0:	683b      	ldr	r3, [r7, #0]
 80148d2:	685b      	ldr	r3, [r3, #4]
 80148d4:	08db      	lsrs	r3, r3, #3
 80148d6:	f003 0201 	and.w	r2, r3, #1
 80148da:	697b      	ldr	r3, [r7, #20]
 80148dc:	fa02 f303 	lsl.w	r3, r2, r3
 80148e0:	693a      	ldr	r2, [r7, #16]
 80148e2:	4313      	orrs	r3, r2
 80148e4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80148e6:	687b      	ldr	r3, [r7, #4]
 80148e8:	693a      	ldr	r2, [r7, #16]
 80148ea:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80148ec:	687b      	ldr	r3, [r7, #4]
 80148ee:	68db      	ldr	r3, [r3, #12]
 80148f0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80148f2:	697b      	ldr	r3, [r7, #20]
 80148f4:	005b      	lsls	r3, r3, #1
 80148f6:	2203      	movs	r2, #3
 80148f8:	fa02 f303 	lsl.w	r3, r2, r3
 80148fc:	43db      	mvns	r3, r3
 80148fe:	693a      	ldr	r2, [r7, #16]
 8014900:	4013      	ands	r3, r2
 8014902:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8014904:	683b      	ldr	r3, [r7, #0]
 8014906:	689a      	ldr	r2, [r3, #8]
 8014908:	697b      	ldr	r3, [r7, #20]
 801490a:	005b      	lsls	r3, r3, #1
 801490c:	fa02 f303 	lsl.w	r3, r2, r3
 8014910:	693a      	ldr	r2, [r7, #16]
 8014912:	4313      	orrs	r3, r2
 8014914:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8014916:	687b      	ldr	r3, [r7, #4]
 8014918:	693a      	ldr	r2, [r7, #16]
 801491a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801491c:	683b      	ldr	r3, [r7, #0]
 801491e:	685b      	ldr	r3, [r3, #4]
 8014920:	2b02      	cmp	r3, #2
 8014922:	d003      	beq.n	801492c <HAL_GPIO_Init+0x128>
 8014924:	683b      	ldr	r3, [r7, #0]
 8014926:	685b      	ldr	r3, [r3, #4]
 8014928:	2b12      	cmp	r3, #18
 801492a:	d123      	bne.n	8014974 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 801492c:	697b      	ldr	r3, [r7, #20]
 801492e:	08da      	lsrs	r2, r3, #3
 8014930:	687b      	ldr	r3, [r7, #4]
 8014932:	3208      	adds	r2, #8
 8014934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014938:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 801493a:	697b      	ldr	r3, [r7, #20]
 801493c:	f003 0307 	and.w	r3, r3, #7
 8014940:	009b      	lsls	r3, r3, #2
 8014942:	220f      	movs	r2, #15
 8014944:	fa02 f303 	lsl.w	r3, r2, r3
 8014948:	43db      	mvns	r3, r3
 801494a:	693a      	ldr	r2, [r7, #16]
 801494c:	4013      	ands	r3, r2
 801494e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8014950:	683b      	ldr	r3, [r7, #0]
 8014952:	691a      	ldr	r2, [r3, #16]
 8014954:	697b      	ldr	r3, [r7, #20]
 8014956:	f003 0307 	and.w	r3, r3, #7
 801495a:	009b      	lsls	r3, r3, #2
 801495c:	fa02 f303 	lsl.w	r3, r2, r3
 8014960:	693a      	ldr	r2, [r7, #16]
 8014962:	4313      	orrs	r3, r2
 8014964:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8014966:	697b      	ldr	r3, [r7, #20]
 8014968:	08da      	lsrs	r2, r3, #3
 801496a:	687b      	ldr	r3, [r7, #4]
 801496c:	3208      	adds	r2, #8
 801496e:	6939      	ldr	r1, [r7, #16]
 8014970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8014974:	687b      	ldr	r3, [r7, #4]
 8014976:	681b      	ldr	r3, [r3, #0]
 8014978:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 801497a:	697b      	ldr	r3, [r7, #20]
 801497c:	005b      	lsls	r3, r3, #1
 801497e:	2203      	movs	r2, #3
 8014980:	fa02 f303 	lsl.w	r3, r2, r3
 8014984:	43db      	mvns	r3, r3
 8014986:	693a      	ldr	r2, [r7, #16]
 8014988:	4013      	ands	r3, r2
 801498a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 801498c:	683b      	ldr	r3, [r7, #0]
 801498e:	685b      	ldr	r3, [r3, #4]
 8014990:	f003 0203 	and.w	r2, r3, #3
 8014994:	697b      	ldr	r3, [r7, #20]
 8014996:	005b      	lsls	r3, r3, #1
 8014998:	fa02 f303 	lsl.w	r3, r2, r3
 801499c:	693a      	ldr	r2, [r7, #16]
 801499e:	4313      	orrs	r3, r2
 80149a0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	693a      	ldr	r2, [r7, #16]
 80149a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80149a8:	683b      	ldr	r3, [r7, #0]
 80149aa:	685b      	ldr	r3, [r3, #4]
 80149ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80149b0:	2b00      	cmp	r3, #0
 80149b2:	f000 80ac 	beq.w	8014b0e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80149b6:	4b5f      	ldr	r3, [pc, #380]	; (8014b34 <HAL_GPIO_Init+0x330>)
 80149b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80149ba:	4a5e      	ldr	r2, [pc, #376]	; (8014b34 <HAL_GPIO_Init+0x330>)
 80149bc:	f043 0301 	orr.w	r3, r3, #1
 80149c0:	6613      	str	r3, [r2, #96]	; 0x60
 80149c2:	4b5c      	ldr	r3, [pc, #368]	; (8014b34 <HAL_GPIO_Init+0x330>)
 80149c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80149c6:	f003 0301 	and.w	r3, r3, #1
 80149ca:	60bb      	str	r3, [r7, #8]
 80149cc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80149ce:	4a5a      	ldr	r2, [pc, #360]	; (8014b38 <HAL_GPIO_Init+0x334>)
 80149d0:	697b      	ldr	r3, [r7, #20]
 80149d2:	089b      	lsrs	r3, r3, #2
 80149d4:	3302      	adds	r3, #2
 80149d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80149da:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80149dc:	697b      	ldr	r3, [r7, #20]
 80149de:	f003 0303 	and.w	r3, r3, #3
 80149e2:	009b      	lsls	r3, r3, #2
 80149e4:	220f      	movs	r2, #15
 80149e6:	fa02 f303 	lsl.w	r3, r2, r3
 80149ea:	43db      	mvns	r3, r3
 80149ec:	693a      	ldr	r2, [r7, #16]
 80149ee:	4013      	ands	r3, r2
 80149f0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80149f8:	d025      	beq.n	8014a46 <HAL_GPIO_Init+0x242>
 80149fa:	687b      	ldr	r3, [r7, #4]
 80149fc:	4a4f      	ldr	r2, [pc, #316]	; (8014b3c <HAL_GPIO_Init+0x338>)
 80149fe:	4293      	cmp	r3, r2
 8014a00:	d01f      	beq.n	8014a42 <HAL_GPIO_Init+0x23e>
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	4a4e      	ldr	r2, [pc, #312]	; (8014b40 <HAL_GPIO_Init+0x33c>)
 8014a06:	4293      	cmp	r3, r2
 8014a08:	d019      	beq.n	8014a3e <HAL_GPIO_Init+0x23a>
 8014a0a:	687b      	ldr	r3, [r7, #4]
 8014a0c:	4a4d      	ldr	r2, [pc, #308]	; (8014b44 <HAL_GPIO_Init+0x340>)
 8014a0e:	4293      	cmp	r3, r2
 8014a10:	d013      	beq.n	8014a3a <HAL_GPIO_Init+0x236>
 8014a12:	687b      	ldr	r3, [r7, #4]
 8014a14:	4a4c      	ldr	r2, [pc, #304]	; (8014b48 <HAL_GPIO_Init+0x344>)
 8014a16:	4293      	cmp	r3, r2
 8014a18:	d00d      	beq.n	8014a36 <HAL_GPIO_Init+0x232>
 8014a1a:	687b      	ldr	r3, [r7, #4]
 8014a1c:	4a4b      	ldr	r2, [pc, #300]	; (8014b4c <HAL_GPIO_Init+0x348>)
 8014a1e:	4293      	cmp	r3, r2
 8014a20:	d007      	beq.n	8014a32 <HAL_GPIO_Init+0x22e>
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	4a4a      	ldr	r2, [pc, #296]	; (8014b50 <HAL_GPIO_Init+0x34c>)
 8014a26:	4293      	cmp	r3, r2
 8014a28:	d101      	bne.n	8014a2e <HAL_GPIO_Init+0x22a>
 8014a2a:	2306      	movs	r3, #6
 8014a2c:	e00c      	b.n	8014a48 <HAL_GPIO_Init+0x244>
 8014a2e:	2307      	movs	r3, #7
 8014a30:	e00a      	b.n	8014a48 <HAL_GPIO_Init+0x244>
 8014a32:	2305      	movs	r3, #5
 8014a34:	e008      	b.n	8014a48 <HAL_GPIO_Init+0x244>
 8014a36:	2304      	movs	r3, #4
 8014a38:	e006      	b.n	8014a48 <HAL_GPIO_Init+0x244>
 8014a3a:	2303      	movs	r3, #3
 8014a3c:	e004      	b.n	8014a48 <HAL_GPIO_Init+0x244>
 8014a3e:	2302      	movs	r3, #2
 8014a40:	e002      	b.n	8014a48 <HAL_GPIO_Init+0x244>
 8014a42:	2301      	movs	r3, #1
 8014a44:	e000      	b.n	8014a48 <HAL_GPIO_Init+0x244>
 8014a46:	2300      	movs	r3, #0
 8014a48:	697a      	ldr	r2, [r7, #20]
 8014a4a:	f002 0203 	and.w	r2, r2, #3
 8014a4e:	0092      	lsls	r2, r2, #2
 8014a50:	4093      	lsls	r3, r2
 8014a52:	693a      	ldr	r2, [r7, #16]
 8014a54:	4313      	orrs	r3, r2
 8014a56:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8014a58:	4937      	ldr	r1, [pc, #220]	; (8014b38 <HAL_GPIO_Init+0x334>)
 8014a5a:	697b      	ldr	r3, [r7, #20]
 8014a5c:	089b      	lsrs	r3, r3, #2
 8014a5e:	3302      	adds	r3, #2
 8014a60:	693a      	ldr	r2, [r7, #16]
 8014a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8014a66:	4b3b      	ldr	r3, [pc, #236]	; (8014b54 <HAL_GPIO_Init+0x350>)
 8014a68:	681b      	ldr	r3, [r3, #0]
 8014a6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8014a6c:	68fb      	ldr	r3, [r7, #12]
 8014a6e:	43db      	mvns	r3, r3
 8014a70:	693a      	ldr	r2, [r7, #16]
 8014a72:	4013      	ands	r3, r2
 8014a74:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8014a76:	683b      	ldr	r3, [r7, #0]
 8014a78:	685b      	ldr	r3, [r3, #4]
 8014a7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8014a7e:	2b00      	cmp	r3, #0
 8014a80:	d003      	beq.n	8014a8a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8014a82:	693a      	ldr	r2, [r7, #16]
 8014a84:	68fb      	ldr	r3, [r7, #12]
 8014a86:	4313      	orrs	r3, r2
 8014a88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8014a8a:	4a32      	ldr	r2, [pc, #200]	; (8014b54 <HAL_GPIO_Init+0x350>)
 8014a8c:	693b      	ldr	r3, [r7, #16]
 8014a8e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8014a90:	4b30      	ldr	r3, [pc, #192]	; (8014b54 <HAL_GPIO_Init+0x350>)
 8014a92:	685b      	ldr	r3, [r3, #4]
 8014a94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8014a96:	68fb      	ldr	r3, [r7, #12]
 8014a98:	43db      	mvns	r3, r3
 8014a9a:	693a      	ldr	r2, [r7, #16]
 8014a9c:	4013      	ands	r3, r2
 8014a9e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8014aa0:	683b      	ldr	r3, [r7, #0]
 8014aa2:	685b      	ldr	r3, [r3, #4]
 8014aa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8014aa8:	2b00      	cmp	r3, #0
 8014aaa:	d003      	beq.n	8014ab4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8014aac:	693a      	ldr	r2, [r7, #16]
 8014aae:	68fb      	ldr	r3, [r7, #12]
 8014ab0:	4313      	orrs	r3, r2
 8014ab2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8014ab4:	4a27      	ldr	r2, [pc, #156]	; (8014b54 <HAL_GPIO_Init+0x350>)
 8014ab6:	693b      	ldr	r3, [r7, #16]
 8014ab8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8014aba:	4b26      	ldr	r3, [pc, #152]	; (8014b54 <HAL_GPIO_Init+0x350>)
 8014abc:	689b      	ldr	r3, [r3, #8]
 8014abe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8014ac0:	68fb      	ldr	r3, [r7, #12]
 8014ac2:	43db      	mvns	r3, r3
 8014ac4:	693a      	ldr	r2, [r7, #16]
 8014ac6:	4013      	ands	r3, r2
 8014ac8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8014aca:	683b      	ldr	r3, [r7, #0]
 8014acc:	685b      	ldr	r3, [r3, #4]
 8014ace:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8014ad2:	2b00      	cmp	r3, #0
 8014ad4:	d003      	beq.n	8014ade <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8014ad6:	693a      	ldr	r2, [r7, #16]
 8014ad8:	68fb      	ldr	r3, [r7, #12]
 8014ada:	4313      	orrs	r3, r2
 8014adc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8014ade:	4a1d      	ldr	r2, [pc, #116]	; (8014b54 <HAL_GPIO_Init+0x350>)
 8014ae0:	693b      	ldr	r3, [r7, #16]
 8014ae2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8014ae4:	4b1b      	ldr	r3, [pc, #108]	; (8014b54 <HAL_GPIO_Init+0x350>)
 8014ae6:	68db      	ldr	r3, [r3, #12]
 8014ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8014aea:	68fb      	ldr	r3, [r7, #12]
 8014aec:	43db      	mvns	r3, r3
 8014aee:	693a      	ldr	r2, [r7, #16]
 8014af0:	4013      	ands	r3, r2
 8014af2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8014af4:	683b      	ldr	r3, [r7, #0]
 8014af6:	685b      	ldr	r3, [r3, #4]
 8014af8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8014afc:	2b00      	cmp	r3, #0
 8014afe:	d003      	beq.n	8014b08 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8014b00:	693a      	ldr	r2, [r7, #16]
 8014b02:	68fb      	ldr	r3, [r7, #12]
 8014b04:	4313      	orrs	r3, r2
 8014b06:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8014b08:	4a12      	ldr	r2, [pc, #72]	; (8014b54 <HAL_GPIO_Init+0x350>)
 8014b0a:	693b      	ldr	r3, [r7, #16]
 8014b0c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8014b0e:	697b      	ldr	r3, [r7, #20]
 8014b10:	3301      	adds	r3, #1
 8014b12:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8014b14:	683b      	ldr	r3, [r7, #0]
 8014b16:	681a      	ldr	r2, [r3, #0]
 8014b18:	697b      	ldr	r3, [r7, #20]
 8014b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8014b1e:	2b00      	cmp	r3, #0
 8014b20:	f47f ae78 	bne.w	8014814 <HAL_GPIO_Init+0x10>
  }
}
 8014b24:	bf00      	nop
 8014b26:	bf00      	nop
 8014b28:	371c      	adds	r7, #28
 8014b2a:	46bd      	mov	sp, r7
 8014b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b30:	4770      	bx	lr
 8014b32:	bf00      	nop
 8014b34:	40021000 	.word	0x40021000
 8014b38:	40010000 	.word	0x40010000
 8014b3c:	48000400 	.word	0x48000400
 8014b40:	48000800 	.word	0x48000800
 8014b44:	48000c00 	.word	0x48000c00
 8014b48:	48001000 	.word	0x48001000
 8014b4c:	48001400 	.word	0x48001400
 8014b50:	48001800 	.word	0x48001800
 8014b54:	40010400 	.word	0x40010400

08014b58 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8014b58:	b480      	push	{r7}
 8014b5a:	b087      	sub	sp, #28
 8014b5c:	af00      	add	r7, sp, #0
 8014b5e:	6078      	str	r0, [r7, #4]
 8014b60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8014b62:	2300      	movs	r3, #0
 8014b64:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8014b66:	e0cd      	b.n	8014d04 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8014b68:	2201      	movs	r2, #1
 8014b6a:	697b      	ldr	r3, [r7, #20]
 8014b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8014b70:	683a      	ldr	r2, [r7, #0]
 8014b72:	4013      	ands	r3, r2
 8014b74:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8014b76:	693b      	ldr	r3, [r7, #16]
 8014b78:	2b00      	cmp	r3, #0
 8014b7a:	f000 80c0 	beq.w	8014cfe <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8014b7e:	4a68      	ldr	r2, [pc, #416]	; (8014d20 <HAL_GPIO_DeInit+0x1c8>)
 8014b80:	697b      	ldr	r3, [r7, #20]
 8014b82:	089b      	lsrs	r3, r3, #2
 8014b84:	3302      	adds	r3, #2
 8014b86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014b8a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8014b8c:	697b      	ldr	r3, [r7, #20]
 8014b8e:	f003 0303 	and.w	r3, r3, #3
 8014b92:	009b      	lsls	r3, r3, #2
 8014b94:	220f      	movs	r2, #15
 8014b96:	fa02 f303 	lsl.w	r3, r2, r3
 8014b9a:	68fa      	ldr	r2, [r7, #12]
 8014b9c:	4013      	ands	r3, r2
 8014b9e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8014ba0:	687b      	ldr	r3, [r7, #4]
 8014ba2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8014ba6:	d025      	beq.n	8014bf4 <HAL_GPIO_DeInit+0x9c>
 8014ba8:	687b      	ldr	r3, [r7, #4]
 8014baa:	4a5e      	ldr	r2, [pc, #376]	; (8014d24 <HAL_GPIO_DeInit+0x1cc>)
 8014bac:	4293      	cmp	r3, r2
 8014bae:	d01f      	beq.n	8014bf0 <HAL_GPIO_DeInit+0x98>
 8014bb0:	687b      	ldr	r3, [r7, #4]
 8014bb2:	4a5d      	ldr	r2, [pc, #372]	; (8014d28 <HAL_GPIO_DeInit+0x1d0>)
 8014bb4:	4293      	cmp	r3, r2
 8014bb6:	d019      	beq.n	8014bec <HAL_GPIO_DeInit+0x94>
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	4a5c      	ldr	r2, [pc, #368]	; (8014d2c <HAL_GPIO_DeInit+0x1d4>)
 8014bbc:	4293      	cmp	r3, r2
 8014bbe:	d013      	beq.n	8014be8 <HAL_GPIO_DeInit+0x90>
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	4a5b      	ldr	r2, [pc, #364]	; (8014d30 <HAL_GPIO_DeInit+0x1d8>)
 8014bc4:	4293      	cmp	r3, r2
 8014bc6:	d00d      	beq.n	8014be4 <HAL_GPIO_DeInit+0x8c>
 8014bc8:	687b      	ldr	r3, [r7, #4]
 8014bca:	4a5a      	ldr	r2, [pc, #360]	; (8014d34 <HAL_GPIO_DeInit+0x1dc>)
 8014bcc:	4293      	cmp	r3, r2
 8014bce:	d007      	beq.n	8014be0 <HAL_GPIO_DeInit+0x88>
 8014bd0:	687b      	ldr	r3, [r7, #4]
 8014bd2:	4a59      	ldr	r2, [pc, #356]	; (8014d38 <HAL_GPIO_DeInit+0x1e0>)
 8014bd4:	4293      	cmp	r3, r2
 8014bd6:	d101      	bne.n	8014bdc <HAL_GPIO_DeInit+0x84>
 8014bd8:	2306      	movs	r3, #6
 8014bda:	e00c      	b.n	8014bf6 <HAL_GPIO_DeInit+0x9e>
 8014bdc:	2307      	movs	r3, #7
 8014bde:	e00a      	b.n	8014bf6 <HAL_GPIO_DeInit+0x9e>
 8014be0:	2305      	movs	r3, #5
 8014be2:	e008      	b.n	8014bf6 <HAL_GPIO_DeInit+0x9e>
 8014be4:	2304      	movs	r3, #4
 8014be6:	e006      	b.n	8014bf6 <HAL_GPIO_DeInit+0x9e>
 8014be8:	2303      	movs	r3, #3
 8014bea:	e004      	b.n	8014bf6 <HAL_GPIO_DeInit+0x9e>
 8014bec:	2302      	movs	r3, #2
 8014bee:	e002      	b.n	8014bf6 <HAL_GPIO_DeInit+0x9e>
 8014bf0:	2301      	movs	r3, #1
 8014bf2:	e000      	b.n	8014bf6 <HAL_GPIO_DeInit+0x9e>
 8014bf4:	2300      	movs	r3, #0
 8014bf6:	697a      	ldr	r2, [r7, #20]
 8014bf8:	f002 0203 	and.w	r2, r2, #3
 8014bfc:	0092      	lsls	r2, r2, #2
 8014bfe:	4093      	lsls	r3, r2
 8014c00:	68fa      	ldr	r2, [r7, #12]
 8014c02:	429a      	cmp	r2, r3
 8014c04:	d132      	bne.n	8014c6c <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8014c06:	4b4d      	ldr	r3, [pc, #308]	; (8014d3c <HAL_GPIO_DeInit+0x1e4>)
 8014c08:	681a      	ldr	r2, [r3, #0]
 8014c0a:	693b      	ldr	r3, [r7, #16]
 8014c0c:	43db      	mvns	r3, r3
 8014c0e:	494b      	ldr	r1, [pc, #300]	; (8014d3c <HAL_GPIO_DeInit+0x1e4>)
 8014c10:	4013      	ands	r3, r2
 8014c12:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8014c14:	4b49      	ldr	r3, [pc, #292]	; (8014d3c <HAL_GPIO_DeInit+0x1e4>)
 8014c16:	685a      	ldr	r2, [r3, #4]
 8014c18:	693b      	ldr	r3, [r7, #16]
 8014c1a:	43db      	mvns	r3, r3
 8014c1c:	4947      	ldr	r1, [pc, #284]	; (8014d3c <HAL_GPIO_DeInit+0x1e4>)
 8014c1e:	4013      	ands	r3, r2
 8014c20:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8014c22:	4b46      	ldr	r3, [pc, #280]	; (8014d3c <HAL_GPIO_DeInit+0x1e4>)
 8014c24:	689a      	ldr	r2, [r3, #8]
 8014c26:	693b      	ldr	r3, [r7, #16]
 8014c28:	43db      	mvns	r3, r3
 8014c2a:	4944      	ldr	r1, [pc, #272]	; (8014d3c <HAL_GPIO_DeInit+0x1e4>)
 8014c2c:	4013      	ands	r3, r2
 8014c2e:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8014c30:	4b42      	ldr	r3, [pc, #264]	; (8014d3c <HAL_GPIO_DeInit+0x1e4>)
 8014c32:	68da      	ldr	r2, [r3, #12]
 8014c34:	693b      	ldr	r3, [r7, #16]
 8014c36:	43db      	mvns	r3, r3
 8014c38:	4940      	ldr	r1, [pc, #256]	; (8014d3c <HAL_GPIO_DeInit+0x1e4>)
 8014c3a:	4013      	ands	r3, r2
 8014c3c:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8014c3e:	697b      	ldr	r3, [r7, #20]
 8014c40:	f003 0303 	and.w	r3, r3, #3
 8014c44:	009b      	lsls	r3, r3, #2
 8014c46:	220f      	movs	r2, #15
 8014c48:	fa02 f303 	lsl.w	r3, r2, r3
 8014c4c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8014c4e:	4a34      	ldr	r2, [pc, #208]	; (8014d20 <HAL_GPIO_DeInit+0x1c8>)
 8014c50:	697b      	ldr	r3, [r7, #20]
 8014c52:	089b      	lsrs	r3, r3, #2
 8014c54:	3302      	adds	r3, #2
 8014c56:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8014c5a:	68fb      	ldr	r3, [r7, #12]
 8014c5c:	43da      	mvns	r2, r3
 8014c5e:	4830      	ldr	r0, [pc, #192]	; (8014d20 <HAL_GPIO_DeInit+0x1c8>)
 8014c60:	697b      	ldr	r3, [r7, #20]
 8014c62:	089b      	lsrs	r3, r3, #2
 8014c64:	400a      	ands	r2, r1
 8014c66:	3302      	adds	r3, #2
 8014c68:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	681a      	ldr	r2, [r3, #0]
 8014c70:	697b      	ldr	r3, [r7, #20]
 8014c72:	005b      	lsls	r3, r3, #1
 8014c74:	2103      	movs	r1, #3
 8014c76:	fa01 f303 	lsl.w	r3, r1, r3
 8014c7a:	431a      	orrs	r2, r3
 8014c7c:	687b      	ldr	r3, [r7, #4]
 8014c7e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8014c80:	697b      	ldr	r3, [r7, #20]
 8014c82:	08da      	lsrs	r2, r3, #3
 8014c84:	687b      	ldr	r3, [r7, #4]
 8014c86:	3208      	adds	r2, #8
 8014c88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014c8c:	697b      	ldr	r3, [r7, #20]
 8014c8e:	f003 0307 	and.w	r3, r3, #7
 8014c92:	009b      	lsls	r3, r3, #2
 8014c94:	220f      	movs	r2, #15
 8014c96:	fa02 f303 	lsl.w	r3, r2, r3
 8014c9a:	43db      	mvns	r3, r3
 8014c9c:	697a      	ldr	r2, [r7, #20]
 8014c9e:	08d2      	lsrs	r2, r2, #3
 8014ca0:	4019      	ands	r1, r3
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	3208      	adds	r2, #8
 8014ca6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8014caa:	687b      	ldr	r3, [r7, #4]
 8014cac:	689a      	ldr	r2, [r3, #8]
 8014cae:	697b      	ldr	r3, [r7, #20]
 8014cb0:	005b      	lsls	r3, r3, #1
 8014cb2:	2103      	movs	r1, #3
 8014cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8014cb8:	43db      	mvns	r3, r3
 8014cba:	401a      	ands	r2, r3
 8014cbc:	687b      	ldr	r3, [r7, #4]
 8014cbe:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	685a      	ldr	r2, [r3, #4]
 8014cc4:	2101      	movs	r1, #1
 8014cc6:	697b      	ldr	r3, [r7, #20]
 8014cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8014ccc:	43db      	mvns	r3, r3
 8014cce:	401a      	ands	r2, r3
 8014cd0:	687b      	ldr	r3, [r7, #4]
 8014cd2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	68da      	ldr	r2, [r3, #12]
 8014cd8:	697b      	ldr	r3, [r7, #20]
 8014cda:	005b      	lsls	r3, r3, #1
 8014cdc:	2103      	movs	r1, #3
 8014cde:	fa01 f303 	lsl.w	r3, r1, r3
 8014ce2:	43db      	mvns	r3, r3
 8014ce4:	401a      	ands	r2, r3
 8014ce6:	687b      	ldr	r3, [r7, #4]
 8014ce8:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8014cea:	687b      	ldr	r3, [r7, #4]
 8014cec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014cee:	2101      	movs	r1, #1
 8014cf0:	697b      	ldr	r3, [r7, #20]
 8014cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8014cf6:	43db      	mvns	r3, r3
 8014cf8:	401a      	ands	r2, r3
 8014cfa:	687b      	ldr	r3, [r7, #4]
 8014cfc:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8014cfe:	697b      	ldr	r3, [r7, #20]
 8014d00:	3301      	adds	r3, #1
 8014d02:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8014d04:	683a      	ldr	r2, [r7, #0]
 8014d06:	697b      	ldr	r3, [r7, #20]
 8014d08:	fa22 f303 	lsr.w	r3, r2, r3
 8014d0c:	2b00      	cmp	r3, #0
 8014d0e:	f47f af2b 	bne.w	8014b68 <HAL_GPIO_DeInit+0x10>
  }
}
 8014d12:	bf00      	nop
 8014d14:	bf00      	nop
 8014d16:	371c      	adds	r7, #28
 8014d18:	46bd      	mov	sp, r7
 8014d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d1e:	4770      	bx	lr
 8014d20:	40010000 	.word	0x40010000
 8014d24:	48000400 	.word	0x48000400
 8014d28:	48000800 	.word	0x48000800
 8014d2c:	48000c00 	.word	0x48000c00
 8014d30:	48001000 	.word	0x48001000
 8014d34:	48001400 	.word	0x48001400
 8014d38:	48001800 	.word	0x48001800
 8014d3c:	40010400 	.word	0x40010400

08014d40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8014d40:	b480      	push	{r7}
 8014d42:	b085      	sub	sp, #20
 8014d44:	af00      	add	r7, sp, #0
 8014d46:	6078      	str	r0, [r7, #4]
 8014d48:	460b      	mov	r3, r1
 8014d4a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8014d4c:	687b      	ldr	r3, [r7, #4]
 8014d4e:	691a      	ldr	r2, [r3, #16]
 8014d50:	887b      	ldrh	r3, [r7, #2]
 8014d52:	4013      	ands	r3, r2
 8014d54:	2b00      	cmp	r3, #0
 8014d56:	d002      	beq.n	8014d5e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8014d58:	2301      	movs	r3, #1
 8014d5a:	73fb      	strb	r3, [r7, #15]
 8014d5c:	e001      	b.n	8014d62 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8014d5e:	2300      	movs	r3, #0
 8014d60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8014d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8014d64:	4618      	mov	r0, r3
 8014d66:	3714      	adds	r7, #20
 8014d68:	46bd      	mov	sp, r7
 8014d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d6e:	4770      	bx	lr

08014d70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8014d70:	b480      	push	{r7}
 8014d72:	b083      	sub	sp, #12
 8014d74:	af00      	add	r7, sp, #0
 8014d76:	6078      	str	r0, [r7, #4]
 8014d78:	460b      	mov	r3, r1
 8014d7a:	807b      	strh	r3, [r7, #2]
 8014d7c:	4613      	mov	r3, r2
 8014d7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8014d80:	787b      	ldrb	r3, [r7, #1]
 8014d82:	2b00      	cmp	r3, #0
 8014d84:	d003      	beq.n	8014d8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8014d86:	887a      	ldrh	r2, [r7, #2]
 8014d88:	687b      	ldr	r3, [r7, #4]
 8014d8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8014d8c:	e002      	b.n	8014d94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8014d8e:	887a      	ldrh	r2, [r7, #2]
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8014d94:	bf00      	nop
 8014d96:	370c      	adds	r7, #12
 8014d98:	46bd      	mov	sp, r7
 8014d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d9e:	4770      	bx	lr

08014da0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8014da0:	b480      	push	{r7}
 8014da2:	b085      	sub	sp, #20
 8014da4:	af00      	add	r7, sp, #0
 8014da6:	6078      	str	r0, [r7, #4]
 8014da8:	460b      	mov	r3, r1
 8014daa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8014dac:	687b      	ldr	r3, [r7, #4]
 8014dae:	695b      	ldr	r3, [r3, #20]
 8014db0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8014db2:	887a      	ldrh	r2, [r7, #2]
 8014db4:	68fb      	ldr	r3, [r7, #12]
 8014db6:	4013      	ands	r3, r2
 8014db8:	041a      	lsls	r2, r3, #16
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	43d9      	mvns	r1, r3
 8014dbe:	887b      	ldrh	r3, [r7, #2]
 8014dc0:	400b      	ands	r3, r1
 8014dc2:	431a      	orrs	r2, r3
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	619a      	str	r2, [r3, #24]
}
 8014dc8:	bf00      	nop
 8014dca:	3714      	adds	r7, #20
 8014dcc:	46bd      	mov	sp, r7
 8014dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dd2:	4770      	bx	lr

08014dd4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8014dd4:	b580      	push	{r7, lr}
 8014dd6:	b082      	sub	sp, #8
 8014dd8:	af00      	add	r7, sp, #0
 8014dda:	4603      	mov	r3, r0
 8014ddc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8014dde:	4b08      	ldr	r3, [pc, #32]	; (8014e00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8014de0:	695a      	ldr	r2, [r3, #20]
 8014de2:	88fb      	ldrh	r3, [r7, #6]
 8014de4:	4013      	ands	r3, r2
 8014de6:	2b00      	cmp	r3, #0
 8014de8:	d006      	beq.n	8014df8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8014dea:	4a05      	ldr	r2, [pc, #20]	; (8014e00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8014dec:	88fb      	ldrh	r3, [r7, #6]
 8014dee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8014df0:	88fb      	ldrh	r3, [r7, #6]
 8014df2:	4618      	mov	r0, r3
 8014df4:	f000 f806 	bl	8014e04 <HAL_GPIO_EXTI_Callback>
  }
}
 8014df8:	bf00      	nop
 8014dfa:	3708      	adds	r7, #8
 8014dfc:	46bd      	mov	sp, r7
 8014dfe:	bd80      	pop	{r7, pc}
 8014e00:	40010400 	.word	0x40010400

08014e04 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8014e04:	b480      	push	{r7}
 8014e06:	b083      	sub	sp, #12
 8014e08:	af00      	add	r7, sp, #0
 8014e0a:	4603      	mov	r3, r0
 8014e0c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8014e0e:	bf00      	nop
 8014e10:	370c      	adds	r7, #12
 8014e12:	46bd      	mov	sp, r7
 8014e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e18:	4770      	bx	lr
	...

08014e1c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8014e1c:	b480      	push	{r7}
 8014e1e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8014e20:	4b04      	ldr	r3, [pc, #16]	; (8014e34 <HAL_PWREx_GetVoltageRange+0x18>)
 8014e22:	681b      	ldr	r3, [r3, #0]
 8014e24:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8014e28:	4618      	mov	r0, r3
 8014e2a:	46bd      	mov	sp, r7
 8014e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e30:	4770      	bx	lr
 8014e32:	bf00      	nop
 8014e34:	40007000 	.word	0x40007000

08014e38 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8014e38:	b480      	push	{r7}
 8014e3a:	b085      	sub	sp, #20
 8014e3c:	af00      	add	r7, sp, #0
 8014e3e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8014e40:	687b      	ldr	r3, [r7, #4]
 8014e42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014e46:	d130      	bne.n	8014eaa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8014e48:	4b23      	ldr	r3, [pc, #140]	; (8014ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8014e4a:	681b      	ldr	r3, [r3, #0]
 8014e4c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8014e50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014e54:	d038      	beq.n	8014ec8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8014e56:	4b20      	ldr	r3, [pc, #128]	; (8014ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8014e58:	681b      	ldr	r3, [r3, #0]
 8014e5a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8014e5e:	4a1e      	ldr	r2, [pc, #120]	; (8014ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8014e60:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8014e64:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8014e66:	4b1d      	ldr	r3, [pc, #116]	; (8014edc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8014e68:	681b      	ldr	r3, [r3, #0]
 8014e6a:	2232      	movs	r2, #50	; 0x32
 8014e6c:	fb02 f303 	mul.w	r3, r2, r3
 8014e70:	4a1b      	ldr	r2, [pc, #108]	; (8014ee0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8014e72:	fba2 2303 	umull	r2, r3, r2, r3
 8014e76:	0c9b      	lsrs	r3, r3, #18
 8014e78:	3301      	adds	r3, #1
 8014e7a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8014e7c:	e002      	b.n	8014e84 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8014e7e:	68fb      	ldr	r3, [r7, #12]
 8014e80:	3b01      	subs	r3, #1
 8014e82:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8014e84:	4b14      	ldr	r3, [pc, #80]	; (8014ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8014e86:	695b      	ldr	r3, [r3, #20]
 8014e88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8014e8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014e90:	d102      	bne.n	8014e98 <HAL_PWREx_ControlVoltageScaling+0x60>
 8014e92:	68fb      	ldr	r3, [r7, #12]
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	d1f2      	bne.n	8014e7e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8014e98:	4b0f      	ldr	r3, [pc, #60]	; (8014ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8014e9a:	695b      	ldr	r3, [r3, #20]
 8014e9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8014ea0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014ea4:	d110      	bne.n	8014ec8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8014ea6:	2303      	movs	r3, #3
 8014ea8:	e00f      	b.n	8014eca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8014eaa:	4b0b      	ldr	r3, [pc, #44]	; (8014ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8014eac:	681b      	ldr	r3, [r3, #0]
 8014eae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8014eb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014eb6:	d007      	beq.n	8014ec8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8014eb8:	4b07      	ldr	r3, [pc, #28]	; (8014ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8014eba:	681b      	ldr	r3, [r3, #0]
 8014ebc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8014ec0:	4a05      	ldr	r2, [pc, #20]	; (8014ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8014ec2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8014ec6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8014ec8:	2300      	movs	r3, #0
}
 8014eca:	4618      	mov	r0, r3
 8014ecc:	3714      	adds	r7, #20
 8014ece:	46bd      	mov	sp, r7
 8014ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ed4:	4770      	bx	lr
 8014ed6:	bf00      	nop
 8014ed8:	40007000 	.word	0x40007000
 8014edc:	20000004 	.word	0x20000004
 8014ee0:	431bde83 	.word	0x431bde83

08014ee4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8014ee4:	b580      	push	{r7, lr}
 8014ee6:	b088      	sub	sp, #32
 8014ee8:	af00      	add	r7, sp, #0
 8014eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	d101      	bne.n	8014ef6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8014ef2:	2301      	movs	r3, #1
 8014ef4:	e3d4      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8014ef6:	4ba1      	ldr	r3, [pc, #644]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014ef8:	689b      	ldr	r3, [r3, #8]
 8014efa:	f003 030c 	and.w	r3, r3, #12
 8014efe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8014f00:	4b9e      	ldr	r3, [pc, #632]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014f02:	68db      	ldr	r3, [r3, #12]
 8014f04:	f003 0303 	and.w	r3, r3, #3
 8014f08:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	681b      	ldr	r3, [r3, #0]
 8014f0e:	f003 0310 	and.w	r3, r3, #16
 8014f12:	2b00      	cmp	r3, #0
 8014f14:	f000 80e4 	beq.w	80150e0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8014f18:	69bb      	ldr	r3, [r7, #24]
 8014f1a:	2b00      	cmp	r3, #0
 8014f1c:	d007      	beq.n	8014f2e <HAL_RCC_OscConfig+0x4a>
 8014f1e:	69bb      	ldr	r3, [r7, #24]
 8014f20:	2b0c      	cmp	r3, #12
 8014f22:	f040 808b 	bne.w	801503c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8014f26:	697b      	ldr	r3, [r7, #20]
 8014f28:	2b01      	cmp	r3, #1
 8014f2a:	f040 8087 	bne.w	801503c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8014f2e:	4b93      	ldr	r3, [pc, #588]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014f30:	681b      	ldr	r3, [r3, #0]
 8014f32:	f003 0302 	and.w	r3, r3, #2
 8014f36:	2b00      	cmp	r3, #0
 8014f38:	d005      	beq.n	8014f46 <HAL_RCC_OscConfig+0x62>
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	699b      	ldr	r3, [r3, #24]
 8014f3e:	2b00      	cmp	r3, #0
 8014f40:	d101      	bne.n	8014f46 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8014f42:	2301      	movs	r3, #1
 8014f44:	e3ac      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8014f46:	687b      	ldr	r3, [r7, #4]
 8014f48:	6a1a      	ldr	r2, [r3, #32]
 8014f4a:	4b8c      	ldr	r3, [pc, #560]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014f4c:	681b      	ldr	r3, [r3, #0]
 8014f4e:	f003 0308 	and.w	r3, r3, #8
 8014f52:	2b00      	cmp	r3, #0
 8014f54:	d004      	beq.n	8014f60 <HAL_RCC_OscConfig+0x7c>
 8014f56:	4b89      	ldr	r3, [pc, #548]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014f58:	681b      	ldr	r3, [r3, #0]
 8014f5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014f5e:	e005      	b.n	8014f6c <HAL_RCC_OscConfig+0x88>
 8014f60:	4b86      	ldr	r3, [pc, #536]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014f62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8014f66:	091b      	lsrs	r3, r3, #4
 8014f68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014f6c:	4293      	cmp	r3, r2
 8014f6e:	d223      	bcs.n	8014fb8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	6a1b      	ldr	r3, [r3, #32]
 8014f74:	4618      	mov	r0, r3
 8014f76:	f000 fd41 	bl	80159fc <RCC_SetFlashLatencyFromMSIRange>
 8014f7a:	4603      	mov	r3, r0
 8014f7c:	2b00      	cmp	r3, #0
 8014f7e:	d001      	beq.n	8014f84 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8014f80:	2301      	movs	r3, #1
 8014f82:	e38d      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8014f84:	4b7d      	ldr	r3, [pc, #500]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014f86:	681b      	ldr	r3, [r3, #0]
 8014f88:	4a7c      	ldr	r2, [pc, #496]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014f8a:	f043 0308 	orr.w	r3, r3, #8
 8014f8e:	6013      	str	r3, [r2, #0]
 8014f90:	4b7a      	ldr	r3, [pc, #488]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014f92:	681b      	ldr	r3, [r3, #0]
 8014f94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8014f98:	687b      	ldr	r3, [r7, #4]
 8014f9a:	6a1b      	ldr	r3, [r3, #32]
 8014f9c:	4977      	ldr	r1, [pc, #476]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014f9e:	4313      	orrs	r3, r2
 8014fa0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8014fa2:	4b76      	ldr	r3, [pc, #472]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014fa4:	685b      	ldr	r3, [r3, #4]
 8014fa6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	69db      	ldr	r3, [r3, #28]
 8014fae:	021b      	lsls	r3, r3, #8
 8014fb0:	4972      	ldr	r1, [pc, #456]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014fb2:	4313      	orrs	r3, r2
 8014fb4:	604b      	str	r3, [r1, #4]
 8014fb6:	e025      	b.n	8015004 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8014fb8:	4b70      	ldr	r3, [pc, #448]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014fba:	681b      	ldr	r3, [r3, #0]
 8014fbc:	4a6f      	ldr	r2, [pc, #444]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014fbe:	f043 0308 	orr.w	r3, r3, #8
 8014fc2:	6013      	str	r3, [r2, #0]
 8014fc4:	4b6d      	ldr	r3, [pc, #436]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014fc6:	681b      	ldr	r3, [r3, #0]
 8014fc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	6a1b      	ldr	r3, [r3, #32]
 8014fd0:	496a      	ldr	r1, [pc, #424]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014fd2:	4313      	orrs	r3, r2
 8014fd4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8014fd6:	4b69      	ldr	r3, [pc, #420]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014fd8:	685b      	ldr	r3, [r3, #4]
 8014fda:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8014fde:	687b      	ldr	r3, [r7, #4]
 8014fe0:	69db      	ldr	r3, [r3, #28]
 8014fe2:	021b      	lsls	r3, r3, #8
 8014fe4:	4965      	ldr	r1, [pc, #404]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8014fe6:	4313      	orrs	r3, r2
 8014fe8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8014fea:	69bb      	ldr	r3, [r7, #24]
 8014fec:	2b00      	cmp	r3, #0
 8014fee:	d109      	bne.n	8015004 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8014ff0:	687b      	ldr	r3, [r7, #4]
 8014ff2:	6a1b      	ldr	r3, [r3, #32]
 8014ff4:	4618      	mov	r0, r3
 8014ff6:	f000 fd01 	bl	80159fc <RCC_SetFlashLatencyFromMSIRange>
 8014ffa:	4603      	mov	r3, r0
 8014ffc:	2b00      	cmp	r3, #0
 8014ffe:	d001      	beq.n	8015004 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8015000:	2301      	movs	r3, #1
 8015002:	e34d      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8015004:	f000 fc36 	bl	8015874 <HAL_RCC_GetSysClockFreq>
 8015008:	4602      	mov	r2, r0
 801500a:	4b5c      	ldr	r3, [pc, #368]	; (801517c <HAL_RCC_OscConfig+0x298>)
 801500c:	689b      	ldr	r3, [r3, #8]
 801500e:	091b      	lsrs	r3, r3, #4
 8015010:	f003 030f 	and.w	r3, r3, #15
 8015014:	495a      	ldr	r1, [pc, #360]	; (8015180 <HAL_RCC_OscConfig+0x29c>)
 8015016:	5ccb      	ldrb	r3, [r1, r3]
 8015018:	f003 031f 	and.w	r3, r3, #31
 801501c:	fa22 f303 	lsr.w	r3, r2, r3
 8015020:	4a58      	ldr	r2, [pc, #352]	; (8015184 <HAL_RCC_OscConfig+0x2a0>)
 8015022:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8015024:	4b58      	ldr	r3, [pc, #352]	; (8015188 <HAL_RCC_OscConfig+0x2a4>)
 8015026:	681b      	ldr	r3, [r3, #0]
 8015028:	4618      	mov	r0, r3
 801502a:	f7fd fd25 	bl	8012a78 <HAL_InitTick>
 801502e:	4603      	mov	r3, r0
 8015030:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8015032:	7bfb      	ldrb	r3, [r7, #15]
 8015034:	2b00      	cmp	r3, #0
 8015036:	d052      	beq.n	80150de <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8015038:	7bfb      	ldrb	r3, [r7, #15]
 801503a:	e331      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 801503c:	687b      	ldr	r3, [r7, #4]
 801503e:	699b      	ldr	r3, [r3, #24]
 8015040:	2b00      	cmp	r3, #0
 8015042:	d032      	beq.n	80150aa <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8015044:	4b4d      	ldr	r3, [pc, #308]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8015046:	681b      	ldr	r3, [r3, #0]
 8015048:	4a4c      	ldr	r2, [pc, #304]	; (801517c <HAL_RCC_OscConfig+0x298>)
 801504a:	f043 0301 	orr.w	r3, r3, #1
 801504e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8015050:	f7fd fd62 	bl	8012b18 <HAL_GetTick>
 8015054:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8015056:	e008      	b.n	801506a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8015058:	f7fd fd5e 	bl	8012b18 <HAL_GetTick>
 801505c:	4602      	mov	r2, r0
 801505e:	693b      	ldr	r3, [r7, #16]
 8015060:	1ad3      	subs	r3, r2, r3
 8015062:	2b02      	cmp	r3, #2
 8015064:	d901      	bls.n	801506a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8015066:	2303      	movs	r3, #3
 8015068:	e31a      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 801506a:	4b44      	ldr	r3, [pc, #272]	; (801517c <HAL_RCC_OscConfig+0x298>)
 801506c:	681b      	ldr	r3, [r3, #0]
 801506e:	f003 0302 	and.w	r3, r3, #2
 8015072:	2b00      	cmp	r3, #0
 8015074:	d0f0      	beq.n	8015058 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8015076:	4b41      	ldr	r3, [pc, #260]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8015078:	681b      	ldr	r3, [r3, #0]
 801507a:	4a40      	ldr	r2, [pc, #256]	; (801517c <HAL_RCC_OscConfig+0x298>)
 801507c:	f043 0308 	orr.w	r3, r3, #8
 8015080:	6013      	str	r3, [r2, #0]
 8015082:	4b3e      	ldr	r3, [pc, #248]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8015084:	681b      	ldr	r3, [r3, #0]
 8015086:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	6a1b      	ldr	r3, [r3, #32]
 801508e:	493b      	ldr	r1, [pc, #236]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8015090:	4313      	orrs	r3, r2
 8015092:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8015094:	4b39      	ldr	r3, [pc, #228]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8015096:	685b      	ldr	r3, [r3, #4]
 8015098:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	69db      	ldr	r3, [r3, #28]
 80150a0:	021b      	lsls	r3, r3, #8
 80150a2:	4936      	ldr	r1, [pc, #216]	; (801517c <HAL_RCC_OscConfig+0x298>)
 80150a4:	4313      	orrs	r3, r2
 80150a6:	604b      	str	r3, [r1, #4]
 80150a8:	e01a      	b.n	80150e0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80150aa:	4b34      	ldr	r3, [pc, #208]	; (801517c <HAL_RCC_OscConfig+0x298>)
 80150ac:	681b      	ldr	r3, [r3, #0]
 80150ae:	4a33      	ldr	r2, [pc, #204]	; (801517c <HAL_RCC_OscConfig+0x298>)
 80150b0:	f023 0301 	bic.w	r3, r3, #1
 80150b4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80150b6:	f7fd fd2f 	bl	8012b18 <HAL_GetTick>
 80150ba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80150bc:	e008      	b.n	80150d0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80150be:	f7fd fd2b 	bl	8012b18 <HAL_GetTick>
 80150c2:	4602      	mov	r2, r0
 80150c4:	693b      	ldr	r3, [r7, #16]
 80150c6:	1ad3      	subs	r3, r2, r3
 80150c8:	2b02      	cmp	r3, #2
 80150ca:	d901      	bls.n	80150d0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80150cc:	2303      	movs	r3, #3
 80150ce:	e2e7      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80150d0:	4b2a      	ldr	r3, [pc, #168]	; (801517c <HAL_RCC_OscConfig+0x298>)
 80150d2:	681b      	ldr	r3, [r3, #0]
 80150d4:	f003 0302 	and.w	r3, r3, #2
 80150d8:	2b00      	cmp	r3, #0
 80150da:	d1f0      	bne.n	80150be <HAL_RCC_OscConfig+0x1da>
 80150dc:	e000      	b.n	80150e0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80150de:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80150e0:	687b      	ldr	r3, [r7, #4]
 80150e2:	681b      	ldr	r3, [r3, #0]
 80150e4:	f003 0301 	and.w	r3, r3, #1
 80150e8:	2b00      	cmp	r3, #0
 80150ea:	d074      	beq.n	80151d6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80150ec:	69bb      	ldr	r3, [r7, #24]
 80150ee:	2b08      	cmp	r3, #8
 80150f0:	d005      	beq.n	80150fe <HAL_RCC_OscConfig+0x21a>
 80150f2:	69bb      	ldr	r3, [r7, #24]
 80150f4:	2b0c      	cmp	r3, #12
 80150f6:	d10e      	bne.n	8015116 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80150f8:	697b      	ldr	r3, [r7, #20]
 80150fa:	2b03      	cmp	r3, #3
 80150fc:	d10b      	bne.n	8015116 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80150fe:	4b1f      	ldr	r3, [pc, #124]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8015100:	681b      	ldr	r3, [r3, #0]
 8015102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8015106:	2b00      	cmp	r3, #0
 8015108:	d064      	beq.n	80151d4 <HAL_RCC_OscConfig+0x2f0>
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	685b      	ldr	r3, [r3, #4]
 801510e:	2b00      	cmp	r3, #0
 8015110:	d160      	bne.n	80151d4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8015112:	2301      	movs	r3, #1
 8015114:	e2c4      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8015116:	687b      	ldr	r3, [r7, #4]
 8015118:	685b      	ldr	r3, [r3, #4]
 801511a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801511e:	d106      	bne.n	801512e <HAL_RCC_OscConfig+0x24a>
 8015120:	4b16      	ldr	r3, [pc, #88]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8015122:	681b      	ldr	r3, [r3, #0]
 8015124:	4a15      	ldr	r2, [pc, #84]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8015126:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801512a:	6013      	str	r3, [r2, #0]
 801512c:	e01d      	b.n	801516a <HAL_RCC_OscConfig+0x286>
 801512e:	687b      	ldr	r3, [r7, #4]
 8015130:	685b      	ldr	r3, [r3, #4]
 8015132:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8015136:	d10c      	bne.n	8015152 <HAL_RCC_OscConfig+0x26e>
 8015138:	4b10      	ldr	r3, [pc, #64]	; (801517c <HAL_RCC_OscConfig+0x298>)
 801513a:	681b      	ldr	r3, [r3, #0]
 801513c:	4a0f      	ldr	r2, [pc, #60]	; (801517c <HAL_RCC_OscConfig+0x298>)
 801513e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8015142:	6013      	str	r3, [r2, #0]
 8015144:	4b0d      	ldr	r3, [pc, #52]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8015146:	681b      	ldr	r3, [r3, #0]
 8015148:	4a0c      	ldr	r2, [pc, #48]	; (801517c <HAL_RCC_OscConfig+0x298>)
 801514a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801514e:	6013      	str	r3, [r2, #0]
 8015150:	e00b      	b.n	801516a <HAL_RCC_OscConfig+0x286>
 8015152:	4b0a      	ldr	r3, [pc, #40]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8015154:	681b      	ldr	r3, [r3, #0]
 8015156:	4a09      	ldr	r2, [pc, #36]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8015158:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801515c:	6013      	str	r3, [r2, #0]
 801515e:	4b07      	ldr	r3, [pc, #28]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8015160:	681b      	ldr	r3, [r3, #0]
 8015162:	4a06      	ldr	r2, [pc, #24]	; (801517c <HAL_RCC_OscConfig+0x298>)
 8015164:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8015168:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 801516a:	687b      	ldr	r3, [r7, #4]
 801516c:	685b      	ldr	r3, [r3, #4]
 801516e:	2b00      	cmp	r3, #0
 8015170:	d01c      	beq.n	80151ac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015172:	f7fd fcd1 	bl	8012b18 <HAL_GetTick>
 8015176:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8015178:	e011      	b.n	801519e <HAL_RCC_OscConfig+0x2ba>
 801517a:	bf00      	nop
 801517c:	40021000 	.word	0x40021000
 8015180:	08019eb8 	.word	0x08019eb8
 8015184:	20000004 	.word	0x20000004
 8015188:	20000014 	.word	0x20000014
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801518c:	f7fd fcc4 	bl	8012b18 <HAL_GetTick>
 8015190:	4602      	mov	r2, r0
 8015192:	693b      	ldr	r3, [r7, #16]
 8015194:	1ad3      	subs	r3, r2, r3
 8015196:	2b64      	cmp	r3, #100	; 0x64
 8015198:	d901      	bls.n	801519e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 801519a:	2303      	movs	r3, #3
 801519c:	e280      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801519e:	4baf      	ldr	r3, [pc, #700]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80151a0:	681b      	ldr	r3, [r3, #0]
 80151a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	d0f0      	beq.n	801518c <HAL_RCC_OscConfig+0x2a8>
 80151aa:	e014      	b.n	80151d6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80151ac:	f7fd fcb4 	bl	8012b18 <HAL_GetTick>
 80151b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80151b2:	e008      	b.n	80151c6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80151b4:	f7fd fcb0 	bl	8012b18 <HAL_GetTick>
 80151b8:	4602      	mov	r2, r0
 80151ba:	693b      	ldr	r3, [r7, #16]
 80151bc:	1ad3      	subs	r3, r2, r3
 80151be:	2b64      	cmp	r3, #100	; 0x64
 80151c0:	d901      	bls.n	80151c6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80151c2:	2303      	movs	r3, #3
 80151c4:	e26c      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80151c6:	4ba5      	ldr	r3, [pc, #660]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80151c8:	681b      	ldr	r3, [r3, #0]
 80151ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80151ce:	2b00      	cmp	r3, #0
 80151d0:	d1f0      	bne.n	80151b4 <HAL_RCC_OscConfig+0x2d0>
 80151d2:	e000      	b.n	80151d6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80151d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80151d6:	687b      	ldr	r3, [r7, #4]
 80151d8:	681b      	ldr	r3, [r3, #0]
 80151da:	f003 0302 	and.w	r3, r3, #2
 80151de:	2b00      	cmp	r3, #0
 80151e0:	d060      	beq.n	80152a4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80151e2:	69bb      	ldr	r3, [r7, #24]
 80151e4:	2b04      	cmp	r3, #4
 80151e6:	d005      	beq.n	80151f4 <HAL_RCC_OscConfig+0x310>
 80151e8:	69bb      	ldr	r3, [r7, #24]
 80151ea:	2b0c      	cmp	r3, #12
 80151ec:	d119      	bne.n	8015222 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80151ee:	697b      	ldr	r3, [r7, #20]
 80151f0:	2b02      	cmp	r3, #2
 80151f2:	d116      	bne.n	8015222 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80151f4:	4b99      	ldr	r3, [pc, #612]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80151f6:	681b      	ldr	r3, [r3, #0]
 80151f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80151fc:	2b00      	cmp	r3, #0
 80151fe:	d005      	beq.n	801520c <HAL_RCC_OscConfig+0x328>
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	68db      	ldr	r3, [r3, #12]
 8015204:	2b00      	cmp	r3, #0
 8015206:	d101      	bne.n	801520c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8015208:	2301      	movs	r3, #1
 801520a:	e249      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801520c:	4b93      	ldr	r3, [pc, #588]	; (801545c <HAL_RCC_OscConfig+0x578>)
 801520e:	685b      	ldr	r3, [r3, #4]
 8015210:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8015214:	687b      	ldr	r3, [r7, #4]
 8015216:	691b      	ldr	r3, [r3, #16]
 8015218:	061b      	lsls	r3, r3, #24
 801521a:	4990      	ldr	r1, [pc, #576]	; (801545c <HAL_RCC_OscConfig+0x578>)
 801521c:	4313      	orrs	r3, r2
 801521e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8015220:	e040      	b.n	80152a4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8015222:	687b      	ldr	r3, [r7, #4]
 8015224:	68db      	ldr	r3, [r3, #12]
 8015226:	2b00      	cmp	r3, #0
 8015228:	d023      	beq.n	8015272 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 801522a:	4b8c      	ldr	r3, [pc, #560]	; (801545c <HAL_RCC_OscConfig+0x578>)
 801522c:	681b      	ldr	r3, [r3, #0]
 801522e:	4a8b      	ldr	r2, [pc, #556]	; (801545c <HAL_RCC_OscConfig+0x578>)
 8015230:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8015234:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015236:	f7fd fc6f 	bl	8012b18 <HAL_GetTick>
 801523a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801523c:	e008      	b.n	8015250 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801523e:	f7fd fc6b 	bl	8012b18 <HAL_GetTick>
 8015242:	4602      	mov	r2, r0
 8015244:	693b      	ldr	r3, [r7, #16]
 8015246:	1ad3      	subs	r3, r2, r3
 8015248:	2b02      	cmp	r3, #2
 801524a:	d901      	bls.n	8015250 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 801524c:	2303      	movs	r3, #3
 801524e:	e227      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8015250:	4b82      	ldr	r3, [pc, #520]	; (801545c <HAL_RCC_OscConfig+0x578>)
 8015252:	681b      	ldr	r3, [r3, #0]
 8015254:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8015258:	2b00      	cmp	r3, #0
 801525a:	d0f0      	beq.n	801523e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801525c:	4b7f      	ldr	r3, [pc, #508]	; (801545c <HAL_RCC_OscConfig+0x578>)
 801525e:	685b      	ldr	r3, [r3, #4]
 8015260:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8015264:	687b      	ldr	r3, [r7, #4]
 8015266:	691b      	ldr	r3, [r3, #16]
 8015268:	061b      	lsls	r3, r3, #24
 801526a:	497c      	ldr	r1, [pc, #496]	; (801545c <HAL_RCC_OscConfig+0x578>)
 801526c:	4313      	orrs	r3, r2
 801526e:	604b      	str	r3, [r1, #4]
 8015270:	e018      	b.n	80152a4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8015272:	4b7a      	ldr	r3, [pc, #488]	; (801545c <HAL_RCC_OscConfig+0x578>)
 8015274:	681b      	ldr	r3, [r3, #0]
 8015276:	4a79      	ldr	r2, [pc, #484]	; (801545c <HAL_RCC_OscConfig+0x578>)
 8015278:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801527c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801527e:	f7fd fc4b 	bl	8012b18 <HAL_GetTick>
 8015282:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8015284:	e008      	b.n	8015298 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8015286:	f7fd fc47 	bl	8012b18 <HAL_GetTick>
 801528a:	4602      	mov	r2, r0
 801528c:	693b      	ldr	r3, [r7, #16]
 801528e:	1ad3      	subs	r3, r2, r3
 8015290:	2b02      	cmp	r3, #2
 8015292:	d901      	bls.n	8015298 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8015294:	2303      	movs	r3, #3
 8015296:	e203      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8015298:	4b70      	ldr	r3, [pc, #448]	; (801545c <HAL_RCC_OscConfig+0x578>)
 801529a:	681b      	ldr	r3, [r3, #0]
 801529c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80152a0:	2b00      	cmp	r3, #0
 80152a2:	d1f0      	bne.n	8015286 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80152a4:	687b      	ldr	r3, [r7, #4]
 80152a6:	681b      	ldr	r3, [r3, #0]
 80152a8:	f003 0308 	and.w	r3, r3, #8
 80152ac:	2b00      	cmp	r3, #0
 80152ae:	d03c      	beq.n	801532a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	695b      	ldr	r3, [r3, #20]
 80152b4:	2b00      	cmp	r3, #0
 80152b6:	d01c      	beq.n	80152f2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80152b8:	4b68      	ldr	r3, [pc, #416]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80152ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80152be:	4a67      	ldr	r2, [pc, #412]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80152c0:	f043 0301 	orr.w	r3, r3, #1
 80152c4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80152c8:	f7fd fc26 	bl	8012b18 <HAL_GetTick>
 80152cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80152ce:	e008      	b.n	80152e2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80152d0:	f7fd fc22 	bl	8012b18 <HAL_GetTick>
 80152d4:	4602      	mov	r2, r0
 80152d6:	693b      	ldr	r3, [r7, #16]
 80152d8:	1ad3      	subs	r3, r2, r3
 80152da:	2b02      	cmp	r3, #2
 80152dc:	d901      	bls.n	80152e2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80152de:	2303      	movs	r3, #3
 80152e0:	e1de      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80152e2:	4b5e      	ldr	r3, [pc, #376]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80152e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80152e8:	f003 0302 	and.w	r3, r3, #2
 80152ec:	2b00      	cmp	r3, #0
 80152ee:	d0ef      	beq.n	80152d0 <HAL_RCC_OscConfig+0x3ec>
 80152f0:	e01b      	b.n	801532a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80152f2:	4b5a      	ldr	r3, [pc, #360]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80152f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80152f8:	4a58      	ldr	r2, [pc, #352]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80152fa:	f023 0301 	bic.w	r3, r3, #1
 80152fe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8015302:	f7fd fc09 	bl	8012b18 <HAL_GetTick>
 8015306:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8015308:	e008      	b.n	801531c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801530a:	f7fd fc05 	bl	8012b18 <HAL_GetTick>
 801530e:	4602      	mov	r2, r0
 8015310:	693b      	ldr	r3, [r7, #16]
 8015312:	1ad3      	subs	r3, r2, r3
 8015314:	2b02      	cmp	r3, #2
 8015316:	d901      	bls.n	801531c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8015318:	2303      	movs	r3, #3
 801531a:	e1c1      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 801531c:	4b4f      	ldr	r3, [pc, #316]	; (801545c <HAL_RCC_OscConfig+0x578>)
 801531e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8015322:	f003 0302 	and.w	r3, r3, #2
 8015326:	2b00      	cmp	r3, #0
 8015328:	d1ef      	bne.n	801530a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	681b      	ldr	r3, [r3, #0]
 801532e:	f003 0304 	and.w	r3, r3, #4
 8015332:	2b00      	cmp	r3, #0
 8015334:	f000 80a6 	beq.w	8015484 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8015338:	2300      	movs	r3, #0
 801533a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 801533c:	4b47      	ldr	r3, [pc, #284]	; (801545c <HAL_RCC_OscConfig+0x578>)
 801533e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015340:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8015344:	2b00      	cmp	r3, #0
 8015346:	d10d      	bne.n	8015364 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8015348:	4b44      	ldr	r3, [pc, #272]	; (801545c <HAL_RCC_OscConfig+0x578>)
 801534a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801534c:	4a43      	ldr	r2, [pc, #268]	; (801545c <HAL_RCC_OscConfig+0x578>)
 801534e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8015352:	6593      	str	r3, [r2, #88]	; 0x58
 8015354:	4b41      	ldr	r3, [pc, #260]	; (801545c <HAL_RCC_OscConfig+0x578>)
 8015356:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015358:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801535c:	60bb      	str	r3, [r7, #8]
 801535e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8015360:	2301      	movs	r3, #1
 8015362:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8015364:	4b3e      	ldr	r3, [pc, #248]	; (8015460 <HAL_RCC_OscConfig+0x57c>)
 8015366:	681b      	ldr	r3, [r3, #0]
 8015368:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801536c:	2b00      	cmp	r3, #0
 801536e:	d118      	bne.n	80153a2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8015370:	4b3b      	ldr	r3, [pc, #236]	; (8015460 <HAL_RCC_OscConfig+0x57c>)
 8015372:	681b      	ldr	r3, [r3, #0]
 8015374:	4a3a      	ldr	r2, [pc, #232]	; (8015460 <HAL_RCC_OscConfig+0x57c>)
 8015376:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801537a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801537c:	f7fd fbcc 	bl	8012b18 <HAL_GetTick>
 8015380:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8015382:	e008      	b.n	8015396 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8015384:	f7fd fbc8 	bl	8012b18 <HAL_GetTick>
 8015388:	4602      	mov	r2, r0
 801538a:	693b      	ldr	r3, [r7, #16]
 801538c:	1ad3      	subs	r3, r2, r3
 801538e:	2b02      	cmp	r3, #2
 8015390:	d901      	bls.n	8015396 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8015392:	2303      	movs	r3, #3
 8015394:	e184      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8015396:	4b32      	ldr	r3, [pc, #200]	; (8015460 <HAL_RCC_OscConfig+0x57c>)
 8015398:	681b      	ldr	r3, [r3, #0]
 801539a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801539e:	2b00      	cmp	r3, #0
 80153a0:	d0f0      	beq.n	8015384 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80153a2:	687b      	ldr	r3, [r7, #4]
 80153a4:	689b      	ldr	r3, [r3, #8]
 80153a6:	2b01      	cmp	r3, #1
 80153a8:	d108      	bne.n	80153bc <HAL_RCC_OscConfig+0x4d8>
 80153aa:	4b2c      	ldr	r3, [pc, #176]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80153ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80153b0:	4a2a      	ldr	r2, [pc, #168]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80153b2:	f043 0301 	orr.w	r3, r3, #1
 80153b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80153ba:	e024      	b.n	8015406 <HAL_RCC_OscConfig+0x522>
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	689b      	ldr	r3, [r3, #8]
 80153c0:	2b05      	cmp	r3, #5
 80153c2:	d110      	bne.n	80153e6 <HAL_RCC_OscConfig+0x502>
 80153c4:	4b25      	ldr	r3, [pc, #148]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80153c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80153ca:	4a24      	ldr	r2, [pc, #144]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80153cc:	f043 0304 	orr.w	r3, r3, #4
 80153d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80153d4:	4b21      	ldr	r3, [pc, #132]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80153d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80153da:	4a20      	ldr	r2, [pc, #128]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80153dc:	f043 0301 	orr.w	r3, r3, #1
 80153e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80153e4:	e00f      	b.n	8015406 <HAL_RCC_OscConfig+0x522>
 80153e6:	4b1d      	ldr	r3, [pc, #116]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80153e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80153ec:	4a1b      	ldr	r2, [pc, #108]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80153ee:	f023 0301 	bic.w	r3, r3, #1
 80153f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80153f6:	4b19      	ldr	r3, [pc, #100]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80153f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80153fc:	4a17      	ldr	r2, [pc, #92]	; (801545c <HAL_RCC_OscConfig+0x578>)
 80153fe:	f023 0304 	bic.w	r3, r3, #4
 8015402:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	689b      	ldr	r3, [r3, #8]
 801540a:	2b00      	cmp	r3, #0
 801540c:	d016      	beq.n	801543c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801540e:	f7fd fb83 	bl	8012b18 <HAL_GetTick>
 8015412:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8015414:	e00a      	b.n	801542c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8015416:	f7fd fb7f 	bl	8012b18 <HAL_GetTick>
 801541a:	4602      	mov	r2, r0
 801541c:	693b      	ldr	r3, [r7, #16]
 801541e:	1ad3      	subs	r3, r2, r3
 8015420:	f241 3288 	movw	r2, #5000	; 0x1388
 8015424:	4293      	cmp	r3, r2
 8015426:	d901      	bls.n	801542c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8015428:	2303      	movs	r3, #3
 801542a:	e139      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801542c:	4b0b      	ldr	r3, [pc, #44]	; (801545c <HAL_RCC_OscConfig+0x578>)
 801542e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015432:	f003 0302 	and.w	r3, r3, #2
 8015436:	2b00      	cmp	r3, #0
 8015438:	d0ed      	beq.n	8015416 <HAL_RCC_OscConfig+0x532>
 801543a:	e01a      	b.n	8015472 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801543c:	f7fd fb6c 	bl	8012b18 <HAL_GetTick>
 8015440:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8015442:	e00f      	b.n	8015464 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8015444:	f7fd fb68 	bl	8012b18 <HAL_GetTick>
 8015448:	4602      	mov	r2, r0
 801544a:	693b      	ldr	r3, [r7, #16]
 801544c:	1ad3      	subs	r3, r2, r3
 801544e:	f241 3288 	movw	r2, #5000	; 0x1388
 8015452:	4293      	cmp	r3, r2
 8015454:	d906      	bls.n	8015464 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8015456:	2303      	movs	r3, #3
 8015458:	e122      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
 801545a:	bf00      	nop
 801545c:	40021000 	.word	0x40021000
 8015460:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8015464:	4b90      	ldr	r3, [pc, #576]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 8015466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801546a:	f003 0302 	and.w	r3, r3, #2
 801546e:	2b00      	cmp	r3, #0
 8015470:	d1e8      	bne.n	8015444 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8015472:	7ffb      	ldrb	r3, [r7, #31]
 8015474:	2b01      	cmp	r3, #1
 8015476:	d105      	bne.n	8015484 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8015478:	4b8b      	ldr	r3, [pc, #556]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 801547a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801547c:	4a8a      	ldr	r2, [pc, #552]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 801547e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8015482:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8015484:	687b      	ldr	r3, [r7, #4]
 8015486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015488:	2b00      	cmp	r3, #0
 801548a:	f000 8108 	beq.w	801569e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015492:	2b02      	cmp	r3, #2
 8015494:	f040 80d0 	bne.w	8015638 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8015498:	4b83      	ldr	r3, [pc, #524]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 801549a:	68db      	ldr	r3, [r3, #12]
 801549c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 801549e:	697b      	ldr	r3, [r7, #20]
 80154a0:	f003 0203 	and.w	r2, r3, #3
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80154a8:	429a      	cmp	r2, r3
 80154aa:	d130      	bne.n	801550e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80154ac:	697b      	ldr	r3, [r7, #20]
 80154ae:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80154b2:	687b      	ldr	r3, [r7, #4]
 80154b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80154b6:	3b01      	subs	r3, #1
 80154b8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80154ba:	429a      	cmp	r2, r3
 80154bc:	d127      	bne.n	801550e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80154be:	697b      	ldr	r3, [r7, #20]
 80154c0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80154c4:	687b      	ldr	r3, [r7, #4]
 80154c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80154c8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80154ca:	429a      	cmp	r2, r3
 80154cc:	d11f      	bne.n	801550e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80154ce:	697b      	ldr	r3, [r7, #20]
 80154d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80154d4:	687a      	ldr	r2, [r7, #4]
 80154d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80154d8:	2a07      	cmp	r2, #7
 80154da:	bf14      	ite	ne
 80154dc:	2201      	movne	r2, #1
 80154de:	2200      	moveq	r2, #0
 80154e0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80154e2:	4293      	cmp	r3, r2
 80154e4:	d113      	bne.n	801550e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80154e6:	697b      	ldr	r3, [r7, #20]
 80154e8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80154ec:	687b      	ldr	r3, [r7, #4]
 80154ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80154f0:	085b      	lsrs	r3, r3, #1
 80154f2:	3b01      	subs	r3, #1
 80154f4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80154f6:	429a      	cmp	r2, r3
 80154f8:	d109      	bne.n	801550e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80154fa:	697b      	ldr	r3, [r7, #20]
 80154fc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8015500:	687b      	ldr	r3, [r7, #4]
 8015502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015504:	085b      	lsrs	r3, r3, #1
 8015506:	3b01      	subs	r3, #1
 8015508:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 801550a:	429a      	cmp	r2, r3
 801550c:	d06e      	beq.n	80155ec <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 801550e:	69bb      	ldr	r3, [r7, #24]
 8015510:	2b0c      	cmp	r3, #12
 8015512:	d069      	beq.n	80155e8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8015514:	4b64      	ldr	r3, [pc, #400]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 8015516:	681b      	ldr	r3, [r3, #0]
 8015518:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801551c:	2b00      	cmp	r3, #0
 801551e:	d105      	bne.n	801552c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8015520:	4b61      	ldr	r3, [pc, #388]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 8015522:	681b      	ldr	r3, [r3, #0]
 8015524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8015528:	2b00      	cmp	r3, #0
 801552a:	d001      	beq.n	8015530 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 801552c:	2301      	movs	r3, #1
 801552e:	e0b7      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8015530:	4b5d      	ldr	r3, [pc, #372]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 8015532:	681b      	ldr	r3, [r3, #0]
 8015534:	4a5c      	ldr	r2, [pc, #368]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 8015536:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801553a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 801553c:	f7fd faec 	bl	8012b18 <HAL_GetTick>
 8015540:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8015542:	e008      	b.n	8015556 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8015544:	f7fd fae8 	bl	8012b18 <HAL_GetTick>
 8015548:	4602      	mov	r2, r0
 801554a:	693b      	ldr	r3, [r7, #16]
 801554c:	1ad3      	subs	r3, r2, r3
 801554e:	2b02      	cmp	r3, #2
 8015550:	d901      	bls.n	8015556 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8015552:	2303      	movs	r3, #3
 8015554:	e0a4      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8015556:	4b54      	ldr	r3, [pc, #336]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 8015558:	681b      	ldr	r3, [r3, #0]
 801555a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801555e:	2b00      	cmp	r3, #0
 8015560:	d1f0      	bne.n	8015544 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8015562:	4b51      	ldr	r3, [pc, #324]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 8015564:	68da      	ldr	r2, [r3, #12]
 8015566:	4b51      	ldr	r3, [pc, #324]	; (80156ac <HAL_RCC_OscConfig+0x7c8>)
 8015568:	4013      	ands	r3, r2
 801556a:	687a      	ldr	r2, [r7, #4]
 801556c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 801556e:	687a      	ldr	r2, [r7, #4]
 8015570:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8015572:	3a01      	subs	r2, #1
 8015574:	0112      	lsls	r2, r2, #4
 8015576:	4311      	orrs	r1, r2
 8015578:	687a      	ldr	r2, [r7, #4]
 801557a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 801557c:	0212      	lsls	r2, r2, #8
 801557e:	4311      	orrs	r1, r2
 8015580:	687a      	ldr	r2, [r7, #4]
 8015582:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8015584:	0852      	lsrs	r2, r2, #1
 8015586:	3a01      	subs	r2, #1
 8015588:	0552      	lsls	r2, r2, #21
 801558a:	4311      	orrs	r1, r2
 801558c:	687a      	ldr	r2, [r7, #4]
 801558e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8015590:	0852      	lsrs	r2, r2, #1
 8015592:	3a01      	subs	r2, #1
 8015594:	0652      	lsls	r2, r2, #25
 8015596:	4311      	orrs	r1, r2
 8015598:	687a      	ldr	r2, [r7, #4]
 801559a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 801559c:	0912      	lsrs	r2, r2, #4
 801559e:	0452      	lsls	r2, r2, #17
 80155a0:	430a      	orrs	r2, r1
 80155a2:	4941      	ldr	r1, [pc, #260]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 80155a4:	4313      	orrs	r3, r2
 80155a6:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80155a8:	4b3f      	ldr	r3, [pc, #252]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 80155aa:	681b      	ldr	r3, [r3, #0]
 80155ac:	4a3e      	ldr	r2, [pc, #248]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 80155ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80155b2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80155b4:	4b3c      	ldr	r3, [pc, #240]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 80155b6:	68db      	ldr	r3, [r3, #12]
 80155b8:	4a3b      	ldr	r2, [pc, #236]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 80155ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80155be:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80155c0:	f7fd faaa 	bl	8012b18 <HAL_GetTick>
 80155c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80155c6:	e008      	b.n	80155da <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80155c8:	f7fd faa6 	bl	8012b18 <HAL_GetTick>
 80155cc:	4602      	mov	r2, r0
 80155ce:	693b      	ldr	r3, [r7, #16]
 80155d0:	1ad3      	subs	r3, r2, r3
 80155d2:	2b02      	cmp	r3, #2
 80155d4:	d901      	bls.n	80155da <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80155d6:	2303      	movs	r3, #3
 80155d8:	e062      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80155da:	4b33      	ldr	r3, [pc, #204]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 80155dc:	681b      	ldr	r3, [r3, #0]
 80155de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80155e2:	2b00      	cmp	r3, #0
 80155e4:	d0f0      	beq.n	80155c8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80155e6:	e05a      	b.n	801569e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80155e8:	2301      	movs	r3, #1
 80155ea:	e059      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80155ec:	4b2e      	ldr	r3, [pc, #184]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 80155ee:	681b      	ldr	r3, [r3, #0]
 80155f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80155f4:	2b00      	cmp	r3, #0
 80155f6:	d152      	bne.n	801569e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80155f8:	4b2b      	ldr	r3, [pc, #172]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 80155fa:	681b      	ldr	r3, [r3, #0]
 80155fc:	4a2a      	ldr	r2, [pc, #168]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 80155fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8015602:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8015604:	4b28      	ldr	r3, [pc, #160]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 8015606:	68db      	ldr	r3, [r3, #12]
 8015608:	4a27      	ldr	r2, [pc, #156]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 801560a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801560e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8015610:	f7fd fa82 	bl	8012b18 <HAL_GetTick>
 8015614:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8015616:	e008      	b.n	801562a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8015618:	f7fd fa7e 	bl	8012b18 <HAL_GetTick>
 801561c:	4602      	mov	r2, r0
 801561e:	693b      	ldr	r3, [r7, #16]
 8015620:	1ad3      	subs	r3, r2, r3
 8015622:	2b02      	cmp	r3, #2
 8015624:	d901      	bls.n	801562a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8015626:	2303      	movs	r3, #3
 8015628:	e03a      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801562a:	4b1f      	ldr	r3, [pc, #124]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 801562c:	681b      	ldr	r3, [r3, #0]
 801562e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8015632:	2b00      	cmp	r3, #0
 8015634:	d0f0      	beq.n	8015618 <HAL_RCC_OscConfig+0x734>
 8015636:	e032      	b.n	801569e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8015638:	69bb      	ldr	r3, [r7, #24]
 801563a:	2b0c      	cmp	r3, #12
 801563c:	d02d      	beq.n	801569a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801563e:	4b1a      	ldr	r3, [pc, #104]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 8015640:	681b      	ldr	r3, [r3, #0]
 8015642:	4a19      	ldr	r2, [pc, #100]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 8015644:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8015648:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 801564a:	4b17      	ldr	r3, [pc, #92]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 801564c:	681b      	ldr	r3, [r3, #0]
 801564e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8015652:	2b00      	cmp	r3, #0
 8015654:	d105      	bne.n	8015662 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8015656:	4b14      	ldr	r3, [pc, #80]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 8015658:	68db      	ldr	r3, [r3, #12]
 801565a:	4a13      	ldr	r2, [pc, #76]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 801565c:	f023 0303 	bic.w	r3, r3, #3
 8015660:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8015662:	4b11      	ldr	r3, [pc, #68]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 8015664:	68db      	ldr	r3, [r3, #12]
 8015666:	4a10      	ldr	r2, [pc, #64]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 8015668:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 801566c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8015670:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015672:	f7fd fa51 	bl	8012b18 <HAL_GetTick>
 8015676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8015678:	e008      	b.n	801568c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801567a:	f7fd fa4d 	bl	8012b18 <HAL_GetTick>
 801567e:	4602      	mov	r2, r0
 8015680:	693b      	ldr	r3, [r7, #16]
 8015682:	1ad3      	subs	r3, r2, r3
 8015684:	2b02      	cmp	r3, #2
 8015686:	d901      	bls.n	801568c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8015688:	2303      	movs	r3, #3
 801568a:	e009      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801568c:	4b06      	ldr	r3, [pc, #24]	; (80156a8 <HAL_RCC_OscConfig+0x7c4>)
 801568e:	681b      	ldr	r3, [r3, #0]
 8015690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8015694:	2b00      	cmp	r3, #0
 8015696:	d1f0      	bne.n	801567a <HAL_RCC_OscConfig+0x796>
 8015698:	e001      	b.n	801569e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 801569a:	2301      	movs	r3, #1
 801569c:	e000      	b.n	80156a0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 801569e:	2300      	movs	r3, #0
}
 80156a0:	4618      	mov	r0, r3
 80156a2:	3720      	adds	r7, #32
 80156a4:	46bd      	mov	sp, r7
 80156a6:	bd80      	pop	{r7, pc}
 80156a8:	40021000 	.word	0x40021000
 80156ac:	f99d808c 	.word	0xf99d808c

080156b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80156b0:	b580      	push	{r7, lr}
 80156b2:	b084      	sub	sp, #16
 80156b4:	af00      	add	r7, sp, #0
 80156b6:	6078      	str	r0, [r7, #4]
 80156b8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80156ba:	687b      	ldr	r3, [r7, #4]
 80156bc:	2b00      	cmp	r3, #0
 80156be:	d101      	bne.n	80156c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80156c0:	2301      	movs	r3, #1
 80156c2:	e0c8      	b.n	8015856 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80156c4:	4b66      	ldr	r3, [pc, #408]	; (8015860 <HAL_RCC_ClockConfig+0x1b0>)
 80156c6:	681b      	ldr	r3, [r3, #0]
 80156c8:	f003 0307 	and.w	r3, r3, #7
 80156cc:	683a      	ldr	r2, [r7, #0]
 80156ce:	429a      	cmp	r2, r3
 80156d0:	d910      	bls.n	80156f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80156d2:	4b63      	ldr	r3, [pc, #396]	; (8015860 <HAL_RCC_ClockConfig+0x1b0>)
 80156d4:	681b      	ldr	r3, [r3, #0]
 80156d6:	f023 0207 	bic.w	r2, r3, #7
 80156da:	4961      	ldr	r1, [pc, #388]	; (8015860 <HAL_RCC_ClockConfig+0x1b0>)
 80156dc:	683b      	ldr	r3, [r7, #0]
 80156de:	4313      	orrs	r3, r2
 80156e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80156e2:	4b5f      	ldr	r3, [pc, #380]	; (8015860 <HAL_RCC_ClockConfig+0x1b0>)
 80156e4:	681b      	ldr	r3, [r3, #0]
 80156e6:	f003 0307 	and.w	r3, r3, #7
 80156ea:	683a      	ldr	r2, [r7, #0]
 80156ec:	429a      	cmp	r2, r3
 80156ee:	d001      	beq.n	80156f4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80156f0:	2301      	movs	r3, #1
 80156f2:	e0b0      	b.n	8015856 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	681b      	ldr	r3, [r3, #0]
 80156f8:	f003 0301 	and.w	r3, r3, #1
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	d04c      	beq.n	801579a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8015700:	687b      	ldr	r3, [r7, #4]
 8015702:	685b      	ldr	r3, [r3, #4]
 8015704:	2b03      	cmp	r3, #3
 8015706:	d107      	bne.n	8015718 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8015708:	4b56      	ldr	r3, [pc, #344]	; (8015864 <HAL_RCC_ClockConfig+0x1b4>)
 801570a:	681b      	ldr	r3, [r3, #0]
 801570c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8015710:	2b00      	cmp	r3, #0
 8015712:	d121      	bne.n	8015758 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8015714:	2301      	movs	r3, #1
 8015716:	e09e      	b.n	8015856 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8015718:	687b      	ldr	r3, [r7, #4]
 801571a:	685b      	ldr	r3, [r3, #4]
 801571c:	2b02      	cmp	r3, #2
 801571e:	d107      	bne.n	8015730 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8015720:	4b50      	ldr	r3, [pc, #320]	; (8015864 <HAL_RCC_ClockConfig+0x1b4>)
 8015722:	681b      	ldr	r3, [r3, #0]
 8015724:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8015728:	2b00      	cmp	r3, #0
 801572a:	d115      	bne.n	8015758 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 801572c:	2301      	movs	r3, #1
 801572e:	e092      	b.n	8015856 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8015730:	687b      	ldr	r3, [r7, #4]
 8015732:	685b      	ldr	r3, [r3, #4]
 8015734:	2b00      	cmp	r3, #0
 8015736:	d107      	bne.n	8015748 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8015738:	4b4a      	ldr	r3, [pc, #296]	; (8015864 <HAL_RCC_ClockConfig+0x1b4>)
 801573a:	681b      	ldr	r3, [r3, #0]
 801573c:	f003 0302 	and.w	r3, r3, #2
 8015740:	2b00      	cmp	r3, #0
 8015742:	d109      	bne.n	8015758 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8015744:	2301      	movs	r3, #1
 8015746:	e086      	b.n	8015856 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8015748:	4b46      	ldr	r3, [pc, #280]	; (8015864 <HAL_RCC_ClockConfig+0x1b4>)
 801574a:	681b      	ldr	r3, [r3, #0]
 801574c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8015750:	2b00      	cmp	r3, #0
 8015752:	d101      	bne.n	8015758 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8015754:	2301      	movs	r3, #1
 8015756:	e07e      	b.n	8015856 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8015758:	4b42      	ldr	r3, [pc, #264]	; (8015864 <HAL_RCC_ClockConfig+0x1b4>)
 801575a:	689b      	ldr	r3, [r3, #8]
 801575c:	f023 0203 	bic.w	r2, r3, #3
 8015760:	687b      	ldr	r3, [r7, #4]
 8015762:	685b      	ldr	r3, [r3, #4]
 8015764:	493f      	ldr	r1, [pc, #252]	; (8015864 <HAL_RCC_ClockConfig+0x1b4>)
 8015766:	4313      	orrs	r3, r2
 8015768:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801576a:	f7fd f9d5 	bl	8012b18 <HAL_GetTick>
 801576e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8015770:	e00a      	b.n	8015788 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8015772:	f7fd f9d1 	bl	8012b18 <HAL_GetTick>
 8015776:	4602      	mov	r2, r0
 8015778:	68fb      	ldr	r3, [r7, #12]
 801577a:	1ad3      	subs	r3, r2, r3
 801577c:	f241 3288 	movw	r2, #5000	; 0x1388
 8015780:	4293      	cmp	r3, r2
 8015782:	d901      	bls.n	8015788 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8015784:	2303      	movs	r3, #3
 8015786:	e066      	b.n	8015856 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8015788:	4b36      	ldr	r3, [pc, #216]	; (8015864 <HAL_RCC_ClockConfig+0x1b4>)
 801578a:	689b      	ldr	r3, [r3, #8]
 801578c:	f003 020c 	and.w	r2, r3, #12
 8015790:	687b      	ldr	r3, [r7, #4]
 8015792:	685b      	ldr	r3, [r3, #4]
 8015794:	009b      	lsls	r3, r3, #2
 8015796:	429a      	cmp	r2, r3
 8015798:	d1eb      	bne.n	8015772 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801579a:	687b      	ldr	r3, [r7, #4]
 801579c:	681b      	ldr	r3, [r3, #0]
 801579e:	f003 0302 	and.w	r3, r3, #2
 80157a2:	2b00      	cmp	r3, #0
 80157a4:	d008      	beq.n	80157b8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80157a6:	4b2f      	ldr	r3, [pc, #188]	; (8015864 <HAL_RCC_ClockConfig+0x1b4>)
 80157a8:	689b      	ldr	r3, [r3, #8]
 80157aa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80157ae:	687b      	ldr	r3, [r7, #4]
 80157b0:	689b      	ldr	r3, [r3, #8]
 80157b2:	492c      	ldr	r1, [pc, #176]	; (8015864 <HAL_RCC_ClockConfig+0x1b4>)
 80157b4:	4313      	orrs	r3, r2
 80157b6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80157b8:	4b29      	ldr	r3, [pc, #164]	; (8015860 <HAL_RCC_ClockConfig+0x1b0>)
 80157ba:	681b      	ldr	r3, [r3, #0]
 80157bc:	f003 0307 	and.w	r3, r3, #7
 80157c0:	683a      	ldr	r2, [r7, #0]
 80157c2:	429a      	cmp	r2, r3
 80157c4:	d210      	bcs.n	80157e8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80157c6:	4b26      	ldr	r3, [pc, #152]	; (8015860 <HAL_RCC_ClockConfig+0x1b0>)
 80157c8:	681b      	ldr	r3, [r3, #0]
 80157ca:	f023 0207 	bic.w	r2, r3, #7
 80157ce:	4924      	ldr	r1, [pc, #144]	; (8015860 <HAL_RCC_ClockConfig+0x1b0>)
 80157d0:	683b      	ldr	r3, [r7, #0]
 80157d2:	4313      	orrs	r3, r2
 80157d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80157d6:	4b22      	ldr	r3, [pc, #136]	; (8015860 <HAL_RCC_ClockConfig+0x1b0>)
 80157d8:	681b      	ldr	r3, [r3, #0]
 80157da:	f003 0307 	and.w	r3, r3, #7
 80157de:	683a      	ldr	r2, [r7, #0]
 80157e0:	429a      	cmp	r2, r3
 80157e2:	d001      	beq.n	80157e8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80157e4:	2301      	movs	r3, #1
 80157e6:	e036      	b.n	8015856 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	681b      	ldr	r3, [r3, #0]
 80157ec:	f003 0304 	and.w	r3, r3, #4
 80157f0:	2b00      	cmp	r3, #0
 80157f2:	d008      	beq.n	8015806 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80157f4:	4b1b      	ldr	r3, [pc, #108]	; (8015864 <HAL_RCC_ClockConfig+0x1b4>)
 80157f6:	689b      	ldr	r3, [r3, #8]
 80157f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80157fc:	687b      	ldr	r3, [r7, #4]
 80157fe:	68db      	ldr	r3, [r3, #12]
 8015800:	4918      	ldr	r1, [pc, #96]	; (8015864 <HAL_RCC_ClockConfig+0x1b4>)
 8015802:	4313      	orrs	r3, r2
 8015804:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8015806:	687b      	ldr	r3, [r7, #4]
 8015808:	681b      	ldr	r3, [r3, #0]
 801580a:	f003 0308 	and.w	r3, r3, #8
 801580e:	2b00      	cmp	r3, #0
 8015810:	d009      	beq.n	8015826 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8015812:	4b14      	ldr	r3, [pc, #80]	; (8015864 <HAL_RCC_ClockConfig+0x1b4>)
 8015814:	689b      	ldr	r3, [r3, #8]
 8015816:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 801581a:	687b      	ldr	r3, [r7, #4]
 801581c:	691b      	ldr	r3, [r3, #16]
 801581e:	00db      	lsls	r3, r3, #3
 8015820:	4910      	ldr	r1, [pc, #64]	; (8015864 <HAL_RCC_ClockConfig+0x1b4>)
 8015822:	4313      	orrs	r3, r2
 8015824:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8015826:	f000 f825 	bl	8015874 <HAL_RCC_GetSysClockFreq>
 801582a:	4602      	mov	r2, r0
 801582c:	4b0d      	ldr	r3, [pc, #52]	; (8015864 <HAL_RCC_ClockConfig+0x1b4>)
 801582e:	689b      	ldr	r3, [r3, #8]
 8015830:	091b      	lsrs	r3, r3, #4
 8015832:	f003 030f 	and.w	r3, r3, #15
 8015836:	490c      	ldr	r1, [pc, #48]	; (8015868 <HAL_RCC_ClockConfig+0x1b8>)
 8015838:	5ccb      	ldrb	r3, [r1, r3]
 801583a:	f003 031f 	and.w	r3, r3, #31
 801583e:	fa22 f303 	lsr.w	r3, r2, r3
 8015842:	4a0a      	ldr	r2, [pc, #40]	; (801586c <HAL_RCC_ClockConfig+0x1bc>)
 8015844:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8015846:	4b0a      	ldr	r3, [pc, #40]	; (8015870 <HAL_RCC_ClockConfig+0x1c0>)
 8015848:	681b      	ldr	r3, [r3, #0]
 801584a:	4618      	mov	r0, r3
 801584c:	f7fd f914 	bl	8012a78 <HAL_InitTick>
 8015850:	4603      	mov	r3, r0
 8015852:	72fb      	strb	r3, [r7, #11]

  return status;
 8015854:	7afb      	ldrb	r3, [r7, #11]
}
 8015856:	4618      	mov	r0, r3
 8015858:	3710      	adds	r7, #16
 801585a:	46bd      	mov	sp, r7
 801585c:	bd80      	pop	{r7, pc}
 801585e:	bf00      	nop
 8015860:	40022000 	.word	0x40022000
 8015864:	40021000 	.word	0x40021000
 8015868:	08019eb8 	.word	0x08019eb8
 801586c:	20000004 	.word	0x20000004
 8015870:	20000014 	.word	0x20000014

08015874 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8015874:	b480      	push	{r7}
 8015876:	b089      	sub	sp, #36	; 0x24
 8015878:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 801587a:	2300      	movs	r3, #0
 801587c:	61fb      	str	r3, [r7, #28]
 801587e:	2300      	movs	r3, #0
 8015880:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8015882:	4b3e      	ldr	r3, [pc, #248]	; (801597c <HAL_RCC_GetSysClockFreq+0x108>)
 8015884:	689b      	ldr	r3, [r3, #8]
 8015886:	f003 030c 	and.w	r3, r3, #12
 801588a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 801588c:	4b3b      	ldr	r3, [pc, #236]	; (801597c <HAL_RCC_GetSysClockFreq+0x108>)
 801588e:	68db      	ldr	r3, [r3, #12]
 8015890:	f003 0303 	and.w	r3, r3, #3
 8015894:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8015896:	693b      	ldr	r3, [r7, #16]
 8015898:	2b00      	cmp	r3, #0
 801589a:	d005      	beq.n	80158a8 <HAL_RCC_GetSysClockFreq+0x34>
 801589c:	693b      	ldr	r3, [r7, #16]
 801589e:	2b0c      	cmp	r3, #12
 80158a0:	d121      	bne.n	80158e6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80158a2:	68fb      	ldr	r3, [r7, #12]
 80158a4:	2b01      	cmp	r3, #1
 80158a6:	d11e      	bne.n	80158e6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80158a8:	4b34      	ldr	r3, [pc, #208]	; (801597c <HAL_RCC_GetSysClockFreq+0x108>)
 80158aa:	681b      	ldr	r3, [r3, #0]
 80158ac:	f003 0308 	and.w	r3, r3, #8
 80158b0:	2b00      	cmp	r3, #0
 80158b2:	d107      	bne.n	80158c4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80158b4:	4b31      	ldr	r3, [pc, #196]	; (801597c <HAL_RCC_GetSysClockFreq+0x108>)
 80158b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80158ba:	0a1b      	lsrs	r3, r3, #8
 80158bc:	f003 030f 	and.w	r3, r3, #15
 80158c0:	61fb      	str	r3, [r7, #28]
 80158c2:	e005      	b.n	80158d0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80158c4:	4b2d      	ldr	r3, [pc, #180]	; (801597c <HAL_RCC_GetSysClockFreq+0x108>)
 80158c6:	681b      	ldr	r3, [r3, #0]
 80158c8:	091b      	lsrs	r3, r3, #4
 80158ca:	f003 030f 	and.w	r3, r3, #15
 80158ce:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80158d0:	4a2b      	ldr	r2, [pc, #172]	; (8015980 <HAL_RCC_GetSysClockFreq+0x10c>)
 80158d2:	69fb      	ldr	r3, [r7, #28]
 80158d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80158d8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80158da:	693b      	ldr	r3, [r7, #16]
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d10d      	bne.n	80158fc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80158e0:	69fb      	ldr	r3, [r7, #28]
 80158e2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80158e4:	e00a      	b.n	80158fc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80158e6:	693b      	ldr	r3, [r7, #16]
 80158e8:	2b04      	cmp	r3, #4
 80158ea:	d102      	bne.n	80158f2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80158ec:	4b25      	ldr	r3, [pc, #148]	; (8015984 <HAL_RCC_GetSysClockFreq+0x110>)
 80158ee:	61bb      	str	r3, [r7, #24]
 80158f0:	e004      	b.n	80158fc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80158f2:	693b      	ldr	r3, [r7, #16]
 80158f4:	2b08      	cmp	r3, #8
 80158f6:	d101      	bne.n	80158fc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80158f8:	4b23      	ldr	r3, [pc, #140]	; (8015988 <HAL_RCC_GetSysClockFreq+0x114>)
 80158fa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80158fc:	693b      	ldr	r3, [r7, #16]
 80158fe:	2b0c      	cmp	r3, #12
 8015900:	d134      	bne.n	801596c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8015902:	4b1e      	ldr	r3, [pc, #120]	; (801597c <HAL_RCC_GetSysClockFreq+0x108>)
 8015904:	68db      	ldr	r3, [r3, #12]
 8015906:	f003 0303 	and.w	r3, r3, #3
 801590a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 801590c:	68bb      	ldr	r3, [r7, #8]
 801590e:	2b02      	cmp	r3, #2
 8015910:	d003      	beq.n	801591a <HAL_RCC_GetSysClockFreq+0xa6>
 8015912:	68bb      	ldr	r3, [r7, #8]
 8015914:	2b03      	cmp	r3, #3
 8015916:	d003      	beq.n	8015920 <HAL_RCC_GetSysClockFreq+0xac>
 8015918:	e005      	b.n	8015926 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 801591a:	4b1a      	ldr	r3, [pc, #104]	; (8015984 <HAL_RCC_GetSysClockFreq+0x110>)
 801591c:	617b      	str	r3, [r7, #20]
      break;
 801591e:	e005      	b.n	801592c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8015920:	4b19      	ldr	r3, [pc, #100]	; (8015988 <HAL_RCC_GetSysClockFreq+0x114>)
 8015922:	617b      	str	r3, [r7, #20]
      break;
 8015924:	e002      	b.n	801592c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8015926:	69fb      	ldr	r3, [r7, #28]
 8015928:	617b      	str	r3, [r7, #20]
      break;
 801592a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 801592c:	4b13      	ldr	r3, [pc, #76]	; (801597c <HAL_RCC_GetSysClockFreq+0x108>)
 801592e:	68db      	ldr	r3, [r3, #12]
 8015930:	091b      	lsrs	r3, r3, #4
 8015932:	f003 0307 	and.w	r3, r3, #7
 8015936:	3301      	adds	r3, #1
 8015938:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 801593a:	4b10      	ldr	r3, [pc, #64]	; (801597c <HAL_RCC_GetSysClockFreq+0x108>)
 801593c:	68db      	ldr	r3, [r3, #12]
 801593e:	0a1b      	lsrs	r3, r3, #8
 8015940:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015944:	697a      	ldr	r2, [r7, #20]
 8015946:	fb02 f203 	mul.w	r2, r2, r3
 801594a:	687b      	ldr	r3, [r7, #4]
 801594c:	fbb2 f3f3 	udiv	r3, r2, r3
 8015950:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8015952:	4b0a      	ldr	r3, [pc, #40]	; (801597c <HAL_RCC_GetSysClockFreq+0x108>)
 8015954:	68db      	ldr	r3, [r3, #12]
 8015956:	0e5b      	lsrs	r3, r3, #25
 8015958:	f003 0303 	and.w	r3, r3, #3
 801595c:	3301      	adds	r3, #1
 801595e:	005b      	lsls	r3, r3, #1
 8015960:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8015962:	697a      	ldr	r2, [r7, #20]
 8015964:	683b      	ldr	r3, [r7, #0]
 8015966:	fbb2 f3f3 	udiv	r3, r2, r3
 801596a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 801596c:	69bb      	ldr	r3, [r7, #24]
}
 801596e:	4618      	mov	r0, r3
 8015970:	3724      	adds	r7, #36	; 0x24
 8015972:	46bd      	mov	sp, r7
 8015974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015978:	4770      	bx	lr
 801597a:	bf00      	nop
 801597c:	40021000 	.word	0x40021000
 8015980:	08019ed0 	.word	0x08019ed0
 8015984:	00f42400 	.word	0x00f42400
 8015988:	007a1200 	.word	0x007a1200

0801598c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 801598c:	b480      	push	{r7}
 801598e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8015990:	4b03      	ldr	r3, [pc, #12]	; (80159a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8015992:	681b      	ldr	r3, [r3, #0]
}
 8015994:	4618      	mov	r0, r3
 8015996:	46bd      	mov	sp, r7
 8015998:	f85d 7b04 	ldr.w	r7, [sp], #4
 801599c:	4770      	bx	lr
 801599e:	bf00      	nop
 80159a0:	20000004 	.word	0x20000004

080159a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80159a4:	b580      	push	{r7, lr}
 80159a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80159a8:	f7ff fff0 	bl	801598c <HAL_RCC_GetHCLKFreq>
 80159ac:	4602      	mov	r2, r0
 80159ae:	4b06      	ldr	r3, [pc, #24]	; (80159c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80159b0:	689b      	ldr	r3, [r3, #8]
 80159b2:	0a1b      	lsrs	r3, r3, #8
 80159b4:	f003 0307 	and.w	r3, r3, #7
 80159b8:	4904      	ldr	r1, [pc, #16]	; (80159cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80159ba:	5ccb      	ldrb	r3, [r1, r3]
 80159bc:	f003 031f 	and.w	r3, r3, #31
 80159c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80159c4:	4618      	mov	r0, r3
 80159c6:	bd80      	pop	{r7, pc}
 80159c8:	40021000 	.word	0x40021000
 80159cc:	08019ec8 	.word	0x08019ec8

080159d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80159d0:	b580      	push	{r7, lr}
 80159d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80159d4:	f7ff ffda 	bl	801598c <HAL_RCC_GetHCLKFreq>
 80159d8:	4602      	mov	r2, r0
 80159da:	4b06      	ldr	r3, [pc, #24]	; (80159f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80159dc:	689b      	ldr	r3, [r3, #8]
 80159de:	0adb      	lsrs	r3, r3, #11
 80159e0:	f003 0307 	and.w	r3, r3, #7
 80159e4:	4904      	ldr	r1, [pc, #16]	; (80159f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80159e6:	5ccb      	ldrb	r3, [r1, r3]
 80159e8:	f003 031f 	and.w	r3, r3, #31
 80159ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80159f0:	4618      	mov	r0, r3
 80159f2:	bd80      	pop	{r7, pc}
 80159f4:	40021000 	.word	0x40021000
 80159f8:	08019ec8 	.word	0x08019ec8

080159fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80159fc:	b580      	push	{r7, lr}
 80159fe:	b086      	sub	sp, #24
 8015a00:	af00      	add	r7, sp, #0
 8015a02:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8015a04:	2300      	movs	r3, #0
 8015a06:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8015a08:	4b2a      	ldr	r3, [pc, #168]	; (8015ab4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8015a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015a0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8015a10:	2b00      	cmp	r3, #0
 8015a12:	d003      	beq.n	8015a1c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8015a14:	f7ff fa02 	bl	8014e1c <HAL_PWREx_GetVoltageRange>
 8015a18:	6178      	str	r0, [r7, #20]
 8015a1a:	e014      	b.n	8015a46 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8015a1c:	4b25      	ldr	r3, [pc, #148]	; (8015ab4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8015a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015a20:	4a24      	ldr	r2, [pc, #144]	; (8015ab4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8015a22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8015a26:	6593      	str	r3, [r2, #88]	; 0x58
 8015a28:	4b22      	ldr	r3, [pc, #136]	; (8015ab4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8015a2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015a2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8015a30:	60fb      	str	r3, [r7, #12]
 8015a32:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8015a34:	f7ff f9f2 	bl	8014e1c <HAL_PWREx_GetVoltageRange>
 8015a38:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8015a3a:	4b1e      	ldr	r3, [pc, #120]	; (8015ab4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8015a3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015a3e:	4a1d      	ldr	r2, [pc, #116]	; (8015ab4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8015a40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8015a44:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8015a46:	697b      	ldr	r3, [r7, #20]
 8015a48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015a4c:	d10b      	bne.n	8015a66 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8015a4e:	687b      	ldr	r3, [r7, #4]
 8015a50:	2b80      	cmp	r3, #128	; 0x80
 8015a52:	d919      	bls.n	8015a88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	2ba0      	cmp	r3, #160	; 0xa0
 8015a58:	d902      	bls.n	8015a60 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8015a5a:	2302      	movs	r3, #2
 8015a5c:	613b      	str	r3, [r7, #16]
 8015a5e:	e013      	b.n	8015a88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8015a60:	2301      	movs	r3, #1
 8015a62:	613b      	str	r3, [r7, #16]
 8015a64:	e010      	b.n	8015a88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8015a66:	687b      	ldr	r3, [r7, #4]
 8015a68:	2b80      	cmp	r3, #128	; 0x80
 8015a6a:	d902      	bls.n	8015a72 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8015a6c:	2303      	movs	r3, #3
 8015a6e:	613b      	str	r3, [r7, #16]
 8015a70:	e00a      	b.n	8015a88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8015a72:	687b      	ldr	r3, [r7, #4]
 8015a74:	2b80      	cmp	r3, #128	; 0x80
 8015a76:	d102      	bne.n	8015a7e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8015a78:	2302      	movs	r3, #2
 8015a7a:	613b      	str	r3, [r7, #16]
 8015a7c:	e004      	b.n	8015a88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8015a7e:	687b      	ldr	r3, [r7, #4]
 8015a80:	2b70      	cmp	r3, #112	; 0x70
 8015a82:	d101      	bne.n	8015a88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8015a84:	2301      	movs	r3, #1
 8015a86:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8015a88:	4b0b      	ldr	r3, [pc, #44]	; (8015ab8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8015a8a:	681b      	ldr	r3, [r3, #0]
 8015a8c:	f023 0207 	bic.w	r2, r3, #7
 8015a90:	4909      	ldr	r1, [pc, #36]	; (8015ab8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8015a92:	693b      	ldr	r3, [r7, #16]
 8015a94:	4313      	orrs	r3, r2
 8015a96:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8015a98:	4b07      	ldr	r3, [pc, #28]	; (8015ab8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8015a9a:	681b      	ldr	r3, [r3, #0]
 8015a9c:	f003 0307 	and.w	r3, r3, #7
 8015aa0:	693a      	ldr	r2, [r7, #16]
 8015aa2:	429a      	cmp	r2, r3
 8015aa4:	d001      	beq.n	8015aaa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8015aa6:	2301      	movs	r3, #1
 8015aa8:	e000      	b.n	8015aac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8015aaa:	2300      	movs	r3, #0
}
 8015aac:	4618      	mov	r0, r3
 8015aae:	3718      	adds	r7, #24
 8015ab0:	46bd      	mov	sp, r7
 8015ab2:	bd80      	pop	{r7, pc}
 8015ab4:	40021000 	.word	0x40021000
 8015ab8:	40022000 	.word	0x40022000

08015abc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8015abc:	b580      	push	{r7, lr}
 8015abe:	b086      	sub	sp, #24
 8015ac0:	af00      	add	r7, sp, #0
 8015ac2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8015ac4:	2300      	movs	r3, #0
 8015ac6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8015ac8:	2300      	movs	r3, #0
 8015aca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8015acc:	687b      	ldr	r3, [r7, #4]
 8015ace:	681b      	ldr	r3, [r3, #0]
 8015ad0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8015ad4:	2b00      	cmp	r3, #0
 8015ad6:	d041      	beq.n	8015b5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8015ad8:	687b      	ldr	r3, [r7, #4]
 8015ada:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8015adc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8015ae0:	d02a      	beq.n	8015b38 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8015ae2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8015ae6:	d824      	bhi.n	8015b32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8015ae8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8015aec:	d008      	beq.n	8015b00 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8015aee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8015af2:	d81e      	bhi.n	8015b32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8015af4:	2b00      	cmp	r3, #0
 8015af6:	d00a      	beq.n	8015b0e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8015af8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8015afc:	d010      	beq.n	8015b20 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8015afe:	e018      	b.n	8015b32 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8015b00:	4b86      	ldr	r3, [pc, #536]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015b02:	68db      	ldr	r3, [r3, #12]
 8015b04:	4a85      	ldr	r2, [pc, #532]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015b06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8015b0a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8015b0c:	e015      	b.n	8015b3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	3304      	adds	r3, #4
 8015b12:	2100      	movs	r1, #0
 8015b14:	4618      	mov	r0, r3
 8015b16:	f000 fabb 	bl	8016090 <RCCEx_PLLSAI1_Config>
 8015b1a:	4603      	mov	r3, r0
 8015b1c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8015b1e:	e00c      	b.n	8015b3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8015b20:	687b      	ldr	r3, [r7, #4]
 8015b22:	3320      	adds	r3, #32
 8015b24:	2100      	movs	r1, #0
 8015b26:	4618      	mov	r0, r3
 8015b28:	f000 fba6 	bl	8016278 <RCCEx_PLLSAI2_Config>
 8015b2c:	4603      	mov	r3, r0
 8015b2e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8015b30:	e003      	b.n	8015b3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8015b32:	2301      	movs	r3, #1
 8015b34:	74fb      	strb	r3, [r7, #19]
      break;
 8015b36:	e000      	b.n	8015b3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8015b38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8015b3a:	7cfb      	ldrb	r3, [r7, #19]
 8015b3c:	2b00      	cmp	r3, #0
 8015b3e:	d10b      	bne.n	8015b58 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8015b40:	4b76      	ldr	r3, [pc, #472]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015b46:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8015b4a:	687b      	ldr	r3, [r7, #4]
 8015b4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8015b4e:	4973      	ldr	r1, [pc, #460]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015b50:	4313      	orrs	r3, r2
 8015b52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8015b56:	e001      	b.n	8015b5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015b58:	7cfb      	ldrb	r3, [r7, #19]
 8015b5a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8015b5c:	687b      	ldr	r3, [r7, #4]
 8015b5e:	681b      	ldr	r3, [r3, #0]
 8015b60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8015b64:	2b00      	cmp	r3, #0
 8015b66:	d041      	beq.n	8015bec <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8015b68:	687b      	ldr	r3, [r7, #4]
 8015b6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015b6c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8015b70:	d02a      	beq.n	8015bc8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8015b72:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8015b76:	d824      	bhi.n	8015bc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8015b78:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8015b7c:	d008      	beq.n	8015b90 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8015b7e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8015b82:	d81e      	bhi.n	8015bc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8015b84:	2b00      	cmp	r3, #0
 8015b86:	d00a      	beq.n	8015b9e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8015b88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8015b8c:	d010      	beq.n	8015bb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8015b8e:	e018      	b.n	8015bc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8015b90:	4b62      	ldr	r3, [pc, #392]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015b92:	68db      	ldr	r3, [r3, #12]
 8015b94:	4a61      	ldr	r2, [pc, #388]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015b96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8015b9a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8015b9c:	e015      	b.n	8015bca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8015b9e:	687b      	ldr	r3, [r7, #4]
 8015ba0:	3304      	adds	r3, #4
 8015ba2:	2100      	movs	r1, #0
 8015ba4:	4618      	mov	r0, r3
 8015ba6:	f000 fa73 	bl	8016090 <RCCEx_PLLSAI1_Config>
 8015baa:	4603      	mov	r3, r0
 8015bac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8015bae:	e00c      	b.n	8015bca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8015bb0:	687b      	ldr	r3, [r7, #4]
 8015bb2:	3320      	adds	r3, #32
 8015bb4:	2100      	movs	r1, #0
 8015bb6:	4618      	mov	r0, r3
 8015bb8:	f000 fb5e 	bl	8016278 <RCCEx_PLLSAI2_Config>
 8015bbc:	4603      	mov	r3, r0
 8015bbe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8015bc0:	e003      	b.n	8015bca <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8015bc2:	2301      	movs	r3, #1
 8015bc4:	74fb      	strb	r3, [r7, #19]
      break;
 8015bc6:	e000      	b.n	8015bca <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8015bc8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8015bca:	7cfb      	ldrb	r3, [r7, #19]
 8015bcc:	2b00      	cmp	r3, #0
 8015bce:	d10b      	bne.n	8015be8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8015bd0:	4b52      	ldr	r3, [pc, #328]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015bd6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8015bda:	687b      	ldr	r3, [r7, #4]
 8015bdc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015bde:	494f      	ldr	r1, [pc, #316]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015be0:	4313      	orrs	r3, r2
 8015be2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8015be6:	e001      	b.n	8015bec <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015be8:	7cfb      	ldrb	r3, [r7, #19]
 8015bea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8015bec:	687b      	ldr	r3, [r7, #4]
 8015bee:	681b      	ldr	r3, [r3, #0]
 8015bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8015bf4:	2b00      	cmp	r3, #0
 8015bf6:	f000 80a0 	beq.w	8015d3a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8015bfa:	2300      	movs	r3, #0
 8015bfc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8015bfe:	4b47      	ldr	r3, [pc, #284]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8015c06:	2b00      	cmp	r3, #0
 8015c08:	d101      	bne.n	8015c0e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8015c0a:	2301      	movs	r3, #1
 8015c0c:	e000      	b.n	8015c10 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8015c0e:	2300      	movs	r3, #0
 8015c10:	2b00      	cmp	r3, #0
 8015c12:	d00d      	beq.n	8015c30 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8015c14:	4b41      	ldr	r3, [pc, #260]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015c16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015c18:	4a40      	ldr	r2, [pc, #256]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015c1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8015c1e:	6593      	str	r3, [r2, #88]	; 0x58
 8015c20:	4b3e      	ldr	r3, [pc, #248]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015c24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8015c28:	60bb      	str	r3, [r7, #8]
 8015c2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8015c2c:	2301      	movs	r3, #1
 8015c2e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8015c30:	4b3b      	ldr	r3, [pc, #236]	; (8015d20 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8015c32:	681b      	ldr	r3, [r3, #0]
 8015c34:	4a3a      	ldr	r2, [pc, #232]	; (8015d20 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8015c36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8015c3a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8015c3c:	f7fc ff6c 	bl	8012b18 <HAL_GetTick>
 8015c40:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8015c42:	e009      	b.n	8015c58 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8015c44:	f7fc ff68 	bl	8012b18 <HAL_GetTick>
 8015c48:	4602      	mov	r2, r0
 8015c4a:	68fb      	ldr	r3, [r7, #12]
 8015c4c:	1ad3      	subs	r3, r2, r3
 8015c4e:	2b02      	cmp	r3, #2
 8015c50:	d902      	bls.n	8015c58 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8015c52:	2303      	movs	r3, #3
 8015c54:	74fb      	strb	r3, [r7, #19]
        break;
 8015c56:	e005      	b.n	8015c64 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8015c58:	4b31      	ldr	r3, [pc, #196]	; (8015d20 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8015c5a:	681b      	ldr	r3, [r3, #0]
 8015c5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8015c60:	2b00      	cmp	r3, #0
 8015c62:	d0ef      	beq.n	8015c44 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8015c64:	7cfb      	ldrb	r3, [r7, #19]
 8015c66:	2b00      	cmp	r3, #0
 8015c68:	d15c      	bne.n	8015d24 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8015c6a:	4b2c      	ldr	r3, [pc, #176]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015c70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8015c74:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8015c76:	697b      	ldr	r3, [r7, #20]
 8015c78:	2b00      	cmp	r3, #0
 8015c7a:	d01f      	beq.n	8015cbc <HAL_RCCEx_PeriphCLKConfig+0x200>
 8015c7c:	687b      	ldr	r3, [r7, #4]
 8015c7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8015c82:	697a      	ldr	r2, [r7, #20]
 8015c84:	429a      	cmp	r2, r3
 8015c86:	d019      	beq.n	8015cbc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8015c88:	4b24      	ldr	r3, [pc, #144]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015c8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8015c92:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8015c94:	4b21      	ldr	r3, [pc, #132]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015c9a:	4a20      	ldr	r2, [pc, #128]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015c9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8015ca0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8015ca4:	4b1d      	ldr	r3, [pc, #116]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015caa:	4a1c      	ldr	r2, [pc, #112]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015cac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8015cb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8015cb4:	4a19      	ldr	r2, [pc, #100]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015cb6:	697b      	ldr	r3, [r7, #20]
 8015cb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8015cbc:	697b      	ldr	r3, [r7, #20]
 8015cbe:	f003 0301 	and.w	r3, r3, #1
 8015cc2:	2b00      	cmp	r3, #0
 8015cc4:	d016      	beq.n	8015cf4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015cc6:	f7fc ff27 	bl	8012b18 <HAL_GetTick>
 8015cca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8015ccc:	e00b      	b.n	8015ce6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8015cce:	f7fc ff23 	bl	8012b18 <HAL_GetTick>
 8015cd2:	4602      	mov	r2, r0
 8015cd4:	68fb      	ldr	r3, [r7, #12]
 8015cd6:	1ad3      	subs	r3, r2, r3
 8015cd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8015cdc:	4293      	cmp	r3, r2
 8015cde:	d902      	bls.n	8015ce6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8015ce0:	2303      	movs	r3, #3
 8015ce2:	74fb      	strb	r3, [r7, #19]
            break;
 8015ce4:	e006      	b.n	8015cf4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8015ce6:	4b0d      	ldr	r3, [pc, #52]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015ce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015cec:	f003 0302 	and.w	r3, r3, #2
 8015cf0:	2b00      	cmp	r3, #0
 8015cf2:	d0ec      	beq.n	8015cce <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8015cf4:	7cfb      	ldrb	r3, [r7, #19]
 8015cf6:	2b00      	cmp	r3, #0
 8015cf8:	d10c      	bne.n	8015d14 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8015cfa:	4b08      	ldr	r3, [pc, #32]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015d00:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8015d04:	687b      	ldr	r3, [r7, #4]
 8015d06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8015d0a:	4904      	ldr	r1, [pc, #16]	; (8015d1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8015d0c:	4313      	orrs	r3, r2
 8015d0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8015d12:	e009      	b.n	8015d28 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8015d14:	7cfb      	ldrb	r3, [r7, #19]
 8015d16:	74bb      	strb	r3, [r7, #18]
 8015d18:	e006      	b.n	8015d28 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8015d1a:	bf00      	nop
 8015d1c:	40021000 	.word	0x40021000
 8015d20:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015d24:	7cfb      	ldrb	r3, [r7, #19]
 8015d26:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8015d28:	7c7b      	ldrb	r3, [r7, #17]
 8015d2a:	2b01      	cmp	r3, #1
 8015d2c:	d105      	bne.n	8015d3a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8015d2e:	4b9e      	ldr	r3, [pc, #632]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015d32:	4a9d      	ldr	r2, [pc, #628]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015d34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8015d38:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8015d3a:	687b      	ldr	r3, [r7, #4]
 8015d3c:	681b      	ldr	r3, [r3, #0]
 8015d3e:	f003 0301 	and.w	r3, r3, #1
 8015d42:	2b00      	cmp	r3, #0
 8015d44:	d00a      	beq.n	8015d5c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8015d46:	4b98      	ldr	r3, [pc, #608]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015d4c:	f023 0203 	bic.w	r2, r3, #3
 8015d50:	687b      	ldr	r3, [r7, #4]
 8015d52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015d54:	4994      	ldr	r1, [pc, #592]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015d56:	4313      	orrs	r3, r2
 8015d58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8015d5c:	687b      	ldr	r3, [r7, #4]
 8015d5e:	681b      	ldr	r3, [r3, #0]
 8015d60:	f003 0302 	and.w	r3, r3, #2
 8015d64:	2b00      	cmp	r3, #0
 8015d66:	d00a      	beq.n	8015d7e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8015d68:	4b8f      	ldr	r3, [pc, #572]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015d6e:	f023 020c 	bic.w	r2, r3, #12
 8015d72:	687b      	ldr	r3, [r7, #4]
 8015d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015d76:	498c      	ldr	r1, [pc, #560]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015d78:	4313      	orrs	r3, r2
 8015d7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8015d7e:	687b      	ldr	r3, [r7, #4]
 8015d80:	681b      	ldr	r3, [r3, #0]
 8015d82:	f003 0304 	and.w	r3, r3, #4
 8015d86:	2b00      	cmp	r3, #0
 8015d88:	d00a      	beq.n	8015da0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8015d8a:	4b87      	ldr	r3, [pc, #540]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015d90:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8015d94:	687b      	ldr	r3, [r7, #4]
 8015d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015d98:	4983      	ldr	r1, [pc, #524]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015d9a:	4313      	orrs	r3, r2
 8015d9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	681b      	ldr	r3, [r3, #0]
 8015da4:	f003 0308 	and.w	r3, r3, #8
 8015da8:	2b00      	cmp	r3, #0
 8015daa:	d00a      	beq.n	8015dc2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8015dac:	4b7e      	ldr	r3, [pc, #504]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015db2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8015db6:	687b      	ldr	r3, [r7, #4]
 8015db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015dba:	497b      	ldr	r1, [pc, #492]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015dbc:	4313      	orrs	r3, r2
 8015dbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8015dc2:	687b      	ldr	r3, [r7, #4]
 8015dc4:	681b      	ldr	r3, [r3, #0]
 8015dc6:	f003 0310 	and.w	r3, r3, #16
 8015dca:	2b00      	cmp	r3, #0
 8015dcc:	d00a      	beq.n	8015de4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8015dce:	4b76      	ldr	r3, [pc, #472]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015dd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015dd4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8015dd8:	687b      	ldr	r3, [r7, #4]
 8015dda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8015ddc:	4972      	ldr	r1, [pc, #456]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015dde:	4313      	orrs	r3, r2
 8015de0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	681b      	ldr	r3, [r3, #0]
 8015de8:	f003 0320 	and.w	r3, r3, #32
 8015dec:	2b00      	cmp	r3, #0
 8015dee:	d00a      	beq.n	8015e06 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8015df0:	4b6d      	ldr	r3, [pc, #436]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015df6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8015dfe:	496a      	ldr	r1, [pc, #424]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015e00:	4313      	orrs	r3, r2
 8015e02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8015e06:	687b      	ldr	r3, [r7, #4]
 8015e08:	681b      	ldr	r3, [r3, #0]
 8015e0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8015e0e:	2b00      	cmp	r3, #0
 8015e10:	d00a      	beq.n	8015e28 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8015e12:	4b65      	ldr	r3, [pc, #404]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015e18:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8015e1c:	687b      	ldr	r3, [r7, #4]
 8015e1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015e20:	4961      	ldr	r1, [pc, #388]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015e22:	4313      	orrs	r3, r2
 8015e24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8015e28:	687b      	ldr	r3, [r7, #4]
 8015e2a:	681b      	ldr	r3, [r3, #0]
 8015e2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8015e30:	2b00      	cmp	r3, #0
 8015e32:	d00a      	beq.n	8015e4a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8015e34:	4b5c      	ldr	r3, [pc, #368]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015e3a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8015e3e:	687b      	ldr	r3, [r7, #4]
 8015e40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8015e42:	4959      	ldr	r1, [pc, #356]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015e44:	4313      	orrs	r3, r2
 8015e46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8015e4a:	687b      	ldr	r3, [r7, #4]
 8015e4c:	681b      	ldr	r3, [r3, #0]
 8015e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015e52:	2b00      	cmp	r3, #0
 8015e54:	d00a      	beq.n	8015e6c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8015e56:	4b54      	ldr	r3, [pc, #336]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015e5c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015e64:	4950      	ldr	r1, [pc, #320]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015e66:	4313      	orrs	r3, r2
 8015e68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	681b      	ldr	r3, [r3, #0]
 8015e70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015e74:	2b00      	cmp	r3, #0
 8015e76:	d00a      	beq.n	8015e8e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8015e78:	4b4b      	ldr	r3, [pc, #300]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015e7e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8015e82:	687b      	ldr	r3, [r7, #4]
 8015e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015e86:	4948      	ldr	r1, [pc, #288]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015e88:	4313      	orrs	r3, r2
 8015e8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8015e8e:	687b      	ldr	r3, [r7, #4]
 8015e90:	681b      	ldr	r3, [r3, #0]
 8015e92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8015e96:	2b00      	cmp	r3, #0
 8015e98:	d00a      	beq.n	8015eb0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8015e9a:	4b43      	ldr	r3, [pc, #268]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015ea0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8015ea4:	687b      	ldr	r3, [r7, #4]
 8015ea6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015ea8:	493f      	ldr	r1, [pc, #252]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015eaa:	4313      	orrs	r3, r2
 8015eac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8015eb0:	687b      	ldr	r3, [r7, #4]
 8015eb2:	681b      	ldr	r3, [r3, #0]
 8015eb4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8015eb8:	2b00      	cmp	r3, #0
 8015eba:	d028      	beq.n	8015f0e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8015ebc:	4b3a      	ldr	r3, [pc, #232]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015ec2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015eca:	4937      	ldr	r1, [pc, #220]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015ecc:	4313      	orrs	r3, r2
 8015ece:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8015ed2:	687b      	ldr	r3, [r7, #4]
 8015ed4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015ed6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8015eda:	d106      	bne.n	8015eea <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8015edc:	4b32      	ldr	r3, [pc, #200]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015ede:	68db      	ldr	r3, [r3, #12]
 8015ee0:	4a31      	ldr	r2, [pc, #196]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015ee2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015ee6:	60d3      	str	r3, [r2, #12]
 8015ee8:	e011      	b.n	8015f0e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8015eea:	687b      	ldr	r3, [r7, #4]
 8015eec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015eee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8015ef2:	d10c      	bne.n	8015f0e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	3304      	adds	r3, #4
 8015ef8:	2101      	movs	r1, #1
 8015efa:	4618      	mov	r0, r3
 8015efc:	f000 f8c8 	bl	8016090 <RCCEx_PLLSAI1_Config>
 8015f00:	4603      	mov	r3, r0
 8015f02:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8015f04:	7cfb      	ldrb	r3, [r7, #19]
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	d001      	beq.n	8015f0e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8015f0a:	7cfb      	ldrb	r3, [r7, #19]
 8015f0c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8015f0e:	687b      	ldr	r3, [r7, #4]
 8015f10:	681b      	ldr	r3, [r3, #0]
 8015f12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8015f16:	2b00      	cmp	r3, #0
 8015f18:	d028      	beq.n	8015f6c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8015f1a:	4b23      	ldr	r3, [pc, #140]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015f20:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8015f24:	687b      	ldr	r3, [r7, #4]
 8015f26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015f28:	491f      	ldr	r1, [pc, #124]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015f2a:	4313      	orrs	r3, r2
 8015f2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8015f30:	687b      	ldr	r3, [r7, #4]
 8015f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015f34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8015f38:	d106      	bne.n	8015f48 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8015f3a:	4b1b      	ldr	r3, [pc, #108]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015f3c:	68db      	ldr	r3, [r3, #12]
 8015f3e:	4a1a      	ldr	r2, [pc, #104]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015f40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015f44:	60d3      	str	r3, [r2, #12]
 8015f46:	e011      	b.n	8015f6c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8015f48:	687b      	ldr	r3, [r7, #4]
 8015f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015f4c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8015f50:	d10c      	bne.n	8015f6c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8015f52:	687b      	ldr	r3, [r7, #4]
 8015f54:	3304      	adds	r3, #4
 8015f56:	2101      	movs	r1, #1
 8015f58:	4618      	mov	r0, r3
 8015f5a:	f000 f899 	bl	8016090 <RCCEx_PLLSAI1_Config>
 8015f5e:	4603      	mov	r3, r0
 8015f60:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8015f62:	7cfb      	ldrb	r3, [r7, #19]
 8015f64:	2b00      	cmp	r3, #0
 8015f66:	d001      	beq.n	8015f6c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8015f68:	7cfb      	ldrb	r3, [r7, #19]
 8015f6a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	681b      	ldr	r3, [r3, #0]
 8015f70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8015f74:	2b00      	cmp	r3, #0
 8015f76:	d02b      	beq.n	8015fd0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8015f78:	4b0b      	ldr	r3, [pc, #44]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015f7e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8015f82:	687b      	ldr	r3, [r7, #4]
 8015f84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015f86:	4908      	ldr	r1, [pc, #32]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015f88:	4313      	orrs	r3, r2
 8015f8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8015f8e:	687b      	ldr	r3, [r7, #4]
 8015f90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015f92:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8015f96:	d109      	bne.n	8015fac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8015f98:	4b03      	ldr	r3, [pc, #12]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015f9a:	68db      	ldr	r3, [r3, #12]
 8015f9c:	4a02      	ldr	r2, [pc, #8]	; (8015fa8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8015f9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015fa2:	60d3      	str	r3, [r2, #12]
 8015fa4:	e014      	b.n	8015fd0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8015fa6:	bf00      	nop
 8015fa8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8015fac:	687b      	ldr	r3, [r7, #4]
 8015fae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015fb0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8015fb4:	d10c      	bne.n	8015fd0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	3304      	adds	r3, #4
 8015fba:	2101      	movs	r1, #1
 8015fbc:	4618      	mov	r0, r3
 8015fbe:	f000 f867 	bl	8016090 <RCCEx_PLLSAI1_Config>
 8015fc2:	4603      	mov	r3, r0
 8015fc4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8015fc6:	7cfb      	ldrb	r3, [r7, #19]
 8015fc8:	2b00      	cmp	r3, #0
 8015fca:	d001      	beq.n	8015fd0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8015fcc:	7cfb      	ldrb	r3, [r7, #19]
 8015fce:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8015fd0:	687b      	ldr	r3, [r7, #4]
 8015fd2:	681b      	ldr	r3, [r3, #0]
 8015fd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8015fd8:	2b00      	cmp	r3, #0
 8015fda:	d02f      	beq.n	801603c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8015fdc:	4b2b      	ldr	r3, [pc, #172]	; (801608c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8015fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015fe2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8015fe6:	687b      	ldr	r3, [r7, #4]
 8015fe8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015fea:	4928      	ldr	r1, [pc, #160]	; (801608c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8015fec:	4313      	orrs	r3, r2
 8015fee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015ff6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8015ffa:	d10d      	bne.n	8016018 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8015ffc:	687b      	ldr	r3, [r7, #4]
 8015ffe:	3304      	adds	r3, #4
 8016000:	2102      	movs	r1, #2
 8016002:	4618      	mov	r0, r3
 8016004:	f000 f844 	bl	8016090 <RCCEx_PLLSAI1_Config>
 8016008:	4603      	mov	r3, r0
 801600a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 801600c:	7cfb      	ldrb	r3, [r7, #19]
 801600e:	2b00      	cmp	r3, #0
 8016010:	d014      	beq.n	801603c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8016012:	7cfb      	ldrb	r3, [r7, #19]
 8016014:	74bb      	strb	r3, [r7, #18]
 8016016:	e011      	b.n	801603c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8016018:	687b      	ldr	r3, [r7, #4]
 801601a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801601c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8016020:	d10c      	bne.n	801603c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8016022:	687b      	ldr	r3, [r7, #4]
 8016024:	3320      	adds	r3, #32
 8016026:	2102      	movs	r1, #2
 8016028:	4618      	mov	r0, r3
 801602a:	f000 f925 	bl	8016278 <RCCEx_PLLSAI2_Config>
 801602e:	4603      	mov	r3, r0
 8016030:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8016032:	7cfb      	ldrb	r3, [r7, #19]
 8016034:	2b00      	cmp	r3, #0
 8016036:	d001      	beq.n	801603c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8016038:	7cfb      	ldrb	r3, [r7, #19]
 801603a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 801603c:	687b      	ldr	r3, [r7, #4]
 801603e:	681b      	ldr	r3, [r3, #0]
 8016040:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8016044:	2b00      	cmp	r3, #0
 8016046:	d00a      	beq.n	801605e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8016048:	4b10      	ldr	r3, [pc, #64]	; (801608c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 801604a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801604e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8016052:	687b      	ldr	r3, [r7, #4]
 8016054:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016056:	490d      	ldr	r1, [pc, #52]	; (801608c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8016058:	4313      	orrs	r3, r2
 801605a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 801605e:	687b      	ldr	r3, [r7, #4]
 8016060:	681b      	ldr	r3, [r3, #0]
 8016062:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8016066:	2b00      	cmp	r3, #0
 8016068:	d00b      	beq.n	8016082 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 801606a:	4b08      	ldr	r3, [pc, #32]	; (801608c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 801606c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8016070:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8016074:	687b      	ldr	r3, [r7, #4]
 8016076:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801607a:	4904      	ldr	r1, [pc, #16]	; (801608c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 801607c:	4313      	orrs	r3, r2
 801607e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8016082:	7cbb      	ldrb	r3, [r7, #18]
}
 8016084:	4618      	mov	r0, r3
 8016086:	3718      	adds	r7, #24
 8016088:	46bd      	mov	sp, r7
 801608a:	bd80      	pop	{r7, pc}
 801608c:	40021000 	.word	0x40021000

08016090 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8016090:	b580      	push	{r7, lr}
 8016092:	b084      	sub	sp, #16
 8016094:	af00      	add	r7, sp, #0
 8016096:	6078      	str	r0, [r7, #4]
 8016098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801609a:	2300      	movs	r3, #0
 801609c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 801609e:	4b75      	ldr	r3, [pc, #468]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 80160a0:	68db      	ldr	r3, [r3, #12]
 80160a2:	f003 0303 	and.w	r3, r3, #3
 80160a6:	2b00      	cmp	r3, #0
 80160a8:	d018      	beq.n	80160dc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80160aa:	4b72      	ldr	r3, [pc, #456]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 80160ac:	68db      	ldr	r3, [r3, #12]
 80160ae:	f003 0203 	and.w	r2, r3, #3
 80160b2:	687b      	ldr	r3, [r7, #4]
 80160b4:	681b      	ldr	r3, [r3, #0]
 80160b6:	429a      	cmp	r2, r3
 80160b8:	d10d      	bne.n	80160d6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80160ba:	687b      	ldr	r3, [r7, #4]
 80160bc:	681b      	ldr	r3, [r3, #0]
       ||
 80160be:	2b00      	cmp	r3, #0
 80160c0:	d009      	beq.n	80160d6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80160c2:	4b6c      	ldr	r3, [pc, #432]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 80160c4:	68db      	ldr	r3, [r3, #12]
 80160c6:	091b      	lsrs	r3, r3, #4
 80160c8:	f003 0307 	and.w	r3, r3, #7
 80160cc:	1c5a      	adds	r2, r3, #1
 80160ce:	687b      	ldr	r3, [r7, #4]
 80160d0:	685b      	ldr	r3, [r3, #4]
       ||
 80160d2:	429a      	cmp	r2, r3
 80160d4:	d047      	beq.n	8016166 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80160d6:	2301      	movs	r3, #1
 80160d8:	73fb      	strb	r3, [r7, #15]
 80160da:	e044      	b.n	8016166 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80160dc:	687b      	ldr	r3, [r7, #4]
 80160de:	681b      	ldr	r3, [r3, #0]
 80160e0:	2b03      	cmp	r3, #3
 80160e2:	d018      	beq.n	8016116 <RCCEx_PLLSAI1_Config+0x86>
 80160e4:	2b03      	cmp	r3, #3
 80160e6:	d825      	bhi.n	8016134 <RCCEx_PLLSAI1_Config+0xa4>
 80160e8:	2b01      	cmp	r3, #1
 80160ea:	d002      	beq.n	80160f2 <RCCEx_PLLSAI1_Config+0x62>
 80160ec:	2b02      	cmp	r3, #2
 80160ee:	d009      	beq.n	8016104 <RCCEx_PLLSAI1_Config+0x74>
 80160f0:	e020      	b.n	8016134 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80160f2:	4b60      	ldr	r3, [pc, #384]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 80160f4:	681b      	ldr	r3, [r3, #0]
 80160f6:	f003 0302 	and.w	r3, r3, #2
 80160fa:	2b00      	cmp	r3, #0
 80160fc:	d11d      	bne.n	801613a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80160fe:	2301      	movs	r3, #1
 8016100:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8016102:	e01a      	b.n	801613a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8016104:	4b5b      	ldr	r3, [pc, #364]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 8016106:	681b      	ldr	r3, [r3, #0]
 8016108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801610c:	2b00      	cmp	r3, #0
 801610e:	d116      	bne.n	801613e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8016110:	2301      	movs	r3, #1
 8016112:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8016114:	e013      	b.n	801613e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8016116:	4b57      	ldr	r3, [pc, #348]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 8016118:	681b      	ldr	r3, [r3, #0]
 801611a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801611e:	2b00      	cmp	r3, #0
 8016120:	d10f      	bne.n	8016142 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8016122:	4b54      	ldr	r3, [pc, #336]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 8016124:	681b      	ldr	r3, [r3, #0]
 8016126:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801612a:	2b00      	cmp	r3, #0
 801612c:	d109      	bne.n	8016142 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 801612e:	2301      	movs	r3, #1
 8016130:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8016132:	e006      	b.n	8016142 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8016134:	2301      	movs	r3, #1
 8016136:	73fb      	strb	r3, [r7, #15]
      break;
 8016138:	e004      	b.n	8016144 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 801613a:	bf00      	nop
 801613c:	e002      	b.n	8016144 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 801613e:	bf00      	nop
 8016140:	e000      	b.n	8016144 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8016142:	bf00      	nop
    }

    if(status == HAL_OK)
 8016144:	7bfb      	ldrb	r3, [r7, #15]
 8016146:	2b00      	cmp	r3, #0
 8016148:	d10d      	bne.n	8016166 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 801614a:	4b4a      	ldr	r3, [pc, #296]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 801614c:	68db      	ldr	r3, [r3, #12]
 801614e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8016152:	687b      	ldr	r3, [r7, #4]
 8016154:	6819      	ldr	r1, [r3, #0]
 8016156:	687b      	ldr	r3, [r7, #4]
 8016158:	685b      	ldr	r3, [r3, #4]
 801615a:	3b01      	subs	r3, #1
 801615c:	011b      	lsls	r3, r3, #4
 801615e:	430b      	orrs	r3, r1
 8016160:	4944      	ldr	r1, [pc, #272]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 8016162:	4313      	orrs	r3, r2
 8016164:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8016166:	7bfb      	ldrb	r3, [r7, #15]
 8016168:	2b00      	cmp	r3, #0
 801616a:	d17d      	bne.n	8016268 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 801616c:	4b41      	ldr	r3, [pc, #260]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 801616e:	681b      	ldr	r3, [r3, #0]
 8016170:	4a40      	ldr	r2, [pc, #256]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 8016172:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8016176:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8016178:	f7fc fcce 	bl	8012b18 <HAL_GetTick>
 801617c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 801617e:	e009      	b.n	8016194 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8016180:	f7fc fcca 	bl	8012b18 <HAL_GetTick>
 8016184:	4602      	mov	r2, r0
 8016186:	68bb      	ldr	r3, [r7, #8]
 8016188:	1ad3      	subs	r3, r2, r3
 801618a:	2b02      	cmp	r3, #2
 801618c:	d902      	bls.n	8016194 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 801618e:	2303      	movs	r3, #3
 8016190:	73fb      	strb	r3, [r7, #15]
        break;
 8016192:	e005      	b.n	80161a0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8016194:	4b37      	ldr	r3, [pc, #220]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 8016196:	681b      	ldr	r3, [r3, #0]
 8016198:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801619c:	2b00      	cmp	r3, #0
 801619e:	d1ef      	bne.n	8016180 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80161a0:	7bfb      	ldrb	r3, [r7, #15]
 80161a2:	2b00      	cmp	r3, #0
 80161a4:	d160      	bne.n	8016268 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80161a6:	683b      	ldr	r3, [r7, #0]
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	d111      	bne.n	80161d0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80161ac:	4b31      	ldr	r3, [pc, #196]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 80161ae:	691b      	ldr	r3, [r3, #16]
 80161b0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80161b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80161b8:	687a      	ldr	r2, [r7, #4]
 80161ba:	6892      	ldr	r2, [r2, #8]
 80161bc:	0211      	lsls	r1, r2, #8
 80161be:	687a      	ldr	r2, [r7, #4]
 80161c0:	68d2      	ldr	r2, [r2, #12]
 80161c2:	0912      	lsrs	r2, r2, #4
 80161c4:	0452      	lsls	r2, r2, #17
 80161c6:	430a      	orrs	r2, r1
 80161c8:	492a      	ldr	r1, [pc, #168]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 80161ca:	4313      	orrs	r3, r2
 80161cc:	610b      	str	r3, [r1, #16]
 80161ce:	e027      	b.n	8016220 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80161d0:	683b      	ldr	r3, [r7, #0]
 80161d2:	2b01      	cmp	r3, #1
 80161d4:	d112      	bne.n	80161fc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80161d6:	4b27      	ldr	r3, [pc, #156]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 80161d8:	691b      	ldr	r3, [r3, #16]
 80161da:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80161de:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80161e2:	687a      	ldr	r2, [r7, #4]
 80161e4:	6892      	ldr	r2, [r2, #8]
 80161e6:	0211      	lsls	r1, r2, #8
 80161e8:	687a      	ldr	r2, [r7, #4]
 80161ea:	6912      	ldr	r2, [r2, #16]
 80161ec:	0852      	lsrs	r2, r2, #1
 80161ee:	3a01      	subs	r2, #1
 80161f0:	0552      	lsls	r2, r2, #21
 80161f2:	430a      	orrs	r2, r1
 80161f4:	491f      	ldr	r1, [pc, #124]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 80161f6:	4313      	orrs	r3, r2
 80161f8:	610b      	str	r3, [r1, #16]
 80161fa:	e011      	b.n	8016220 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80161fc:	4b1d      	ldr	r3, [pc, #116]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 80161fe:	691b      	ldr	r3, [r3, #16]
 8016200:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8016204:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8016208:	687a      	ldr	r2, [r7, #4]
 801620a:	6892      	ldr	r2, [r2, #8]
 801620c:	0211      	lsls	r1, r2, #8
 801620e:	687a      	ldr	r2, [r7, #4]
 8016210:	6952      	ldr	r2, [r2, #20]
 8016212:	0852      	lsrs	r2, r2, #1
 8016214:	3a01      	subs	r2, #1
 8016216:	0652      	lsls	r2, r2, #25
 8016218:	430a      	orrs	r2, r1
 801621a:	4916      	ldr	r1, [pc, #88]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 801621c:	4313      	orrs	r3, r2
 801621e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8016220:	4b14      	ldr	r3, [pc, #80]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 8016222:	681b      	ldr	r3, [r3, #0]
 8016224:	4a13      	ldr	r2, [pc, #76]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 8016226:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 801622a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801622c:	f7fc fc74 	bl	8012b18 <HAL_GetTick>
 8016230:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8016232:	e009      	b.n	8016248 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8016234:	f7fc fc70 	bl	8012b18 <HAL_GetTick>
 8016238:	4602      	mov	r2, r0
 801623a:	68bb      	ldr	r3, [r7, #8]
 801623c:	1ad3      	subs	r3, r2, r3
 801623e:	2b02      	cmp	r3, #2
 8016240:	d902      	bls.n	8016248 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8016242:	2303      	movs	r3, #3
 8016244:	73fb      	strb	r3, [r7, #15]
          break;
 8016246:	e005      	b.n	8016254 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8016248:	4b0a      	ldr	r3, [pc, #40]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 801624a:	681b      	ldr	r3, [r3, #0]
 801624c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8016250:	2b00      	cmp	r3, #0
 8016252:	d0ef      	beq.n	8016234 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8016254:	7bfb      	ldrb	r3, [r7, #15]
 8016256:	2b00      	cmp	r3, #0
 8016258:	d106      	bne.n	8016268 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 801625a:	4b06      	ldr	r3, [pc, #24]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 801625c:	691a      	ldr	r2, [r3, #16]
 801625e:	687b      	ldr	r3, [r7, #4]
 8016260:	699b      	ldr	r3, [r3, #24]
 8016262:	4904      	ldr	r1, [pc, #16]	; (8016274 <RCCEx_PLLSAI1_Config+0x1e4>)
 8016264:	4313      	orrs	r3, r2
 8016266:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8016268:	7bfb      	ldrb	r3, [r7, #15]
}
 801626a:	4618      	mov	r0, r3
 801626c:	3710      	adds	r7, #16
 801626e:	46bd      	mov	sp, r7
 8016270:	bd80      	pop	{r7, pc}
 8016272:	bf00      	nop
 8016274:	40021000 	.word	0x40021000

08016278 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8016278:	b580      	push	{r7, lr}
 801627a:	b084      	sub	sp, #16
 801627c:	af00      	add	r7, sp, #0
 801627e:	6078      	str	r0, [r7, #4]
 8016280:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8016282:	2300      	movs	r3, #0
 8016284:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8016286:	4b6a      	ldr	r3, [pc, #424]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 8016288:	68db      	ldr	r3, [r3, #12]
 801628a:	f003 0303 	and.w	r3, r3, #3
 801628e:	2b00      	cmp	r3, #0
 8016290:	d018      	beq.n	80162c4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8016292:	4b67      	ldr	r3, [pc, #412]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 8016294:	68db      	ldr	r3, [r3, #12]
 8016296:	f003 0203 	and.w	r2, r3, #3
 801629a:	687b      	ldr	r3, [r7, #4]
 801629c:	681b      	ldr	r3, [r3, #0]
 801629e:	429a      	cmp	r2, r3
 80162a0:	d10d      	bne.n	80162be <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80162a2:	687b      	ldr	r3, [r7, #4]
 80162a4:	681b      	ldr	r3, [r3, #0]
       ||
 80162a6:	2b00      	cmp	r3, #0
 80162a8:	d009      	beq.n	80162be <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80162aa:	4b61      	ldr	r3, [pc, #388]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 80162ac:	68db      	ldr	r3, [r3, #12]
 80162ae:	091b      	lsrs	r3, r3, #4
 80162b0:	f003 0307 	and.w	r3, r3, #7
 80162b4:	1c5a      	adds	r2, r3, #1
 80162b6:	687b      	ldr	r3, [r7, #4]
 80162b8:	685b      	ldr	r3, [r3, #4]
       ||
 80162ba:	429a      	cmp	r2, r3
 80162bc:	d047      	beq.n	801634e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80162be:	2301      	movs	r3, #1
 80162c0:	73fb      	strb	r3, [r7, #15]
 80162c2:	e044      	b.n	801634e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80162c4:	687b      	ldr	r3, [r7, #4]
 80162c6:	681b      	ldr	r3, [r3, #0]
 80162c8:	2b03      	cmp	r3, #3
 80162ca:	d018      	beq.n	80162fe <RCCEx_PLLSAI2_Config+0x86>
 80162cc:	2b03      	cmp	r3, #3
 80162ce:	d825      	bhi.n	801631c <RCCEx_PLLSAI2_Config+0xa4>
 80162d0:	2b01      	cmp	r3, #1
 80162d2:	d002      	beq.n	80162da <RCCEx_PLLSAI2_Config+0x62>
 80162d4:	2b02      	cmp	r3, #2
 80162d6:	d009      	beq.n	80162ec <RCCEx_PLLSAI2_Config+0x74>
 80162d8:	e020      	b.n	801631c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80162da:	4b55      	ldr	r3, [pc, #340]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 80162dc:	681b      	ldr	r3, [r3, #0]
 80162de:	f003 0302 	and.w	r3, r3, #2
 80162e2:	2b00      	cmp	r3, #0
 80162e4:	d11d      	bne.n	8016322 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80162e6:	2301      	movs	r3, #1
 80162e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80162ea:	e01a      	b.n	8016322 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80162ec:	4b50      	ldr	r3, [pc, #320]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 80162ee:	681b      	ldr	r3, [r3, #0]
 80162f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80162f4:	2b00      	cmp	r3, #0
 80162f6:	d116      	bne.n	8016326 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80162f8:	2301      	movs	r3, #1
 80162fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80162fc:	e013      	b.n	8016326 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80162fe:	4b4c      	ldr	r3, [pc, #304]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 8016300:	681b      	ldr	r3, [r3, #0]
 8016302:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8016306:	2b00      	cmp	r3, #0
 8016308:	d10f      	bne.n	801632a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 801630a:	4b49      	ldr	r3, [pc, #292]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 801630c:	681b      	ldr	r3, [r3, #0]
 801630e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8016312:	2b00      	cmp	r3, #0
 8016314:	d109      	bne.n	801632a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8016316:	2301      	movs	r3, #1
 8016318:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801631a:	e006      	b.n	801632a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 801631c:	2301      	movs	r3, #1
 801631e:	73fb      	strb	r3, [r7, #15]
      break;
 8016320:	e004      	b.n	801632c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8016322:	bf00      	nop
 8016324:	e002      	b.n	801632c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8016326:	bf00      	nop
 8016328:	e000      	b.n	801632c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 801632a:	bf00      	nop
    }

    if(status == HAL_OK)
 801632c:	7bfb      	ldrb	r3, [r7, #15]
 801632e:	2b00      	cmp	r3, #0
 8016330:	d10d      	bne.n	801634e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8016332:	4b3f      	ldr	r3, [pc, #252]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 8016334:	68db      	ldr	r3, [r3, #12]
 8016336:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 801633a:	687b      	ldr	r3, [r7, #4]
 801633c:	6819      	ldr	r1, [r3, #0]
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	685b      	ldr	r3, [r3, #4]
 8016342:	3b01      	subs	r3, #1
 8016344:	011b      	lsls	r3, r3, #4
 8016346:	430b      	orrs	r3, r1
 8016348:	4939      	ldr	r1, [pc, #228]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 801634a:	4313      	orrs	r3, r2
 801634c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 801634e:	7bfb      	ldrb	r3, [r7, #15]
 8016350:	2b00      	cmp	r3, #0
 8016352:	d167      	bne.n	8016424 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8016354:	4b36      	ldr	r3, [pc, #216]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 8016356:	681b      	ldr	r3, [r3, #0]
 8016358:	4a35      	ldr	r2, [pc, #212]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 801635a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801635e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8016360:	f7fc fbda 	bl	8012b18 <HAL_GetTick>
 8016364:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8016366:	e009      	b.n	801637c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8016368:	f7fc fbd6 	bl	8012b18 <HAL_GetTick>
 801636c:	4602      	mov	r2, r0
 801636e:	68bb      	ldr	r3, [r7, #8]
 8016370:	1ad3      	subs	r3, r2, r3
 8016372:	2b02      	cmp	r3, #2
 8016374:	d902      	bls.n	801637c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8016376:	2303      	movs	r3, #3
 8016378:	73fb      	strb	r3, [r7, #15]
        break;
 801637a:	e005      	b.n	8016388 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 801637c:	4b2c      	ldr	r3, [pc, #176]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 801637e:	681b      	ldr	r3, [r3, #0]
 8016380:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8016384:	2b00      	cmp	r3, #0
 8016386:	d1ef      	bne.n	8016368 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8016388:	7bfb      	ldrb	r3, [r7, #15]
 801638a:	2b00      	cmp	r3, #0
 801638c:	d14a      	bne.n	8016424 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 801638e:	683b      	ldr	r3, [r7, #0]
 8016390:	2b00      	cmp	r3, #0
 8016392:	d111      	bne.n	80163b8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8016394:	4b26      	ldr	r3, [pc, #152]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 8016396:	695b      	ldr	r3, [r3, #20]
 8016398:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 801639c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80163a0:	687a      	ldr	r2, [r7, #4]
 80163a2:	6892      	ldr	r2, [r2, #8]
 80163a4:	0211      	lsls	r1, r2, #8
 80163a6:	687a      	ldr	r2, [r7, #4]
 80163a8:	68d2      	ldr	r2, [r2, #12]
 80163aa:	0912      	lsrs	r2, r2, #4
 80163ac:	0452      	lsls	r2, r2, #17
 80163ae:	430a      	orrs	r2, r1
 80163b0:	491f      	ldr	r1, [pc, #124]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 80163b2:	4313      	orrs	r3, r2
 80163b4:	614b      	str	r3, [r1, #20]
 80163b6:	e011      	b.n	80163dc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80163b8:	4b1d      	ldr	r3, [pc, #116]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 80163ba:	695b      	ldr	r3, [r3, #20]
 80163bc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80163c0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80163c4:	687a      	ldr	r2, [r7, #4]
 80163c6:	6892      	ldr	r2, [r2, #8]
 80163c8:	0211      	lsls	r1, r2, #8
 80163ca:	687a      	ldr	r2, [r7, #4]
 80163cc:	6912      	ldr	r2, [r2, #16]
 80163ce:	0852      	lsrs	r2, r2, #1
 80163d0:	3a01      	subs	r2, #1
 80163d2:	0652      	lsls	r2, r2, #25
 80163d4:	430a      	orrs	r2, r1
 80163d6:	4916      	ldr	r1, [pc, #88]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 80163d8:	4313      	orrs	r3, r2
 80163da:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80163dc:	4b14      	ldr	r3, [pc, #80]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 80163de:	681b      	ldr	r3, [r3, #0]
 80163e0:	4a13      	ldr	r2, [pc, #76]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 80163e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80163e6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80163e8:	f7fc fb96 	bl	8012b18 <HAL_GetTick>
 80163ec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80163ee:	e009      	b.n	8016404 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80163f0:	f7fc fb92 	bl	8012b18 <HAL_GetTick>
 80163f4:	4602      	mov	r2, r0
 80163f6:	68bb      	ldr	r3, [r7, #8]
 80163f8:	1ad3      	subs	r3, r2, r3
 80163fa:	2b02      	cmp	r3, #2
 80163fc:	d902      	bls.n	8016404 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80163fe:	2303      	movs	r3, #3
 8016400:	73fb      	strb	r3, [r7, #15]
          break;
 8016402:	e005      	b.n	8016410 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8016404:	4b0a      	ldr	r3, [pc, #40]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 8016406:	681b      	ldr	r3, [r3, #0]
 8016408:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801640c:	2b00      	cmp	r3, #0
 801640e:	d0ef      	beq.n	80163f0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8016410:	7bfb      	ldrb	r3, [r7, #15]
 8016412:	2b00      	cmp	r3, #0
 8016414:	d106      	bne.n	8016424 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8016416:	4b06      	ldr	r3, [pc, #24]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 8016418:	695a      	ldr	r2, [r3, #20]
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	695b      	ldr	r3, [r3, #20]
 801641e:	4904      	ldr	r1, [pc, #16]	; (8016430 <RCCEx_PLLSAI2_Config+0x1b8>)
 8016420:	4313      	orrs	r3, r2
 8016422:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8016424:	7bfb      	ldrb	r3, [r7, #15]
}
 8016426:	4618      	mov	r0, r3
 8016428:	3710      	adds	r7, #16
 801642a:	46bd      	mov	sp, r7
 801642c:	bd80      	pop	{r7, pc}
 801642e:	bf00      	nop
 8016430:	40021000 	.word	0x40021000

08016434 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8016434:	b580      	push	{r7, lr}
 8016436:	b084      	sub	sp, #16
 8016438:	af00      	add	r7, sp, #0
 801643a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801643c:	687b      	ldr	r3, [r7, #4]
 801643e:	2b00      	cmp	r3, #0
 8016440:	d101      	bne.n	8016446 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8016442:	2301      	movs	r3, #1
 8016444:	e095      	b.n	8016572 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8016446:	687b      	ldr	r3, [r7, #4]
 8016448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801644a:	2b00      	cmp	r3, #0
 801644c:	d108      	bne.n	8016460 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 801644e:	687b      	ldr	r3, [r7, #4]
 8016450:	685b      	ldr	r3, [r3, #4]
 8016452:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8016456:	d009      	beq.n	801646c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8016458:	687b      	ldr	r3, [r7, #4]
 801645a:	2200      	movs	r2, #0
 801645c:	61da      	str	r2, [r3, #28]
 801645e:	e005      	b.n	801646c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8016460:	687b      	ldr	r3, [r7, #4]
 8016462:	2200      	movs	r2, #0
 8016464:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	2200      	movs	r2, #0
 801646a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801646c:	687b      	ldr	r3, [r7, #4]
 801646e:	2200      	movs	r2, #0
 8016470:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8016472:	687b      	ldr	r3, [r7, #4]
 8016474:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8016478:	b2db      	uxtb	r3, r3
 801647a:	2b00      	cmp	r3, #0
 801647c:	d106      	bne.n	801648c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	2200      	movs	r2, #0
 8016482:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8016486:	6878      	ldr	r0, [r7, #4]
 8016488:	f000 f877 	bl	801657a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 801648c:	687b      	ldr	r3, [r7, #4]
 801648e:	2202      	movs	r2, #2
 8016490:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8016494:	687b      	ldr	r3, [r7, #4]
 8016496:	681b      	ldr	r3, [r3, #0]
 8016498:	681a      	ldr	r2, [r3, #0]
 801649a:	687b      	ldr	r3, [r7, #4]
 801649c:	681b      	ldr	r3, [r3, #0]
 801649e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80164a2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80164a4:	687b      	ldr	r3, [r7, #4]
 80164a6:	68db      	ldr	r3, [r3, #12]
 80164a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80164ac:	d902      	bls.n	80164b4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80164ae:	2300      	movs	r3, #0
 80164b0:	60fb      	str	r3, [r7, #12]
 80164b2:	e002      	b.n	80164ba <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80164b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80164b8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80164ba:	687b      	ldr	r3, [r7, #4]
 80164bc:	68db      	ldr	r3, [r3, #12]
 80164be:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80164c2:	d007      	beq.n	80164d4 <HAL_SPI_Init+0xa0>
 80164c4:	687b      	ldr	r3, [r7, #4]
 80164c6:	68db      	ldr	r3, [r3, #12]
 80164c8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80164cc:	d002      	beq.n	80164d4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80164ce:	687b      	ldr	r3, [r7, #4]
 80164d0:	2200      	movs	r2, #0
 80164d2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80164d4:	687b      	ldr	r3, [r7, #4]
 80164d6:	685b      	ldr	r3, [r3, #4]
 80164d8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80164dc:	687b      	ldr	r3, [r7, #4]
 80164de:	689b      	ldr	r3, [r3, #8]
 80164e0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80164e4:	431a      	orrs	r2, r3
 80164e6:	687b      	ldr	r3, [r7, #4]
 80164e8:	691b      	ldr	r3, [r3, #16]
 80164ea:	f003 0302 	and.w	r3, r3, #2
 80164ee:	431a      	orrs	r2, r3
 80164f0:	687b      	ldr	r3, [r7, #4]
 80164f2:	695b      	ldr	r3, [r3, #20]
 80164f4:	f003 0301 	and.w	r3, r3, #1
 80164f8:	431a      	orrs	r2, r3
 80164fa:	687b      	ldr	r3, [r7, #4]
 80164fc:	699b      	ldr	r3, [r3, #24]
 80164fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8016502:	431a      	orrs	r2, r3
 8016504:	687b      	ldr	r3, [r7, #4]
 8016506:	69db      	ldr	r3, [r3, #28]
 8016508:	f003 0338 	and.w	r3, r3, #56	; 0x38
 801650c:	431a      	orrs	r2, r3
 801650e:	687b      	ldr	r3, [r7, #4]
 8016510:	6a1b      	ldr	r3, [r3, #32]
 8016512:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016516:	ea42 0103 	orr.w	r1, r2, r3
 801651a:	687b      	ldr	r3, [r7, #4]
 801651c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801651e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8016522:	687b      	ldr	r3, [r7, #4]
 8016524:	681b      	ldr	r3, [r3, #0]
 8016526:	430a      	orrs	r2, r1
 8016528:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 801652a:	687b      	ldr	r3, [r7, #4]
 801652c:	699b      	ldr	r3, [r3, #24]
 801652e:	0c1b      	lsrs	r3, r3, #16
 8016530:	f003 0204 	and.w	r2, r3, #4
 8016534:	687b      	ldr	r3, [r7, #4]
 8016536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016538:	f003 0310 	and.w	r3, r3, #16
 801653c:	431a      	orrs	r2, r3
 801653e:	687b      	ldr	r3, [r7, #4]
 8016540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016542:	f003 0308 	and.w	r3, r3, #8
 8016546:	431a      	orrs	r2, r3
 8016548:	687b      	ldr	r3, [r7, #4]
 801654a:	68db      	ldr	r3, [r3, #12]
 801654c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8016550:	ea42 0103 	orr.w	r1, r2, r3
 8016554:	68fb      	ldr	r3, [r7, #12]
 8016556:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 801655a:	687b      	ldr	r3, [r7, #4]
 801655c:	681b      	ldr	r3, [r3, #0]
 801655e:	430a      	orrs	r2, r1
 8016560:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8016562:	687b      	ldr	r3, [r7, #4]
 8016564:	2200      	movs	r2, #0
 8016566:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8016568:	687b      	ldr	r3, [r7, #4]
 801656a:	2201      	movs	r2, #1
 801656c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8016570:	2300      	movs	r3, #0
}
 8016572:	4618      	mov	r0, r3
 8016574:	3710      	adds	r7, #16
 8016576:	46bd      	mov	sp, r7
 8016578:	bd80      	pop	{r7, pc}

0801657a <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 801657a:	b480      	push	{r7}
 801657c:	b083      	sub	sp, #12
 801657e:	af00      	add	r7, sp, #0
 8016580:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8016582:	bf00      	nop
 8016584:	370c      	adds	r7, #12
 8016586:	46bd      	mov	sp, r7
 8016588:	f85d 7b04 	ldr.w	r7, [sp], #4
 801658c:	4770      	bx	lr

0801658e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 801658e:	b580      	push	{r7, lr}
 8016590:	b08a      	sub	sp, #40	; 0x28
 8016592:	af00      	add	r7, sp, #0
 8016594:	60f8      	str	r0, [r7, #12]
 8016596:	60b9      	str	r1, [r7, #8]
 8016598:	607a      	str	r2, [r7, #4]
 801659a:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 801659c:	2301      	movs	r3, #1
 801659e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80165a0:	2300      	movs	r3, #0
 80165a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80165a6:	68fb      	ldr	r3, [r7, #12]
 80165a8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80165ac:	2b01      	cmp	r3, #1
 80165ae:	d101      	bne.n	80165b4 <HAL_SPI_TransmitReceive+0x26>
 80165b0:	2302      	movs	r3, #2
 80165b2:	e1fb      	b.n	80169ac <HAL_SPI_TransmitReceive+0x41e>
 80165b4:	68fb      	ldr	r3, [r7, #12]
 80165b6:	2201      	movs	r2, #1
 80165b8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80165bc:	f7fc faac 	bl	8012b18 <HAL_GetTick>
 80165c0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80165c2:	68fb      	ldr	r3, [r7, #12]
 80165c4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80165c8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80165ca:	68fb      	ldr	r3, [r7, #12]
 80165cc:	685b      	ldr	r3, [r3, #4]
 80165ce:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80165d0:	887b      	ldrh	r3, [r7, #2]
 80165d2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80165d4:	887b      	ldrh	r3, [r7, #2]
 80165d6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80165d8:	7efb      	ldrb	r3, [r7, #27]
 80165da:	2b01      	cmp	r3, #1
 80165dc:	d00e      	beq.n	80165fc <HAL_SPI_TransmitReceive+0x6e>
 80165de:	697b      	ldr	r3, [r7, #20]
 80165e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80165e4:	d106      	bne.n	80165f4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80165e6:	68fb      	ldr	r3, [r7, #12]
 80165e8:	689b      	ldr	r3, [r3, #8]
 80165ea:	2b00      	cmp	r3, #0
 80165ec:	d102      	bne.n	80165f4 <HAL_SPI_TransmitReceive+0x66>
 80165ee:	7efb      	ldrb	r3, [r7, #27]
 80165f0:	2b04      	cmp	r3, #4
 80165f2:	d003      	beq.n	80165fc <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80165f4:	2302      	movs	r3, #2
 80165f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80165fa:	e1cd      	b.n	8016998 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80165fc:	68bb      	ldr	r3, [r7, #8]
 80165fe:	2b00      	cmp	r3, #0
 8016600:	d005      	beq.n	801660e <HAL_SPI_TransmitReceive+0x80>
 8016602:	687b      	ldr	r3, [r7, #4]
 8016604:	2b00      	cmp	r3, #0
 8016606:	d002      	beq.n	801660e <HAL_SPI_TransmitReceive+0x80>
 8016608:	887b      	ldrh	r3, [r7, #2]
 801660a:	2b00      	cmp	r3, #0
 801660c:	d103      	bne.n	8016616 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 801660e:	2301      	movs	r3, #1
 8016610:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8016614:	e1c0      	b.n	8016998 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8016616:	68fb      	ldr	r3, [r7, #12]
 8016618:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 801661c:	b2db      	uxtb	r3, r3
 801661e:	2b04      	cmp	r3, #4
 8016620:	d003      	beq.n	801662a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8016622:	68fb      	ldr	r3, [r7, #12]
 8016624:	2205      	movs	r2, #5
 8016626:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801662a:	68fb      	ldr	r3, [r7, #12]
 801662c:	2200      	movs	r2, #0
 801662e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8016630:	68fb      	ldr	r3, [r7, #12]
 8016632:	687a      	ldr	r2, [r7, #4]
 8016634:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8016636:	68fb      	ldr	r3, [r7, #12]
 8016638:	887a      	ldrh	r2, [r7, #2]
 801663a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 801663e:	68fb      	ldr	r3, [r7, #12]
 8016640:	887a      	ldrh	r2, [r7, #2]
 8016642:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8016646:	68fb      	ldr	r3, [r7, #12]
 8016648:	68ba      	ldr	r2, [r7, #8]
 801664a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 801664c:	68fb      	ldr	r3, [r7, #12]
 801664e:	887a      	ldrh	r2, [r7, #2]
 8016650:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8016652:	68fb      	ldr	r3, [r7, #12]
 8016654:	887a      	ldrh	r2, [r7, #2]
 8016656:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8016658:	68fb      	ldr	r3, [r7, #12]
 801665a:	2200      	movs	r2, #0
 801665c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 801665e:	68fb      	ldr	r3, [r7, #12]
 8016660:	2200      	movs	r2, #0
 8016662:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8016664:	68fb      	ldr	r3, [r7, #12]
 8016666:	68db      	ldr	r3, [r3, #12]
 8016668:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 801666c:	d802      	bhi.n	8016674 <HAL_SPI_TransmitReceive+0xe6>
 801666e:	8a3b      	ldrh	r3, [r7, #16]
 8016670:	2b01      	cmp	r3, #1
 8016672:	d908      	bls.n	8016686 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8016674:	68fb      	ldr	r3, [r7, #12]
 8016676:	681b      	ldr	r3, [r3, #0]
 8016678:	685a      	ldr	r2, [r3, #4]
 801667a:	68fb      	ldr	r3, [r7, #12]
 801667c:	681b      	ldr	r3, [r3, #0]
 801667e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8016682:	605a      	str	r2, [r3, #4]
 8016684:	e007      	b.n	8016696 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8016686:	68fb      	ldr	r3, [r7, #12]
 8016688:	681b      	ldr	r3, [r3, #0]
 801668a:	685a      	ldr	r2, [r3, #4]
 801668c:	68fb      	ldr	r3, [r7, #12]
 801668e:	681b      	ldr	r3, [r3, #0]
 8016690:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8016694:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8016696:	68fb      	ldr	r3, [r7, #12]
 8016698:	681b      	ldr	r3, [r3, #0]
 801669a:	681b      	ldr	r3, [r3, #0]
 801669c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80166a0:	2b40      	cmp	r3, #64	; 0x40
 80166a2:	d007      	beq.n	80166b4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80166a4:	68fb      	ldr	r3, [r7, #12]
 80166a6:	681b      	ldr	r3, [r3, #0]
 80166a8:	681a      	ldr	r2, [r3, #0]
 80166aa:	68fb      	ldr	r3, [r7, #12]
 80166ac:	681b      	ldr	r3, [r3, #0]
 80166ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80166b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80166b4:	68fb      	ldr	r3, [r7, #12]
 80166b6:	68db      	ldr	r3, [r3, #12]
 80166b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80166bc:	d97c      	bls.n	80167b8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80166be:	68fb      	ldr	r3, [r7, #12]
 80166c0:	685b      	ldr	r3, [r3, #4]
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	d002      	beq.n	80166cc <HAL_SPI_TransmitReceive+0x13e>
 80166c6:	8a7b      	ldrh	r3, [r7, #18]
 80166c8:	2b01      	cmp	r3, #1
 80166ca:	d169      	bne.n	80167a0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80166cc:	68fb      	ldr	r3, [r7, #12]
 80166ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80166d0:	881a      	ldrh	r2, [r3, #0]
 80166d2:	68fb      	ldr	r3, [r7, #12]
 80166d4:	681b      	ldr	r3, [r3, #0]
 80166d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80166d8:	68fb      	ldr	r3, [r7, #12]
 80166da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80166dc:	1c9a      	adds	r2, r3, #2
 80166de:	68fb      	ldr	r3, [r7, #12]
 80166e0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80166e2:	68fb      	ldr	r3, [r7, #12]
 80166e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80166e6:	b29b      	uxth	r3, r3
 80166e8:	3b01      	subs	r3, #1
 80166ea:	b29a      	uxth	r2, r3
 80166ec:	68fb      	ldr	r3, [r7, #12]
 80166ee:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80166f0:	e056      	b.n	80167a0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80166f2:	68fb      	ldr	r3, [r7, #12]
 80166f4:	681b      	ldr	r3, [r3, #0]
 80166f6:	689b      	ldr	r3, [r3, #8]
 80166f8:	f003 0302 	and.w	r3, r3, #2
 80166fc:	2b02      	cmp	r3, #2
 80166fe:	d11b      	bne.n	8016738 <HAL_SPI_TransmitReceive+0x1aa>
 8016700:	68fb      	ldr	r3, [r7, #12]
 8016702:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016704:	b29b      	uxth	r3, r3
 8016706:	2b00      	cmp	r3, #0
 8016708:	d016      	beq.n	8016738 <HAL_SPI_TransmitReceive+0x1aa>
 801670a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801670c:	2b01      	cmp	r3, #1
 801670e:	d113      	bne.n	8016738 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8016710:	68fb      	ldr	r3, [r7, #12]
 8016712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016714:	881a      	ldrh	r2, [r3, #0]
 8016716:	68fb      	ldr	r3, [r7, #12]
 8016718:	681b      	ldr	r3, [r3, #0]
 801671a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801671c:	68fb      	ldr	r3, [r7, #12]
 801671e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016720:	1c9a      	adds	r2, r3, #2
 8016722:	68fb      	ldr	r3, [r7, #12]
 8016724:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8016726:	68fb      	ldr	r3, [r7, #12]
 8016728:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801672a:	b29b      	uxth	r3, r3
 801672c:	3b01      	subs	r3, #1
 801672e:	b29a      	uxth	r2, r3
 8016730:	68fb      	ldr	r3, [r7, #12]
 8016732:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8016734:	2300      	movs	r3, #0
 8016736:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8016738:	68fb      	ldr	r3, [r7, #12]
 801673a:	681b      	ldr	r3, [r3, #0]
 801673c:	689b      	ldr	r3, [r3, #8]
 801673e:	f003 0301 	and.w	r3, r3, #1
 8016742:	2b01      	cmp	r3, #1
 8016744:	d11c      	bne.n	8016780 <HAL_SPI_TransmitReceive+0x1f2>
 8016746:	68fb      	ldr	r3, [r7, #12]
 8016748:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 801674c:	b29b      	uxth	r3, r3
 801674e:	2b00      	cmp	r3, #0
 8016750:	d016      	beq.n	8016780 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8016752:	68fb      	ldr	r3, [r7, #12]
 8016754:	681b      	ldr	r3, [r3, #0]
 8016756:	68da      	ldr	r2, [r3, #12]
 8016758:	68fb      	ldr	r3, [r7, #12]
 801675a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801675c:	b292      	uxth	r2, r2
 801675e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8016760:	68fb      	ldr	r3, [r7, #12]
 8016762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016764:	1c9a      	adds	r2, r3, #2
 8016766:	68fb      	ldr	r3, [r7, #12]
 8016768:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 801676a:	68fb      	ldr	r3, [r7, #12]
 801676c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8016770:	b29b      	uxth	r3, r3
 8016772:	3b01      	subs	r3, #1
 8016774:	b29a      	uxth	r2, r3
 8016776:	68fb      	ldr	r3, [r7, #12]
 8016778:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 801677c:	2301      	movs	r3, #1
 801677e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8016780:	f7fc f9ca 	bl	8012b18 <HAL_GetTick>
 8016784:	4602      	mov	r2, r0
 8016786:	69fb      	ldr	r3, [r7, #28]
 8016788:	1ad3      	subs	r3, r2, r3
 801678a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801678c:	429a      	cmp	r2, r3
 801678e:	d807      	bhi.n	80167a0 <HAL_SPI_TransmitReceive+0x212>
 8016790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016796:	d003      	beq.n	80167a0 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8016798:	2303      	movs	r3, #3
 801679a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 801679e:	e0fb      	b.n	8016998 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80167a0:	68fb      	ldr	r3, [r7, #12]
 80167a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80167a4:	b29b      	uxth	r3, r3
 80167a6:	2b00      	cmp	r3, #0
 80167a8:	d1a3      	bne.n	80166f2 <HAL_SPI_TransmitReceive+0x164>
 80167aa:	68fb      	ldr	r3, [r7, #12]
 80167ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80167b0:	b29b      	uxth	r3, r3
 80167b2:	2b00      	cmp	r3, #0
 80167b4:	d19d      	bne.n	80166f2 <HAL_SPI_TransmitReceive+0x164>
 80167b6:	e0df      	b.n	8016978 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80167b8:	68fb      	ldr	r3, [r7, #12]
 80167ba:	685b      	ldr	r3, [r3, #4]
 80167bc:	2b00      	cmp	r3, #0
 80167be:	d003      	beq.n	80167c8 <HAL_SPI_TransmitReceive+0x23a>
 80167c0:	8a7b      	ldrh	r3, [r7, #18]
 80167c2:	2b01      	cmp	r3, #1
 80167c4:	f040 80cb 	bne.w	801695e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80167c8:	68fb      	ldr	r3, [r7, #12]
 80167ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80167cc:	b29b      	uxth	r3, r3
 80167ce:	2b01      	cmp	r3, #1
 80167d0:	d912      	bls.n	80167f8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80167d2:	68fb      	ldr	r3, [r7, #12]
 80167d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80167d6:	881a      	ldrh	r2, [r3, #0]
 80167d8:	68fb      	ldr	r3, [r7, #12]
 80167da:	681b      	ldr	r3, [r3, #0]
 80167dc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80167de:	68fb      	ldr	r3, [r7, #12]
 80167e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80167e2:	1c9a      	adds	r2, r3, #2
 80167e4:	68fb      	ldr	r3, [r7, #12]
 80167e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80167e8:	68fb      	ldr	r3, [r7, #12]
 80167ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80167ec:	b29b      	uxth	r3, r3
 80167ee:	3b02      	subs	r3, #2
 80167f0:	b29a      	uxth	r2, r3
 80167f2:	68fb      	ldr	r3, [r7, #12]
 80167f4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80167f6:	e0b2      	b.n	801695e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80167f8:	68fb      	ldr	r3, [r7, #12]
 80167fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80167fc:	68fb      	ldr	r3, [r7, #12]
 80167fe:	681b      	ldr	r3, [r3, #0]
 8016800:	330c      	adds	r3, #12
 8016802:	7812      	ldrb	r2, [r2, #0]
 8016804:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8016806:	68fb      	ldr	r3, [r7, #12]
 8016808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801680a:	1c5a      	adds	r2, r3, #1
 801680c:	68fb      	ldr	r3, [r7, #12]
 801680e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8016810:	68fb      	ldr	r3, [r7, #12]
 8016812:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016814:	b29b      	uxth	r3, r3
 8016816:	3b01      	subs	r3, #1
 8016818:	b29a      	uxth	r2, r3
 801681a:	68fb      	ldr	r3, [r7, #12]
 801681c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801681e:	e09e      	b.n	801695e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8016820:	68fb      	ldr	r3, [r7, #12]
 8016822:	681b      	ldr	r3, [r3, #0]
 8016824:	689b      	ldr	r3, [r3, #8]
 8016826:	f003 0302 	and.w	r3, r3, #2
 801682a:	2b02      	cmp	r3, #2
 801682c:	d134      	bne.n	8016898 <HAL_SPI_TransmitReceive+0x30a>
 801682e:	68fb      	ldr	r3, [r7, #12]
 8016830:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016832:	b29b      	uxth	r3, r3
 8016834:	2b00      	cmp	r3, #0
 8016836:	d02f      	beq.n	8016898 <HAL_SPI_TransmitReceive+0x30a>
 8016838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801683a:	2b01      	cmp	r3, #1
 801683c:	d12c      	bne.n	8016898 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 801683e:	68fb      	ldr	r3, [r7, #12]
 8016840:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016842:	b29b      	uxth	r3, r3
 8016844:	2b01      	cmp	r3, #1
 8016846:	d912      	bls.n	801686e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8016848:	68fb      	ldr	r3, [r7, #12]
 801684a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801684c:	881a      	ldrh	r2, [r3, #0]
 801684e:	68fb      	ldr	r3, [r7, #12]
 8016850:	681b      	ldr	r3, [r3, #0]
 8016852:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8016854:	68fb      	ldr	r3, [r7, #12]
 8016856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016858:	1c9a      	adds	r2, r3, #2
 801685a:	68fb      	ldr	r3, [r7, #12]
 801685c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 801685e:	68fb      	ldr	r3, [r7, #12]
 8016860:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016862:	b29b      	uxth	r3, r3
 8016864:	3b02      	subs	r3, #2
 8016866:	b29a      	uxth	r2, r3
 8016868:	68fb      	ldr	r3, [r7, #12]
 801686a:	87da      	strh	r2, [r3, #62]	; 0x3e
 801686c:	e012      	b.n	8016894 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 801686e:	68fb      	ldr	r3, [r7, #12]
 8016870:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8016872:	68fb      	ldr	r3, [r7, #12]
 8016874:	681b      	ldr	r3, [r3, #0]
 8016876:	330c      	adds	r3, #12
 8016878:	7812      	ldrb	r2, [r2, #0]
 801687a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 801687c:	68fb      	ldr	r3, [r7, #12]
 801687e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016880:	1c5a      	adds	r2, r3, #1
 8016882:	68fb      	ldr	r3, [r7, #12]
 8016884:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8016886:	68fb      	ldr	r3, [r7, #12]
 8016888:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801688a:	b29b      	uxth	r3, r3
 801688c:	3b01      	subs	r3, #1
 801688e:	b29a      	uxth	r2, r3
 8016890:	68fb      	ldr	r3, [r7, #12]
 8016892:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8016894:	2300      	movs	r3, #0
 8016896:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8016898:	68fb      	ldr	r3, [r7, #12]
 801689a:	681b      	ldr	r3, [r3, #0]
 801689c:	689b      	ldr	r3, [r3, #8]
 801689e:	f003 0301 	and.w	r3, r3, #1
 80168a2:	2b01      	cmp	r3, #1
 80168a4:	d148      	bne.n	8016938 <HAL_SPI_TransmitReceive+0x3aa>
 80168a6:	68fb      	ldr	r3, [r7, #12]
 80168a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80168ac:	b29b      	uxth	r3, r3
 80168ae:	2b00      	cmp	r3, #0
 80168b0:	d042      	beq.n	8016938 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80168b2:	68fb      	ldr	r3, [r7, #12]
 80168b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80168b8:	b29b      	uxth	r3, r3
 80168ba:	2b01      	cmp	r3, #1
 80168bc:	d923      	bls.n	8016906 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80168be:	68fb      	ldr	r3, [r7, #12]
 80168c0:	681b      	ldr	r3, [r3, #0]
 80168c2:	68da      	ldr	r2, [r3, #12]
 80168c4:	68fb      	ldr	r3, [r7, #12]
 80168c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80168c8:	b292      	uxth	r2, r2
 80168ca:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80168cc:	68fb      	ldr	r3, [r7, #12]
 80168ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80168d0:	1c9a      	adds	r2, r3, #2
 80168d2:	68fb      	ldr	r3, [r7, #12]
 80168d4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80168d6:	68fb      	ldr	r3, [r7, #12]
 80168d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80168dc:	b29b      	uxth	r3, r3
 80168de:	3b02      	subs	r3, #2
 80168e0:	b29a      	uxth	r2, r3
 80168e2:	68fb      	ldr	r3, [r7, #12]
 80168e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80168e8:	68fb      	ldr	r3, [r7, #12]
 80168ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80168ee:	b29b      	uxth	r3, r3
 80168f0:	2b01      	cmp	r3, #1
 80168f2:	d81f      	bhi.n	8016934 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80168f4:	68fb      	ldr	r3, [r7, #12]
 80168f6:	681b      	ldr	r3, [r3, #0]
 80168f8:	685a      	ldr	r2, [r3, #4]
 80168fa:	68fb      	ldr	r3, [r7, #12]
 80168fc:	681b      	ldr	r3, [r3, #0]
 80168fe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8016902:	605a      	str	r2, [r3, #4]
 8016904:	e016      	b.n	8016934 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8016906:	68fb      	ldr	r3, [r7, #12]
 8016908:	681b      	ldr	r3, [r3, #0]
 801690a:	f103 020c 	add.w	r2, r3, #12
 801690e:	68fb      	ldr	r3, [r7, #12]
 8016910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016912:	7812      	ldrb	r2, [r2, #0]
 8016914:	b2d2      	uxtb	r2, r2
 8016916:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8016918:	68fb      	ldr	r3, [r7, #12]
 801691a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801691c:	1c5a      	adds	r2, r3, #1
 801691e:	68fb      	ldr	r3, [r7, #12]
 8016920:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8016922:	68fb      	ldr	r3, [r7, #12]
 8016924:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8016928:	b29b      	uxth	r3, r3
 801692a:	3b01      	subs	r3, #1
 801692c:	b29a      	uxth	r2, r3
 801692e:	68fb      	ldr	r3, [r7, #12]
 8016930:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8016934:	2301      	movs	r3, #1
 8016936:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8016938:	f7fc f8ee 	bl	8012b18 <HAL_GetTick>
 801693c:	4602      	mov	r2, r0
 801693e:	69fb      	ldr	r3, [r7, #28]
 8016940:	1ad3      	subs	r3, r2, r3
 8016942:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016944:	429a      	cmp	r2, r3
 8016946:	d803      	bhi.n	8016950 <HAL_SPI_TransmitReceive+0x3c2>
 8016948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801694a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801694e:	d102      	bne.n	8016956 <HAL_SPI_TransmitReceive+0x3c8>
 8016950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016952:	2b00      	cmp	r3, #0
 8016954:	d103      	bne.n	801695e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8016956:	2303      	movs	r3, #3
 8016958:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 801695c:	e01c      	b.n	8016998 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801695e:	68fb      	ldr	r3, [r7, #12]
 8016960:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016962:	b29b      	uxth	r3, r3
 8016964:	2b00      	cmp	r3, #0
 8016966:	f47f af5b 	bne.w	8016820 <HAL_SPI_TransmitReceive+0x292>
 801696a:	68fb      	ldr	r3, [r7, #12]
 801696c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8016970:	b29b      	uxth	r3, r3
 8016972:	2b00      	cmp	r3, #0
 8016974:	f47f af54 	bne.w	8016820 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8016978:	69fa      	ldr	r2, [r7, #28]
 801697a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801697c:	68f8      	ldr	r0, [r7, #12]
 801697e:	f000 fa61 	bl	8016e44 <SPI_EndRxTxTransaction>
 8016982:	4603      	mov	r3, r0
 8016984:	2b00      	cmp	r3, #0
 8016986:	d006      	beq.n	8016996 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8016988:	2301      	movs	r3, #1
 801698a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801698e:	68fb      	ldr	r3, [r7, #12]
 8016990:	2220      	movs	r2, #32
 8016992:	661a      	str	r2, [r3, #96]	; 0x60
 8016994:	e000      	b.n	8016998 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8016996:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8016998:	68fb      	ldr	r3, [r7, #12]
 801699a:	2201      	movs	r2, #1
 801699c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80169a0:	68fb      	ldr	r3, [r7, #12]
 80169a2:	2200      	movs	r2, #0
 80169a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80169a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80169ac:	4618      	mov	r0, r3
 80169ae:	3728      	adds	r7, #40	; 0x28
 80169b0:	46bd      	mov	sp, r7
 80169b2:	bd80      	pop	{r7, pc}

080169b4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80169b4:	b580      	push	{r7, lr}
 80169b6:	b088      	sub	sp, #32
 80169b8:	af00      	add	r7, sp, #0
 80169ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80169bc:	687b      	ldr	r3, [r7, #4]
 80169be:	681b      	ldr	r3, [r3, #0]
 80169c0:	685b      	ldr	r3, [r3, #4]
 80169c2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80169c4:	687b      	ldr	r3, [r7, #4]
 80169c6:	681b      	ldr	r3, [r3, #0]
 80169c8:	689b      	ldr	r3, [r3, #8]
 80169ca:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80169cc:	69bb      	ldr	r3, [r7, #24]
 80169ce:	099b      	lsrs	r3, r3, #6
 80169d0:	f003 0301 	and.w	r3, r3, #1
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d10f      	bne.n	80169f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80169d8:	69bb      	ldr	r3, [r7, #24]
 80169da:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80169de:	2b00      	cmp	r3, #0
 80169e0:	d00a      	beq.n	80169f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80169e2:	69fb      	ldr	r3, [r7, #28]
 80169e4:	099b      	lsrs	r3, r3, #6
 80169e6:	f003 0301 	and.w	r3, r3, #1
 80169ea:	2b00      	cmp	r3, #0
 80169ec:	d004      	beq.n	80169f8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80169ee:	687b      	ldr	r3, [r7, #4]
 80169f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80169f2:	6878      	ldr	r0, [r7, #4]
 80169f4:	4798      	blx	r3
    return;
 80169f6:	e0d7      	b.n	8016ba8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80169f8:	69bb      	ldr	r3, [r7, #24]
 80169fa:	085b      	lsrs	r3, r3, #1
 80169fc:	f003 0301 	and.w	r3, r3, #1
 8016a00:	2b00      	cmp	r3, #0
 8016a02:	d00a      	beq.n	8016a1a <HAL_SPI_IRQHandler+0x66>
 8016a04:	69fb      	ldr	r3, [r7, #28]
 8016a06:	09db      	lsrs	r3, r3, #7
 8016a08:	f003 0301 	and.w	r3, r3, #1
 8016a0c:	2b00      	cmp	r3, #0
 8016a0e:	d004      	beq.n	8016a1a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8016a10:	687b      	ldr	r3, [r7, #4]
 8016a12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016a14:	6878      	ldr	r0, [r7, #4]
 8016a16:	4798      	blx	r3
    return;
 8016a18:	e0c6      	b.n	8016ba8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8016a1a:	69bb      	ldr	r3, [r7, #24]
 8016a1c:	095b      	lsrs	r3, r3, #5
 8016a1e:	f003 0301 	and.w	r3, r3, #1
 8016a22:	2b00      	cmp	r3, #0
 8016a24:	d10c      	bne.n	8016a40 <HAL_SPI_IRQHandler+0x8c>
 8016a26:	69bb      	ldr	r3, [r7, #24]
 8016a28:	099b      	lsrs	r3, r3, #6
 8016a2a:	f003 0301 	and.w	r3, r3, #1
 8016a2e:	2b00      	cmp	r3, #0
 8016a30:	d106      	bne.n	8016a40 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8016a32:	69bb      	ldr	r3, [r7, #24]
 8016a34:	0a1b      	lsrs	r3, r3, #8
 8016a36:	f003 0301 	and.w	r3, r3, #1
 8016a3a:	2b00      	cmp	r3, #0
 8016a3c:	f000 80b4 	beq.w	8016ba8 <HAL_SPI_IRQHandler+0x1f4>
 8016a40:	69fb      	ldr	r3, [r7, #28]
 8016a42:	095b      	lsrs	r3, r3, #5
 8016a44:	f003 0301 	and.w	r3, r3, #1
 8016a48:	2b00      	cmp	r3, #0
 8016a4a:	f000 80ad 	beq.w	8016ba8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8016a4e:	69bb      	ldr	r3, [r7, #24]
 8016a50:	099b      	lsrs	r3, r3, #6
 8016a52:	f003 0301 	and.w	r3, r3, #1
 8016a56:	2b00      	cmp	r3, #0
 8016a58:	d023      	beq.n	8016aa2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8016a5a:	687b      	ldr	r3, [r7, #4]
 8016a5c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8016a60:	b2db      	uxtb	r3, r3
 8016a62:	2b03      	cmp	r3, #3
 8016a64:	d011      	beq.n	8016a8a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8016a66:	687b      	ldr	r3, [r7, #4]
 8016a68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8016a6a:	f043 0204 	orr.w	r2, r3, #4
 8016a6e:	687b      	ldr	r3, [r7, #4]
 8016a70:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8016a72:	2300      	movs	r3, #0
 8016a74:	617b      	str	r3, [r7, #20]
 8016a76:	687b      	ldr	r3, [r7, #4]
 8016a78:	681b      	ldr	r3, [r3, #0]
 8016a7a:	68db      	ldr	r3, [r3, #12]
 8016a7c:	617b      	str	r3, [r7, #20]
 8016a7e:	687b      	ldr	r3, [r7, #4]
 8016a80:	681b      	ldr	r3, [r3, #0]
 8016a82:	689b      	ldr	r3, [r3, #8]
 8016a84:	617b      	str	r3, [r7, #20]
 8016a86:	697b      	ldr	r3, [r7, #20]
 8016a88:	e00b      	b.n	8016aa2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8016a8a:	2300      	movs	r3, #0
 8016a8c:	613b      	str	r3, [r7, #16]
 8016a8e:	687b      	ldr	r3, [r7, #4]
 8016a90:	681b      	ldr	r3, [r3, #0]
 8016a92:	68db      	ldr	r3, [r3, #12]
 8016a94:	613b      	str	r3, [r7, #16]
 8016a96:	687b      	ldr	r3, [r7, #4]
 8016a98:	681b      	ldr	r3, [r3, #0]
 8016a9a:	689b      	ldr	r3, [r3, #8]
 8016a9c:	613b      	str	r3, [r7, #16]
 8016a9e:	693b      	ldr	r3, [r7, #16]
        return;
 8016aa0:	e082      	b.n	8016ba8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8016aa2:	69bb      	ldr	r3, [r7, #24]
 8016aa4:	095b      	lsrs	r3, r3, #5
 8016aa6:	f003 0301 	and.w	r3, r3, #1
 8016aaa:	2b00      	cmp	r3, #0
 8016aac:	d014      	beq.n	8016ad8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8016aae:	687b      	ldr	r3, [r7, #4]
 8016ab0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8016ab2:	f043 0201 	orr.w	r2, r3, #1
 8016ab6:	687b      	ldr	r3, [r7, #4]
 8016ab8:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8016aba:	2300      	movs	r3, #0
 8016abc:	60fb      	str	r3, [r7, #12]
 8016abe:	687b      	ldr	r3, [r7, #4]
 8016ac0:	681b      	ldr	r3, [r3, #0]
 8016ac2:	689b      	ldr	r3, [r3, #8]
 8016ac4:	60fb      	str	r3, [r7, #12]
 8016ac6:	687b      	ldr	r3, [r7, #4]
 8016ac8:	681b      	ldr	r3, [r3, #0]
 8016aca:	681a      	ldr	r2, [r3, #0]
 8016acc:	687b      	ldr	r3, [r7, #4]
 8016ace:	681b      	ldr	r3, [r3, #0]
 8016ad0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8016ad4:	601a      	str	r2, [r3, #0]
 8016ad6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8016ad8:	69bb      	ldr	r3, [r7, #24]
 8016ada:	0a1b      	lsrs	r3, r3, #8
 8016adc:	f003 0301 	and.w	r3, r3, #1
 8016ae0:	2b00      	cmp	r3, #0
 8016ae2:	d00c      	beq.n	8016afe <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8016ae4:	687b      	ldr	r3, [r7, #4]
 8016ae6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8016ae8:	f043 0208 	orr.w	r2, r3, #8
 8016aec:	687b      	ldr	r3, [r7, #4]
 8016aee:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8016af0:	2300      	movs	r3, #0
 8016af2:	60bb      	str	r3, [r7, #8]
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	681b      	ldr	r3, [r3, #0]
 8016af8:	689b      	ldr	r3, [r3, #8]
 8016afa:	60bb      	str	r3, [r7, #8]
 8016afc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8016afe:	687b      	ldr	r3, [r7, #4]
 8016b00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8016b02:	2b00      	cmp	r3, #0
 8016b04:	d04f      	beq.n	8016ba6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8016b06:	687b      	ldr	r3, [r7, #4]
 8016b08:	681b      	ldr	r3, [r3, #0]
 8016b0a:	685a      	ldr	r2, [r3, #4]
 8016b0c:	687b      	ldr	r3, [r7, #4]
 8016b0e:	681b      	ldr	r3, [r3, #0]
 8016b10:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8016b14:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8016b16:	687b      	ldr	r3, [r7, #4]
 8016b18:	2201      	movs	r2, #1
 8016b1a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8016b1e:	69fb      	ldr	r3, [r7, #28]
 8016b20:	f003 0302 	and.w	r3, r3, #2
 8016b24:	2b00      	cmp	r3, #0
 8016b26:	d104      	bne.n	8016b32 <HAL_SPI_IRQHandler+0x17e>
 8016b28:	69fb      	ldr	r3, [r7, #28]
 8016b2a:	f003 0301 	and.w	r3, r3, #1
 8016b2e:	2b00      	cmp	r3, #0
 8016b30:	d034      	beq.n	8016b9c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8016b32:	687b      	ldr	r3, [r7, #4]
 8016b34:	681b      	ldr	r3, [r3, #0]
 8016b36:	685a      	ldr	r2, [r3, #4]
 8016b38:	687b      	ldr	r3, [r7, #4]
 8016b3a:	681b      	ldr	r3, [r3, #0]
 8016b3c:	f022 0203 	bic.w	r2, r2, #3
 8016b40:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8016b42:	687b      	ldr	r3, [r7, #4]
 8016b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016b46:	2b00      	cmp	r3, #0
 8016b48:	d011      	beq.n	8016b6e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8016b4a:	687b      	ldr	r3, [r7, #4]
 8016b4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016b4e:	4a18      	ldr	r2, [pc, #96]	; (8016bb0 <HAL_SPI_IRQHandler+0x1fc>)
 8016b50:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8016b52:	687b      	ldr	r3, [r7, #4]
 8016b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016b56:	4618      	mov	r0, r3
 8016b58:	f7fd fb21 	bl	801419e <HAL_DMA_Abort_IT>
 8016b5c:	4603      	mov	r3, r0
 8016b5e:	2b00      	cmp	r3, #0
 8016b60:	d005      	beq.n	8016b6e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8016b62:	687b      	ldr	r3, [r7, #4]
 8016b64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8016b66:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8016b6a:	687b      	ldr	r3, [r7, #4]
 8016b6c:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8016b6e:	687b      	ldr	r3, [r7, #4]
 8016b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016b72:	2b00      	cmp	r3, #0
 8016b74:	d016      	beq.n	8016ba4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016b7a:	4a0d      	ldr	r2, [pc, #52]	; (8016bb0 <HAL_SPI_IRQHandler+0x1fc>)
 8016b7c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8016b7e:	687b      	ldr	r3, [r7, #4]
 8016b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016b82:	4618      	mov	r0, r3
 8016b84:	f7fd fb0b 	bl	801419e <HAL_DMA_Abort_IT>
 8016b88:	4603      	mov	r3, r0
 8016b8a:	2b00      	cmp	r3, #0
 8016b8c:	d00a      	beq.n	8016ba4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8016b8e:	687b      	ldr	r3, [r7, #4]
 8016b90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8016b92:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8016b96:	687b      	ldr	r3, [r7, #4]
 8016b98:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8016b9a:	e003      	b.n	8016ba4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8016b9c:	6878      	ldr	r0, [r7, #4]
 8016b9e:	f000 f809 	bl	8016bb4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8016ba2:	e000      	b.n	8016ba6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8016ba4:	bf00      	nop
    return;
 8016ba6:	bf00      	nop
  }
}
 8016ba8:	3720      	adds	r7, #32
 8016baa:	46bd      	mov	sp, r7
 8016bac:	bd80      	pop	{r7, pc}
 8016bae:	bf00      	nop
 8016bb0:	08016be5 	.word	0x08016be5

08016bb4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8016bb4:	b480      	push	{r7}
 8016bb6:	b083      	sub	sp, #12
 8016bb8:	af00      	add	r7, sp, #0
 8016bba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8016bbc:	bf00      	nop
 8016bbe:	370c      	adds	r7, #12
 8016bc0:	46bd      	mov	sp, r7
 8016bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bc6:	4770      	bx	lr

08016bc8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8016bc8:	b480      	push	{r7}
 8016bca:	b083      	sub	sp, #12
 8016bcc:	af00      	add	r7, sp, #0
 8016bce:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8016bd6:	b2db      	uxtb	r3, r3
}
 8016bd8:	4618      	mov	r0, r3
 8016bda:	370c      	adds	r7, #12
 8016bdc:	46bd      	mov	sp, r7
 8016bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016be2:	4770      	bx	lr

08016be4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8016be4:	b580      	push	{r7, lr}
 8016be6:	b084      	sub	sp, #16
 8016be8:	af00      	add	r7, sp, #0
 8016bea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8016bec:	687b      	ldr	r3, [r7, #4]
 8016bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016bf0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8016bf2:	68fb      	ldr	r3, [r7, #12]
 8016bf4:	2200      	movs	r2, #0
 8016bf6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8016bfa:	68fb      	ldr	r3, [r7, #12]
 8016bfc:	2200      	movs	r2, #0
 8016bfe:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8016c00:	68f8      	ldr	r0, [r7, #12]
 8016c02:	f7ff ffd7 	bl	8016bb4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8016c06:	bf00      	nop
 8016c08:	3710      	adds	r7, #16
 8016c0a:	46bd      	mov	sp, r7
 8016c0c:	bd80      	pop	{r7, pc}
	...

08016c10 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8016c10:	b580      	push	{r7, lr}
 8016c12:	b088      	sub	sp, #32
 8016c14:	af00      	add	r7, sp, #0
 8016c16:	60f8      	str	r0, [r7, #12]
 8016c18:	60b9      	str	r1, [r7, #8]
 8016c1a:	603b      	str	r3, [r7, #0]
 8016c1c:	4613      	mov	r3, r2
 8016c1e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8016c20:	f7fb ff7a 	bl	8012b18 <HAL_GetTick>
 8016c24:	4602      	mov	r2, r0
 8016c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c28:	1a9b      	subs	r3, r3, r2
 8016c2a:	683a      	ldr	r2, [r7, #0]
 8016c2c:	4413      	add	r3, r2
 8016c2e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8016c30:	f7fb ff72 	bl	8012b18 <HAL_GetTick>
 8016c34:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8016c36:	4b39      	ldr	r3, [pc, #228]	; (8016d1c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8016c38:	681b      	ldr	r3, [r3, #0]
 8016c3a:	015b      	lsls	r3, r3, #5
 8016c3c:	0d1b      	lsrs	r3, r3, #20
 8016c3e:	69fa      	ldr	r2, [r7, #28]
 8016c40:	fb02 f303 	mul.w	r3, r2, r3
 8016c44:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8016c46:	e054      	b.n	8016cf2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8016c48:	683b      	ldr	r3, [r7, #0]
 8016c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016c4e:	d050      	beq.n	8016cf2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8016c50:	f7fb ff62 	bl	8012b18 <HAL_GetTick>
 8016c54:	4602      	mov	r2, r0
 8016c56:	69bb      	ldr	r3, [r7, #24]
 8016c58:	1ad3      	subs	r3, r2, r3
 8016c5a:	69fa      	ldr	r2, [r7, #28]
 8016c5c:	429a      	cmp	r2, r3
 8016c5e:	d902      	bls.n	8016c66 <SPI_WaitFlagStateUntilTimeout+0x56>
 8016c60:	69fb      	ldr	r3, [r7, #28]
 8016c62:	2b00      	cmp	r3, #0
 8016c64:	d13d      	bne.n	8016ce2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8016c66:	68fb      	ldr	r3, [r7, #12]
 8016c68:	681b      	ldr	r3, [r3, #0]
 8016c6a:	685a      	ldr	r2, [r3, #4]
 8016c6c:	68fb      	ldr	r3, [r7, #12]
 8016c6e:	681b      	ldr	r3, [r3, #0]
 8016c70:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8016c74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8016c76:	68fb      	ldr	r3, [r7, #12]
 8016c78:	685b      	ldr	r3, [r3, #4]
 8016c7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8016c7e:	d111      	bne.n	8016ca4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8016c80:	68fb      	ldr	r3, [r7, #12]
 8016c82:	689b      	ldr	r3, [r3, #8]
 8016c84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8016c88:	d004      	beq.n	8016c94 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8016c8a:	68fb      	ldr	r3, [r7, #12]
 8016c8c:	689b      	ldr	r3, [r3, #8]
 8016c8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8016c92:	d107      	bne.n	8016ca4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8016c94:	68fb      	ldr	r3, [r7, #12]
 8016c96:	681b      	ldr	r3, [r3, #0]
 8016c98:	681a      	ldr	r2, [r3, #0]
 8016c9a:	68fb      	ldr	r3, [r7, #12]
 8016c9c:	681b      	ldr	r3, [r3, #0]
 8016c9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8016ca2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8016ca4:	68fb      	ldr	r3, [r7, #12]
 8016ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016ca8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8016cac:	d10f      	bne.n	8016cce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8016cae:	68fb      	ldr	r3, [r7, #12]
 8016cb0:	681b      	ldr	r3, [r3, #0]
 8016cb2:	681a      	ldr	r2, [r3, #0]
 8016cb4:	68fb      	ldr	r3, [r7, #12]
 8016cb6:	681b      	ldr	r3, [r3, #0]
 8016cb8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8016cbc:	601a      	str	r2, [r3, #0]
 8016cbe:	68fb      	ldr	r3, [r7, #12]
 8016cc0:	681b      	ldr	r3, [r3, #0]
 8016cc2:	681a      	ldr	r2, [r3, #0]
 8016cc4:	68fb      	ldr	r3, [r7, #12]
 8016cc6:	681b      	ldr	r3, [r3, #0]
 8016cc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8016ccc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8016cce:	68fb      	ldr	r3, [r7, #12]
 8016cd0:	2201      	movs	r2, #1
 8016cd2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8016cd6:	68fb      	ldr	r3, [r7, #12]
 8016cd8:	2200      	movs	r2, #0
 8016cda:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8016cde:	2303      	movs	r3, #3
 8016ce0:	e017      	b.n	8016d12 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8016ce2:	697b      	ldr	r3, [r7, #20]
 8016ce4:	2b00      	cmp	r3, #0
 8016ce6:	d101      	bne.n	8016cec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8016ce8:	2300      	movs	r3, #0
 8016cea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8016cec:	697b      	ldr	r3, [r7, #20]
 8016cee:	3b01      	subs	r3, #1
 8016cf0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8016cf2:	68fb      	ldr	r3, [r7, #12]
 8016cf4:	681b      	ldr	r3, [r3, #0]
 8016cf6:	689a      	ldr	r2, [r3, #8]
 8016cf8:	68bb      	ldr	r3, [r7, #8]
 8016cfa:	4013      	ands	r3, r2
 8016cfc:	68ba      	ldr	r2, [r7, #8]
 8016cfe:	429a      	cmp	r2, r3
 8016d00:	bf0c      	ite	eq
 8016d02:	2301      	moveq	r3, #1
 8016d04:	2300      	movne	r3, #0
 8016d06:	b2db      	uxtb	r3, r3
 8016d08:	461a      	mov	r2, r3
 8016d0a:	79fb      	ldrb	r3, [r7, #7]
 8016d0c:	429a      	cmp	r2, r3
 8016d0e:	d19b      	bne.n	8016c48 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8016d10:	2300      	movs	r3, #0
}
 8016d12:	4618      	mov	r0, r3
 8016d14:	3720      	adds	r7, #32
 8016d16:	46bd      	mov	sp, r7
 8016d18:	bd80      	pop	{r7, pc}
 8016d1a:	bf00      	nop
 8016d1c:	20000004 	.word	0x20000004

08016d20 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8016d20:	b580      	push	{r7, lr}
 8016d22:	b088      	sub	sp, #32
 8016d24:	af00      	add	r7, sp, #0
 8016d26:	60f8      	str	r0, [r7, #12]
 8016d28:	60b9      	str	r1, [r7, #8]
 8016d2a:	607a      	str	r2, [r7, #4]
 8016d2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8016d2e:	f7fb fef3 	bl	8012b18 <HAL_GetTick>
 8016d32:	4602      	mov	r2, r0
 8016d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d36:	1a9b      	subs	r3, r3, r2
 8016d38:	683a      	ldr	r2, [r7, #0]
 8016d3a:	4413      	add	r3, r2
 8016d3c:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8016d3e:	f7fb feeb 	bl	8012b18 <HAL_GetTick>
 8016d42:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8016d44:	4b3e      	ldr	r3, [pc, #248]	; (8016e40 <SPI_WaitFifoStateUntilTimeout+0x120>)
 8016d46:	681a      	ldr	r2, [r3, #0]
 8016d48:	4613      	mov	r3, r2
 8016d4a:	009b      	lsls	r3, r3, #2
 8016d4c:	4413      	add	r3, r2
 8016d4e:	00da      	lsls	r2, r3, #3
 8016d50:	1ad3      	subs	r3, r2, r3
 8016d52:	0d1b      	lsrs	r3, r3, #20
 8016d54:	69fa      	ldr	r2, [r7, #28]
 8016d56:	fb02 f303 	mul.w	r3, r2, r3
 8016d5a:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8016d5c:	e062      	b.n	8016e24 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8016d5e:	68bb      	ldr	r3, [r7, #8]
 8016d60:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8016d64:	d109      	bne.n	8016d7a <SPI_WaitFifoStateUntilTimeout+0x5a>
 8016d66:	687b      	ldr	r3, [r7, #4]
 8016d68:	2b00      	cmp	r3, #0
 8016d6a:	d106      	bne.n	8016d7a <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8016d6c:	68fb      	ldr	r3, [r7, #12]
 8016d6e:	681b      	ldr	r3, [r3, #0]
 8016d70:	330c      	adds	r3, #12
 8016d72:	781b      	ldrb	r3, [r3, #0]
 8016d74:	b2db      	uxtb	r3, r3
 8016d76:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8016d78:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8016d7a:	683b      	ldr	r3, [r7, #0]
 8016d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d80:	d050      	beq.n	8016e24 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8016d82:	f7fb fec9 	bl	8012b18 <HAL_GetTick>
 8016d86:	4602      	mov	r2, r0
 8016d88:	69bb      	ldr	r3, [r7, #24]
 8016d8a:	1ad3      	subs	r3, r2, r3
 8016d8c:	69fa      	ldr	r2, [r7, #28]
 8016d8e:	429a      	cmp	r2, r3
 8016d90:	d902      	bls.n	8016d98 <SPI_WaitFifoStateUntilTimeout+0x78>
 8016d92:	69fb      	ldr	r3, [r7, #28]
 8016d94:	2b00      	cmp	r3, #0
 8016d96:	d13d      	bne.n	8016e14 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8016d98:	68fb      	ldr	r3, [r7, #12]
 8016d9a:	681b      	ldr	r3, [r3, #0]
 8016d9c:	685a      	ldr	r2, [r3, #4]
 8016d9e:	68fb      	ldr	r3, [r7, #12]
 8016da0:	681b      	ldr	r3, [r3, #0]
 8016da2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8016da6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8016da8:	68fb      	ldr	r3, [r7, #12]
 8016daa:	685b      	ldr	r3, [r3, #4]
 8016dac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8016db0:	d111      	bne.n	8016dd6 <SPI_WaitFifoStateUntilTimeout+0xb6>
 8016db2:	68fb      	ldr	r3, [r7, #12]
 8016db4:	689b      	ldr	r3, [r3, #8]
 8016db6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8016dba:	d004      	beq.n	8016dc6 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8016dbc:	68fb      	ldr	r3, [r7, #12]
 8016dbe:	689b      	ldr	r3, [r3, #8]
 8016dc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8016dc4:	d107      	bne.n	8016dd6 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8016dc6:	68fb      	ldr	r3, [r7, #12]
 8016dc8:	681b      	ldr	r3, [r3, #0]
 8016dca:	681a      	ldr	r2, [r3, #0]
 8016dcc:	68fb      	ldr	r3, [r7, #12]
 8016dce:	681b      	ldr	r3, [r3, #0]
 8016dd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8016dd4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8016dd6:	68fb      	ldr	r3, [r7, #12]
 8016dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016dda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8016dde:	d10f      	bne.n	8016e00 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8016de0:	68fb      	ldr	r3, [r7, #12]
 8016de2:	681b      	ldr	r3, [r3, #0]
 8016de4:	681a      	ldr	r2, [r3, #0]
 8016de6:	68fb      	ldr	r3, [r7, #12]
 8016de8:	681b      	ldr	r3, [r3, #0]
 8016dea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8016dee:	601a      	str	r2, [r3, #0]
 8016df0:	68fb      	ldr	r3, [r7, #12]
 8016df2:	681b      	ldr	r3, [r3, #0]
 8016df4:	681a      	ldr	r2, [r3, #0]
 8016df6:	68fb      	ldr	r3, [r7, #12]
 8016df8:	681b      	ldr	r3, [r3, #0]
 8016dfa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8016dfe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8016e00:	68fb      	ldr	r3, [r7, #12]
 8016e02:	2201      	movs	r2, #1
 8016e04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8016e08:	68fb      	ldr	r3, [r7, #12]
 8016e0a:	2200      	movs	r2, #0
 8016e0c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8016e10:	2303      	movs	r3, #3
 8016e12:	e010      	b.n	8016e36 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8016e14:	693b      	ldr	r3, [r7, #16]
 8016e16:	2b00      	cmp	r3, #0
 8016e18:	d101      	bne.n	8016e1e <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8016e1a:	2300      	movs	r3, #0
 8016e1c:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8016e1e:	693b      	ldr	r3, [r7, #16]
 8016e20:	3b01      	subs	r3, #1
 8016e22:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8016e24:	68fb      	ldr	r3, [r7, #12]
 8016e26:	681b      	ldr	r3, [r3, #0]
 8016e28:	689a      	ldr	r2, [r3, #8]
 8016e2a:	68bb      	ldr	r3, [r7, #8]
 8016e2c:	4013      	ands	r3, r2
 8016e2e:	687a      	ldr	r2, [r7, #4]
 8016e30:	429a      	cmp	r2, r3
 8016e32:	d194      	bne.n	8016d5e <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8016e34:	2300      	movs	r3, #0
}
 8016e36:	4618      	mov	r0, r3
 8016e38:	3720      	adds	r7, #32
 8016e3a:	46bd      	mov	sp, r7
 8016e3c:	bd80      	pop	{r7, pc}
 8016e3e:	bf00      	nop
 8016e40:	20000004 	.word	0x20000004

08016e44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8016e44:	b580      	push	{r7, lr}
 8016e46:	b086      	sub	sp, #24
 8016e48:	af02      	add	r7, sp, #8
 8016e4a:	60f8      	str	r0, [r7, #12]
 8016e4c:	60b9      	str	r1, [r7, #8]
 8016e4e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8016e50:	687b      	ldr	r3, [r7, #4]
 8016e52:	9300      	str	r3, [sp, #0]
 8016e54:	68bb      	ldr	r3, [r7, #8]
 8016e56:	2200      	movs	r2, #0
 8016e58:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8016e5c:	68f8      	ldr	r0, [r7, #12]
 8016e5e:	f7ff ff5f 	bl	8016d20 <SPI_WaitFifoStateUntilTimeout>
 8016e62:	4603      	mov	r3, r0
 8016e64:	2b00      	cmp	r3, #0
 8016e66:	d007      	beq.n	8016e78 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8016e68:	68fb      	ldr	r3, [r7, #12]
 8016e6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8016e6c:	f043 0220 	orr.w	r2, r3, #32
 8016e70:	68fb      	ldr	r3, [r7, #12]
 8016e72:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8016e74:	2303      	movs	r3, #3
 8016e76:	e027      	b.n	8016ec8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8016e78:	687b      	ldr	r3, [r7, #4]
 8016e7a:	9300      	str	r3, [sp, #0]
 8016e7c:	68bb      	ldr	r3, [r7, #8]
 8016e7e:	2200      	movs	r2, #0
 8016e80:	2180      	movs	r1, #128	; 0x80
 8016e82:	68f8      	ldr	r0, [r7, #12]
 8016e84:	f7ff fec4 	bl	8016c10 <SPI_WaitFlagStateUntilTimeout>
 8016e88:	4603      	mov	r3, r0
 8016e8a:	2b00      	cmp	r3, #0
 8016e8c:	d007      	beq.n	8016e9e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8016e8e:	68fb      	ldr	r3, [r7, #12]
 8016e90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8016e92:	f043 0220 	orr.w	r2, r3, #32
 8016e96:	68fb      	ldr	r3, [r7, #12]
 8016e98:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8016e9a:	2303      	movs	r3, #3
 8016e9c:	e014      	b.n	8016ec8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8016e9e:	687b      	ldr	r3, [r7, #4]
 8016ea0:	9300      	str	r3, [sp, #0]
 8016ea2:	68bb      	ldr	r3, [r7, #8]
 8016ea4:	2200      	movs	r2, #0
 8016ea6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8016eaa:	68f8      	ldr	r0, [r7, #12]
 8016eac:	f7ff ff38 	bl	8016d20 <SPI_WaitFifoStateUntilTimeout>
 8016eb0:	4603      	mov	r3, r0
 8016eb2:	2b00      	cmp	r3, #0
 8016eb4:	d007      	beq.n	8016ec6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8016eb6:	68fb      	ldr	r3, [r7, #12]
 8016eb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8016eba:	f043 0220 	orr.w	r2, r3, #32
 8016ebe:	68fb      	ldr	r3, [r7, #12]
 8016ec0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8016ec2:	2303      	movs	r3, #3
 8016ec4:	e000      	b.n	8016ec8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8016ec6:	2300      	movs	r3, #0
}
 8016ec8:	4618      	mov	r0, r3
 8016eca:	3710      	adds	r7, #16
 8016ecc:	46bd      	mov	sp, r7
 8016ece:	bd80      	pop	{r7, pc}

08016ed0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8016ed0:	b580      	push	{r7, lr}
 8016ed2:	b082      	sub	sp, #8
 8016ed4:	af00      	add	r7, sp, #0
 8016ed6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8016ed8:	687b      	ldr	r3, [r7, #4]
 8016eda:	2b00      	cmp	r3, #0
 8016edc:	d101      	bne.n	8016ee2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8016ede:	2301      	movs	r3, #1
 8016ee0:	e040      	b.n	8016f64 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8016ee2:	687b      	ldr	r3, [r7, #4]
 8016ee4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016ee6:	2b00      	cmp	r3, #0
 8016ee8:	d106      	bne.n	8016ef8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8016eea:	687b      	ldr	r3, [r7, #4]
 8016eec:	2200      	movs	r2, #0
 8016eee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8016ef2:	6878      	ldr	r0, [r7, #4]
 8016ef4:	f7fb faf0 	bl	80124d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8016ef8:	687b      	ldr	r3, [r7, #4]
 8016efa:	2224      	movs	r2, #36	; 0x24
 8016efc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8016efe:	687b      	ldr	r3, [r7, #4]
 8016f00:	681b      	ldr	r3, [r3, #0]
 8016f02:	681a      	ldr	r2, [r3, #0]
 8016f04:	687b      	ldr	r3, [r7, #4]
 8016f06:	681b      	ldr	r3, [r3, #0]
 8016f08:	f022 0201 	bic.w	r2, r2, #1
 8016f0c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8016f0e:	6878      	ldr	r0, [r7, #4]
 8016f10:	f000 f8c0 	bl	8017094 <UART_SetConfig>
 8016f14:	4603      	mov	r3, r0
 8016f16:	2b01      	cmp	r3, #1
 8016f18:	d101      	bne.n	8016f1e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8016f1a:	2301      	movs	r3, #1
 8016f1c:	e022      	b.n	8016f64 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8016f1e:	687b      	ldr	r3, [r7, #4]
 8016f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	d002      	beq.n	8016f2c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8016f26:	6878      	ldr	r0, [r7, #4]
 8016f28:	f000 fb3e 	bl	80175a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8016f2c:	687b      	ldr	r3, [r7, #4]
 8016f2e:	681b      	ldr	r3, [r3, #0]
 8016f30:	685a      	ldr	r2, [r3, #4]
 8016f32:	687b      	ldr	r3, [r7, #4]
 8016f34:	681b      	ldr	r3, [r3, #0]
 8016f36:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8016f3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8016f3c:	687b      	ldr	r3, [r7, #4]
 8016f3e:	681b      	ldr	r3, [r3, #0]
 8016f40:	689a      	ldr	r2, [r3, #8]
 8016f42:	687b      	ldr	r3, [r7, #4]
 8016f44:	681b      	ldr	r3, [r3, #0]
 8016f46:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8016f4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8016f4c:	687b      	ldr	r3, [r7, #4]
 8016f4e:	681b      	ldr	r3, [r3, #0]
 8016f50:	681a      	ldr	r2, [r3, #0]
 8016f52:	687b      	ldr	r3, [r7, #4]
 8016f54:	681b      	ldr	r3, [r3, #0]
 8016f56:	f042 0201 	orr.w	r2, r2, #1
 8016f5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8016f5c:	6878      	ldr	r0, [r7, #4]
 8016f5e:	f000 fbc5 	bl	80176ec <UART_CheckIdleState>
 8016f62:	4603      	mov	r3, r0
}
 8016f64:	4618      	mov	r0, r3
 8016f66:	3708      	adds	r7, #8
 8016f68:	46bd      	mov	sp, r7
 8016f6a:	bd80      	pop	{r7, pc}

08016f6c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8016f6c:	b580      	push	{r7, lr}
 8016f6e:	b08a      	sub	sp, #40	; 0x28
 8016f70:	af02      	add	r7, sp, #8
 8016f72:	60f8      	str	r0, [r7, #12]
 8016f74:	60b9      	str	r1, [r7, #8]
 8016f76:	603b      	str	r3, [r7, #0]
 8016f78:	4613      	mov	r3, r2
 8016f7a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8016f7c:	68fb      	ldr	r3, [r7, #12]
 8016f7e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016f80:	2b20      	cmp	r3, #32
 8016f82:	f040 8082 	bne.w	801708a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8016f86:	68bb      	ldr	r3, [r7, #8]
 8016f88:	2b00      	cmp	r3, #0
 8016f8a:	d002      	beq.n	8016f92 <HAL_UART_Transmit+0x26>
 8016f8c:	88fb      	ldrh	r3, [r7, #6]
 8016f8e:	2b00      	cmp	r3, #0
 8016f90:	d101      	bne.n	8016f96 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8016f92:	2301      	movs	r3, #1
 8016f94:	e07a      	b.n	801708c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8016f96:	68fb      	ldr	r3, [r7, #12]
 8016f98:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8016f9c:	2b01      	cmp	r3, #1
 8016f9e:	d101      	bne.n	8016fa4 <HAL_UART_Transmit+0x38>
 8016fa0:	2302      	movs	r3, #2
 8016fa2:	e073      	b.n	801708c <HAL_UART_Transmit+0x120>
 8016fa4:	68fb      	ldr	r3, [r7, #12]
 8016fa6:	2201      	movs	r2, #1
 8016fa8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016fac:	68fb      	ldr	r3, [r7, #12]
 8016fae:	2200      	movs	r2, #0
 8016fb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8016fb4:	68fb      	ldr	r3, [r7, #12]
 8016fb6:	2221      	movs	r2, #33	; 0x21
 8016fb8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8016fba:	f7fb fdad 	bl	8012b18 <HAL_GetTick>
 8016fbe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8016fc0:	68fb      	ldr	r3, [r7, #12]
 8016fc2:	88fa      	ldrh	r2, [r7, #6]
 8016fc4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8016fc8:	68fb      	ldr	r3, [r7, #12]
 8016fca:	88fa      	ldrh	r2, [r7, #6]
 8016fcc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8016fd0:	68fb      	ldr	r3, [r7, #12]
 8016fd2:	689b      	ldr	r3, [r3, #8]
 8016fd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8016fd8:	d108      	bne.n	8016fec <HAL_UART_Transmit+0x80>
 8016fda:	68fb      	ldr	r3, [r7, #12]
 8016fdc:	691b      	ldr	r3, [r3, #16]
 8016fde:	2b00      	cmp	r3, #0
 8016fe0:	d104      	bne.n	8016fec <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8016fe2:	2300      	movs	r3, #0
 8016fe4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8016fe6:	68bb      	ldr	r3, [r7, #8]
 8016fe8:	61bb      	str	r3, [r7, #24]
 8016fea:	e003      	b.n	8016ff4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8016fec:	68bb      	ldr	r3, [r7, #8]
 8016fee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8016ff0:	2300      	movs	r3, #0
 8016ff2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8016ff4:	68fb      	ldr	r3, [r7, #12]
 8016ff6:	2200      	movs	r2, #0
 8016ff8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8016ffc:	e02d      	b.n	801705a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8016ffe:	683b      	ldr	r3, [r7, #0]
 8017000:	9300      	str	r3, [sp, #0]
 8017002:	697b      	ldr	r3, [r7, #20]
 8017004:	2200      	movs	r2, #0
 8017006:	2180      	movs	r1, #128	; 0x80
 8017008:	68f8      	ldr	r0, [r7, #12]
 801700a:	f000 fbb8 	bl	801777e <UART_WaitOnFlagUntilTimeout>
 801700e:	4603      	mov	r3, r0
 8017010:	2b00      	cmp	r3, #0
 8017012:	d001      	beq.n	8017018 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8017014:	2303      	movs	r3, #3
 8017016:	e039      	b.n	801708c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8017018:	69fb      	ldr	r3, [r7, #28]
 801701a:	2b00      	cmp	r3, #0
 801701c:	d10b      	bne.n	8017036 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 801701e:	69bb      	ldr	r3, [r7, #24]
 8017020:	881a      	ldrh	r2, [r3, #0]
 8017022:	68fb      	ldr	r3, [r7, #12]
 8017024:	681b      	ldr	r3, [r3, #0]
 8017026:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801702a:	b292      	uxth	r2, r2
 801702c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 801702e:	69bb      	ldr	r3, [r7, #24]
 8017030:	3302      	adds	r3, #2
 8017032:	61bb      	str	r3, [r7, #24]
 8017034:	e008      	b.n	8017048 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8017036:	69fb      	ldr	r3, [r7, #28]
 8017038:	781a      	ldrb	r2, [r3, #0]
 801703a:	68fb      	ldr	r3, [r7, #12]
 801703c:	681b      	ldr	r3, [r3, #0]
 801703e:	b292      	uxth	r2, r2
 8017040:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8017042:	69fb      	ldr	r3, [r7, #28]
 8017044:	3301      	adds	r3, #1
 8017046:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8017048:	68fb      	ldr	r3, [r7, #12]
 801704a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 801704e:	b29b      	uxth	r3, r3
 8017050:	3b01      	subs	r3, #1
 8017052:	b29a      	uxth	r2, r3
 8017054:	68fb      	ldr	r3, [r7, #12]
 8017056:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 801705a:	68fb      	ldr	r3, [r7, #12]
 801705c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8017060:	b29b      	uxth	r3, r3
 8017062:	2b00      	cmp	r3, #0
 8017064:	d1cb      	bne.n	8016ffe <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8017066:	683b      	ldr	r3, [r7, #0]
 8017068:	9300      	str	r3, [sp, #0]
 801706a:	697b      	ldr	r3, [r7, #20]
 801706c:	2200      	movs	r2, #0
 801706e:	2140      	movs	r1, #64	; 0x40
 8017070:	68f8      	ldr	r0, [r7, #12]
 8017072:	f000 fb84 	bl	801777e <UART_WaitOnFlagUntilTimeout>
 8017076:	4603      	mov	r3, r0
 8017078:	2b00      	cmp	r3, #0
 801707a:	d001      	beq.n	8017080 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 801707c:	2303      	movs	r3, #3
 801707e:	e005      	b.n	801708c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8017080:	68fb      	ldr	r3, [r7, #12]
 8017082:	2220      	movs	r2, #32
 8017084:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8017086:	2300      	movs	r3, #0
 8017088:	e000      	b.n	801708c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 801708a:	2302      	movs	r3, #2
  }
}
 801708c:	4618      	mov	r0, r3
 801708e:	3720      	adds	r7, #32
 8017090:	46bd      	mov	sp, r7
 8017092:	bd80      	pop	{r7, pc}

08017094 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8017094:	b5b0      	push	{r4, r5, r7, lr}
 8017096:	b088      	sub	sp, #32
 8017098:	af00      	add	r7, sp, #0
 801709a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801709c:	2300      	movs	r3, #0
 801709e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80170a0:	687b      	ldr	r3, [r7, #4]
 80170a2:	689a      	ldr	r2, [r3, #8]
 80170a4:	687b      	ldr	r3, [r7, #4]
 80170a6:	691b      	ldr	r3, [r3, #16]
 80170a8:	431a      	orrs	r2, r3
 80170aa:	687b      	ldr	r3, [r7, #4]
 80170ac:	695b      	ldr	r3, [r3, #20]
 80170ae:	431a      	orrs	r2, r3
 80170b0:	687b      	ldr	r3, [r7, #4]
 80170b2:	69db      	ldr	r3, [r3, #28]
 80170b4:	4313      	orrs	r3, r2
 80170b6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80170b8:	687b      	ldr	r3, [r7, #4]
 80170ba:	681b      	ldr	r3, [r3, #0]
 80170bc:	681a      	ldr	r2, [r3, #0]
 80170be:	4bad      	ldr	r3, [pc, #692]	; (8017374 <UART_SetConfig+0x2e0>)
 80170c0:	4013      	ands	r3, r2
 80170c2:	687a      	ldr	r2, [r7, #4]
 80170c4:	6812      	ldr	r2, [r2, #0]
 80170c6:	69f9      	ldr	r1, [r7, #28]
 80170c8:	430b      	orrs	r3, r1
 80170ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80170cc:	687b      	ldr	r3, [r7, #4]
 80170ce:	681b      	ldr	r3, [r3, #0]
 80170d0:	685b      	ldr	r3, [r3, #4]
 80170d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80170d6:	687b      	ldr	r3, [r7, #4]
 80170d8:	68da      	ldr	r2, [r3, #12]
 80170da:	687b      	ldr	r3, [r7, #4]
 80170dc:	681b      	ldr	r3, [r3, #0]
 80170de:	430a      	orrs	r2, r1
 80170e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80170e2:	687b      	ldr	r3, [r7, #4]
 80170e4:	699b      	ldr	r3, [r3, #24]
 80170e6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80170e8:	687b      	ldr	r3, [r7, #4]
 80170ea:	681b      	ldr	r3, [r3, #0]
 80170ec:	4aa2      	ldr	r2, [pc, #648]	; (8017378 <UART_SetConfig+0x2e4>)
 80170ee:	4293      	cmp	r3, r2
 80170f0:	d004      	beq.n	80170fc <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80170f2:	687b      	ldr	r3, [r7, #4]
 80170f4:	6a1b      	ldr	r3, [r3, #32]
 80170f6:	69fa      	ldr	r2, [r7, #28]
 80170f8:	4313      	orrs	r3, r2
 80170fa:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80170fc:	687b      	ldr	r3, [r7, #4]
 80170fe:	681b      	ldr	r3, [r3, #0]
 8017100:	689b      	ldr	r3, [r3, #8]
 8017102:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8017106:	687b      	ldr	r3, [r7, #4]
 8017108:	681b      	ldr	r3, [r3, #0]
 801710a:	69fa      	ldr	r2, [r7, #28]
 801710c:	430a      	orrs	r2, r1
 801710e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8017110:	687b      	ldr	r3, [r7, #4]
 8017112:	681b      	ldr	r3, [r3, #0]
 8017114:	4a99      	ldr	r2, [pc, #612]	; (801737c <UART_SetConfig+0x2e8>)
 8017116:	4293      	cmp	r3, r2
 8017118:	d121      	bne.n	801715e <UART_SetConfig+0xca>
 801711a:	4b99      	ldr	r3, [pc, #612]	; (8017380 <UART_SetConfig+0x2ec>)
 801711c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8017120:	f003 0303 	and.w	r3, r3, #3
 8017124:	2b03      	cmp	r3, #3
 8017126:	d817      	bhi.n	8017158 <UART_SetConfig+0xc4>
 8017128:	a201      	add	r2, pc, #4	; (adr r2, 8017130 <UART_SetConfig+0x9c>)
 801712a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801712e:	bf00      	nop
 8017130:	08017141 	.word	0x08017141
 8017134:	0801714d 	.word	0x0801714d
 8017138:	08017147 	.word	0x08017147
 801713c:	08017153 	.word	0x08017153
 8017140:	2301      	movs	r3, #1
 8017142:	76fb      	strb	r3, [r7, #27]
 8017144:	e0e7      	b.n	8017316 <UART_SetConfig+0x282>
 8017146:	2302      	movs	r3, #2
 8017148:	76fb      	strb	r3, [r7, #27]
 801714a:	e0e4      	b.n	8017316 <UART_SetConfig+0x282>
 801714c:	2304      	movs	r3, #4
 801714e:	76fb      	strb	r3, [r7, #27]
 8017150:	e0e1      	b.n	8017316 <UART_SetConfig+0x282>
 8017152:	2308      	movs	r3, #8
 8017154:	76fb      	strb	r3, [r7, #27]
 8017156:	e0de      	b.n	8017316 <UART_SetConfig+0x282>
 8017158:	2310      	movs	r3, #16
 801715a:	76fb      	strb	r3, [r7, #27]
 801715c:	e0db      	b.n	8017316 <UART_SetConfig+0x282>
 801715e:	687b      	ldr	r3, [r7, #4]
 8017160:	681b      	ldr	r3, [r3, #0]
 8017162:	4a88      	ldr	r2, [pc, #544]	; (8017384 <UART_SetConfig+0x2f0>)
 8017164:	4293      	cmp	r3, r2
 8017166:	d132      	bne.n	80171ce <UART_SetConfig+0x13a>
 8017168:	4b85      	ldr	r3, [pc, #532]	; (8017380 <UART_SetConfig+0x2ec>)
 801716a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801716e:	f003 030c 	and.w	r3, r3, #12
 8017172:	2b0c      	cmp	r3, #12
 8017174:	d828      	bhi.n	80171c8 <UART_SetConfig+0x134>
 8017176:	a201      	add	r2, pc, #4	; (adr r2, 801717c <UART_SetConfig+0xe8>)
 8017178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801717c:	080171b1 	.word	0x080171b1
 8017180:	080171c9 	.word	0x080171c9
 8017184:	080171c9 	.word	0x080171c9
 8017188:	080171c9 	.word	0x080171c9
 801718c:	080171bd 	.word	0x080171bd
 8017190:	080171c9 	.word	0x080171c9
 8017194:	080171c9 	.word	0x080171c9
 8017198:	080171c9 	.word	0x080171c9
 801719c:	080171b7 	.word	0x080171b7
 80171a0:	080171c9 	.word	0x080171c9
 80171a4:	080171c9 	.word	0x080171c9
 80171a8:	080171c9 	.word	0x080171c9
 80171ac:	080171c3 	.word	0x080171c3
 80171b0:	2300      	movs	r3, #0
 80171b2:	76fb      	strb	r3, [r7, #27]
 80171b4:	e0af      	b.n	8017316 <UART_SetConfig+0x282>
 80171b6:	2302      	movs	r3, #2
 80171b8:	76fb      	strb	r3, [r7, #27]
 80171ba:	e0ac      	b.n	8017316 <UART_SetConfig+0x282>
 80171bc:	2304      	movs	r3, #4
 80171be:	76fb      	strb	r3, [r7, #27]
 80171c0:	e0a9      	b.n	8017316 <UART_SetConfig+0x282>
 80171c2:	2308      	movs	r3, #8
 80171c4:	76fb      	strb	r3, [r7, #27]
 80171c6:	e0a6      	b.n	8017316 <UART_SetConfig+0x282>
 80171c8:	2310      	movs	r3, #16
 80171ca:	76fb      	strb	r3, [r7, #27]
 80171cc:	e0a3      	b.n	8017316 <UART_SetConfig+0x282>
 80171ce:	687b      	ldr	r3, [r7, #4]
 80171d0:	681b      	ldr	r3, [r3, #0]
 80171d2:	4a6d      	ldr	r2, [pc, #436]	; (8017388 <UART_SetConfig+0x2f4>)
 80171d4:	4293      	cmp	r3, r2
 80171d6:	d120      	bne.n	801721a <UART_SetConfig+0x186>
 80171d8:	4b69      	ldr	r3, [pc, #420]	; (8017380 <UART_SetConfig+0x2ec>)
 80171da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80171de:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80171e2:	2b30      	cmp	r3, #48	; 0x30
 80171e4:	d013      	beq.n	801720e <UART_SetConfig+0x17a>
 80171e6:	2b30      	cmp	r3, #48	; 0x30
 80171e8:	d814      	bhi.n	8017214 <UART_SetConfig+0x180>
 80171ea:	2b20      	cmp	r3, #32
 80171ec:	d009      	beq.n	8017202 <UART_SetConfig+0x16e>
 80171ee:	2b20      	cmp	r3, #32
 80171f0:	d810      	bhi.n	8017214 <UART_SetConfig+0x180>
 80171f2:	2b00      	cmp	r3, #0
 80171f4:	d002      	beq.n	80171fc <UART_SetConfig+0x168>
 80171f6:	2b10      	cmp	r3, #16
 80171f8:	d006      	beq.n	8017208 <UART_SetConfig+0x174>
 80171fa:	e00b      	b.n	8017214 <UART_SetConfig+0x180>
 80171fc:	2300      	movs	r3, #0
 80171fe:	76fb      	strb	r3, [r7, #27]
 8017200:	e089      	b.n	8017316 <UART_SetConfig+0x282>
 8017202:	2302      	movs	r3, #2
 8017204:	76fb      	strb	r3, [r7, #27]
 8017206:	e086      	b.n	8017316 <UART_SetConfig+0x282>
 8017208:	2304      	movs	r3, #4
 801720a:	76fb      	strb	r3, [r7, #27]
 801720c:	e083      	b.n	8017316 <UART_SetConfig+0x282>
 801720e:	2308      	movs	r3, #8
 8017210:	76fb      	strb	r3, [r7, #27]
 8017212:	e080      	b.n	8017316 <UART_SetConfig+0x282>
 8017214:	2310      	movs	r3, #16
 8017216:	76fb      	strb	r3, [r7, #27]
 8017218:	e07d      	b.n	8017316 <UART_SetConfig+0x282>
 801721a:	687b      	ldr	r3, [r7, #4]
 801721c:	681b      	ldr	r3, [r3, #0]
 801721e:	4a5b      	ldr	r2, [pc, #364]	; (801738c <UART_SetConfig+0x2f8>)
 8017220:	4293      	cmp	r3, r2
 8017222:	d120      	bne.n	8017266 <UART_SetConfig+0x1d2>
 8017224:	4b56      	ldr	r3, [pc, #344]	; (8017380 <UART_SetConfig+0x2ec>)
 8017226:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801722a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801722e:	2bc0      	cmp	r3, #192	; 0xc0
 8017230:	d013      	beq.n	801725a <UART_SetConfig+0x1c6>
 8017232:	2bc0      	cmp	r3, #192	; 0xc0
 8017234:	d814      	bhi.n	8017260 <UART_SetConfig+0x1cc>
 8017236:	2b80      	cmp	r3, #128	; 0x80
 8017238:	d009      	beq.n	801724e <UART_SetConfig+0x1ba>
 801723a:	2b80      	cmp	r3, #128	; 0x80
 801723c:	d810      	bhi.n	8017260 <UART_SetConfig+0x1cc>
 801723e:	2b00      	cmp	r3, #0
 8017240:	d002      	beq.n	8017248 <UART_SetConfig+0x1b4>
 8017242:	2b40      	cmp	r3, #64	; 0x40
 8017244:	d006      	beq.n	8017254 <UART_SetConfig+0x1c0>
 8017246:	e00b      	b.n	8017260 <UART_SetConfig+0x1cc>
 8017248:	2300      	movs	r3, #0
 801724a:	76fb      	strb	r3, [r7, #27]
 801724c:	e063      	b.n	8017316 <UART_SetConfig+0x282>
 801724e:	2302      	movs	r3, #2
 8017250:	76fb      	strb	r3, [r7, #27]
 8017252:	e060      	b.n	8017316 <UART_SetConfig+0x282>
 8017254:	2304      	movs	r3, #4
 8017256:	76fb      	strb	r3, [r7, #27]
 8017258:	e05d      	b.n	8017316 <UART_SetConfig+0x282>
 801725a:	2308      	movs	r3, #8
 801725c:	76fb      	strb	r3, [r7, #27]
 801725e:	e05a      	b.n	8017316 <UART_SetConfig+0x282>
 8017260:	2310      	movs	r3, #16
 8017262:	76fb      	strb	r3, [r7, #27]
 8017264:	e057      	b.n	8017316 <UART_SetConfig+0x282>
 8017266:	687b      	ldr	r3, [r7, #4]
 8017268:	681b      	ldr	r3, [r3, #0]
 801726a:	4a49      	ldr	r2, [pc, #292]	; (8017390 <UART_SetConfig+0x2fc>)
 801726c:	4293      	cmp	r3, r2
 801726e:	d125      	bne.n	80172bc <UART_SetConfig+0x228>
 8017270:	4b43      	ldr	r3, [pc, #268]	; (8017380 <UART_SetConfig+0x2ec>)
 8017272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8017276:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801727a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801727e:	d017      	beq.n	80172b0 <UART_SetConfig+0x21c>
 8017280:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8017284:	d817      	bhi.n	80172b6 <UART_SetConfig+0x222>
 8017286:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801728a:	d00b      	beq.n	80172a4 <UART_SetConfig+0x210>
 801728c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017290:	d811      	bhi.n	80172b6 <UART_SetConfig+0x222>
 8017292:	2b00      	cmp	r3, #0
 8017294:	d003      	beq.n	801729e <UART_SetConfig+0x20a>
 8017296:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801729a:	d006      	beq.n	80172aa <UART_SetConfig+0x216>
 801729c:	e00b      	b.n	80172b6 <UART_SetConfig+0x222>
 801729e:	2300      	movs	r3, #0
 80172a0:	76fb      	strb	r3, [r7, #27]
 80172a2:	e038      	b.n	8017316 <UART_SetConfig+0x282>
 80172a4:	2302      	movs	r3, #2
 80172a6:	76fb      	strb	r3, [r7, #27]
 80172a8:	e035      	b.n	8017316 <UART_SetConfig+0x282>
 80172aa:	2304      	movs	r3, #4
 80172ac:	76fb      	strb	r3, [r7, #27]
 80172ae:	e032      	b.n	8017316 <UART_SetConfig+0x282>
 80172b0:	2308      	movs	r3, #8
 80172b2:	76fb      	strb	r3, [r7, #27]
 80172b4:	e02f      	b.n	8017316 <UART_SetConfig+0x282>
 80172b6:	2310      	movs	r3, #16
 80172b8:	76fb      	strb	r3, [r7, #27]
 80172ba:	e02c      	b.n	8017316 <UART_SetConfig+0x282>
 80172bc:	687b      	ldr	r3, [r7, #4]
 80172be:	681b      	ldr	r3, [r3, #0]
 80172c0:	4a2d      	ldr	r2, [pc, #180]	; (8017378 <UART_SetConfig+0x2e4>)
 80172c2:	4293      	cmp	r3, r2
 80172c4:	d125      	bne.n	8017312 <UART_SetConfig+0x27e>
 80172c6:	4b2e      	ldr	r3, [pc, #184]	; (8017380 <UART_SetConfig+0x2ec>)
 80172c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80172cc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80172d0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80172d4:	d017      	beq.n	8017306 <UART_SetConfig+0x272>
 80172d6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80172da:	d817      	bhi.n	801730c <UART_SetConfig+0x278>
 80172dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80172e0:	d00b      	beq.n	80172fa <UART_SetConfig+0x266>
 80172e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80172e6:	d811      	bhi.n	801730c <UART_SetConfig+0x278>
 80172e8:	2b00      	cmp	r3, #0
 80172ea:	d003      	beq.n	80172f4 <UART_SetConfig+0x260>
 80172ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80172f0:	d006      	beq.n	8017300 <UART_SetConfig+0x26c>
 80172f2:	e00b      	b.n	801730c <UART_SetConfig+0x278>
 80172f4:	2300      	movs	r3, #0
 80172f6:	76fb      	strb	r3, [r7, #27]
 80172f8:	e00d      	b.n	8017316 <UART_SetConfig+0x282>
 80172fa:	2302      	movs	r3, #2
 80172fc:	76fb      	strb	r3, [r7, #27]
 80172fe:	e00a      	b.n	8017316 <UART_SetConfig+0x282>
 8017300:	2304      	movs	r3, #4
 8017302:	76fb      	strb	r3, [r7, #27]
 8017304:	e007      	b.n	8017316 <UART_SetConfig+0x282>
 8017306:	2308      	movs	r3, #8
 8017308:	76fb      	strb	r3, [r7, #27]
 801730a:	e004      	b.n	8017316 <UART_SetConfig+0x282>
 801730c:	2310      	movs	r3, #16
 801730e:	76fb      	strb	r3, [r7, #27]
 8017310:	e001      	b.n	8017316 <UART_SetConfig+0x282>
 8017312:	2310      	movs	r3, #16
 8017314:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8017316:	687b      	ldr	r3, [r7, #4]
 8017318:	681b      	ldr	r3, [r3, #0]
 801731a:	4a17      	ldr	r2, [pc, #92]	; (8017378 <UART_SetConfig+0x2e4>)
 801731c:	4293      	cmp	r3, r2
 801731e:	f040 8087 	bne.w	8017430 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8017322:	7efb      	ldrb	r3, [r7, #27]
 8017324:	2b08      	cmp	r3, #8
 8017326:	d837      	bhi.n	8017398 <UART_SetConfig+0x304>
 8017328:	a201      	add	r2, pc, #4	; (adr r2, 8017330 <UART_SetConfig+0x29c>)
 801732a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801732e:	bf00      	nop
 8017330:	08017355 	.word	0x08017355
 8017334:	08017399 	.word	0x08017399
 8017338:	0801735d 	.word	0x0801735d
 801733c:	08017399 	.word	0x08017399
 8017340:	08017363 	.word	0x08017363
 8017344:	08017399 	.word	0x08017399
 8017348:	08017399 	.word	0x08017399
 801734c:	08017399 	.word	0x08017399
 8017350:	0801736b 	.word	0x0801736b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8017354:	f7fe fb26 	bl	80159a4 <HAL_RCC_GetPCLK1Freq>
 8017358:	6178      	str	r0, [r7, #20]
        break;
 801735a:	e022      	b.n	80173a2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801735c:	4b0d      	ldr	r3, [pc, #52]	; (8017394 <UART_SetConfig+0x300>)
 801735e:	617b      	str	r3, [r7, #20]
        break;
 8017360:	e01f      	b.n	80173a2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8017362:	f7fe fa87 	bl	8015874 <HAL_RCC_GetSysClockFreq>
 8017366:	6178      	str	r0, [r7, #20]
        break;
 8017368:	e01b      	b.n	80173a2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801736a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801736e:	617b      	str	r3, [r7, #20]
        break;
 8017370:	e017      	b.n	80173a2 <UART_SetConfig+0x30e>
 8017372:	bf00      	nop
 8017374:	efff69f3 	.word	0xefff69f3
 8017378:	40008000 	.word	0x40008000
 801737c:	40013800 	.word	0x40013800
 8017380:	40021000 	.word	0x40021000
 8017384:	40004400 	.word	0x40004400
 8017388:	40004800 	.word	0x40004800
 801738c:	40004c00 	.word	0x40004c00
 8017390:	40005000 	.word	0x40005000
 8017394:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8017398:	2300      	movs	r3, #0
 801739a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 801739c:	2301      	movs	r3, #1
 801739e:	76bb      	strb	r3, [r7, #26]
        break;
 80173a0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80173a2:	697b      	ldr	r3, [r7, #20]
 80173a4:	2b00      	cmp	r3, #0
 80173a6:	f000 80f1 	beq.w	801758c <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80173aa:	687b      	ldr	r3, [r7, #4]
 80173ac:	685a      	ldr	r2, [r3, #4]
 80173ae:	4613      	mov	r3, r2
 80173b0:	005b      	lsls	r3, r3, #1
 80173b2:	4413      	add	r3, r2
 80173b4:	697a      	ldr	r2, [r7, #20]
 80173b6:	429a      	cmp	r2, r3
 80173b8:	d305      	bcc.n	80173c6 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80173ba:	687b      	ldr	r3, [r7, #4]
 80173bc:	685b      	ldr	r3, [r3, #4]
 80173be:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80173c0:	697a      	ldr	r2, [r7, #20]
 80173c2:	429a      	cmp	r2, r3
 80173c4:	d902      	bls.n	80173cc <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80173c6:	2301      	movs	r3, #1
 80173c8:	76bb      	strb	r3, [r7, #26]
 80173ca:	e0df      	b.n	801758c <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80173cc:	697b      	ldr	r3, [r7, #20]
 80173ce:	4618      	mov	r0, r3
 80173d0:	f04f 0100 	mov.w	r1, #0
 80173d4:	f04f 0200 	mov.w	r2, #0
 80173d8:	f04f 0300 	mov.w	r3, #0
 80173dc:	020b      	lsls	r3, r1, #8
 80173de:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80173e2:	0202      	lsls	r2, r0, #8
 80173e4:	6879      	ldr	r1, [r7, #4]
 80173e6:	6849      	ldr	r1, [r1, #4]
 80173e8:	0849      	lsrs	r1, r1, #1
 80173ea:	4608      	mov	r0, r1
 80173ec:	f04f 0100 	mov.w	r1, #0
 80173f0:	1814      	adds	r4, r2, r0
 80173f2:	eb43 0501 	adc.w	r5, r3, r1
 80173f6:	687b      	ldr	r3, [r7, #4]
 80173f8:	685b      	ldr	r3, [r3, #4]
 80173fa:	461a      	mov	r2, r3
 80173fc:	f04f 0300 	mov.w	r3, #0
 8017400:	4620      	mov	r0, r4
 8017402:	4629      	mov	r1, r5
 8017404:	f7f9 fa4a 	bl	801089c <__aeabi_uldivmod>
 8017408:	4602      	mov	r2, r0
 801740a:	460b      	mov	r3, r1
 801740c:	4613      	mov	r3, r2
 801740e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8017410:	693b      	ldr	r3, [r7, #16]
 8017412:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8017416:	d308      	bcc.n	801742a <UART_SetConfig+0x396>
 8017418:	693b      	ldr	r3, [r7, #16]
 801741a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801741e:	d204      	bcs.n	801742a <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8017420:	687b      	ldr	r3, [r7, #4]
 8017422:	681b      	ldr	r3, [r3, #0]
 8017424:	693a      	ldr	r2, [r7, #16]
 8017426:	60da      	str	r2, [r3, #12]
 8017428:	e0b0      	b.n	801758c <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 801742a:	2301      	movs	r3, #1
 801742c:	76bb      	strb	r3, [r7, #26]
 801742e:	e0ad      	b.n	801758c <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8017430:	687b      	ldr	r3, [r7, #4]
 8017432:	69db      	ldr	r3, [r3, #28]
 8017434:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8017438:	d15c      	bne.n	80174f4 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 801743a:	7efb      	ldrb	r3, [r7, #27]
 801743c:	2b08      	cmp	r3, #8
 801743e:	d828      	bhi.n	8017492 <UART_SetConfig+0x3fe>
 8017440:	a201      	add	r2, pc, #4	; (adr r2, 8017448 <UART_SetConfig+0x3b4>)
 8017442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017446:	bf00      	nop
 8017448:	0801746d 	.word	0x0801746d
 801744c:	08017475 	.word	0x08017475
 8017450:	0801747d 	.word	0x0801747d
 8017454:	08017493 	.word	0x08017493
 8017458:	08017483 	.word	0x08017483
 801745c:	08017493 	.word	0x08017493
 8017460:	08017493 	.word	0x08017493
 8017464:	08017493 	.word	0x08017493
 8017468:	0801748b 	.word	0x0801748b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801746c:	f7fe fa9a 	bl	80159a4 <HAL_RCC_GetPCLK1Freq>
 8017470:	6178      	str	r0, [r7, #20]
        break;
 8017472:	e013      	b.n	801749c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8017474:	f7fe faac 	bl	80159d0 <HAL_RCC_GetPCLK2Freq>
 8017478:	6178      	str	r0, [r7, #20]
        break;
 801747a:	e00f      	b.n	801749c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801747c:	4b49      	ldr	r3, [pc, #292]	; (80175a4 <UART_SetConfig+0x510>)
 801747e:	617b      	str	r3, [r7, #20]
        break;
 8017480:	e00c      	b.n	801749c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8017482:	f7fe f9f7 	bl	8015874 <HAL_RCC_GetSysClockFreq>
 8017486:	6178      	str	r0, [r7, #20]
        break;
 8017488:	e008      	b.n	801749c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801748a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801748e:	617b      	str	r3, [r7, #20]
        break;
 8017490:	e004      	b.n	801749c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8017492:	2300      	movs	r3, #0
 8017494:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8017496:	2301      	movs	r3, #1
 8017498:	76bb      	strb	r3, [r7, #26]
        break;
 801749a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801749c:	697b      	ldr	r3, [r7, #20]
 801749e:	2b00      	cmp	r3, #0
 80174a0:	d074      	beq.n	801758c <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80174a2:	697b      	ldr	r3, [r7, #20]
 80174a4:	005a      	lsls	r2, r3, #1
 80174a6:	687b      	ldr	r3, [r7, #4]
 80174a8:	685b      	ldr	r3, [r3, #4]
 80174aa:	085b      	lsrs	r3, r3, #1
 80174ac:	441a      	add	r2, r3
 80174ae:	687b      	ldr	r3, [r7, #4]
 80174b0:	685b      	ldr	r3, [r3, #4]
 80174b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80174b6:	b29b      	uxth	r3, r3
 80174b8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80174ba:	693b      	ldr	r3, [r7, #16]
 80174bc:	2b0f      	cmp	r3, #15
 80174be:	d916      	bls.n	80174ee <UART_SetConfig+0x45a>
 80174c0:	693b      	ldr	r3, [r7, #16]
 80174c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80174c6:	d212      	bcs.n	80174ee <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80174c8:	693b      	ldr	r3, [r7, #16]
 80174ca:	b29b      	uxth	r3, r3
 80174cc:	f023 030f 	bic.w	r3, r3, #15
 80174d0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80174d2:	693b      	ldr	r3, [r7, #16]
 80174d4:	085b      	lsrs	r3, r3, #1
 80174d6:	b29b      	uxth	r3, r3
 80174d8:	f003 0307 	and.w	r3, r3, #7
 80174dc:	b29a      	uxth	r2, r3
 80174de:	89fb      	ldrh	r3, [r7, #14]
 80174e0:	4313      	orrs	r3, r2
 80174e2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80174e4:	687b      	ldr	r3, [r7, #4]
 80174e6:	681b      	ldr	r3, [r3, #0]
 80174e8:	89fa      	ldrh	r2, [r7, #14]
 80174ea:	60da      	str	r2, [r3, #12]
 80174ec:	e04e      	b.n	801758c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80174ee:	2301      	movs	r3, #1
 80174f0:	76bb      	strb	r3, [r7, #26]
 80174f2:	e04b      	b.n	801758c <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80174f4:	7efb      	ldrb	r3, [r7, #27]
 80174f6:	2b08      	cmp	r3, #8
 80174f8:	d827      	bhi.n	801754a <UART_SetConfig+0x4b6>
 80174fa:	a201      	add	r2, pc, #4	; (adr r2, 8017500 <UART_SetConfig+0x46c>)
 80174fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017500:	08017525 	.word	0x08017525
 8017504:	0801752d 	.word	0x0801752d
 8017508:	08017535 	.word	0x08017535
 801750c:	0801754b 	.word	0x0801754b
 8017510:	0801753b 	.word	0x0801753b
 8017514:	0801754b 	.word	0x0801754b
 8017518:	0801754b 	.word	0x0801754b
 801751c:	0801754b 	.word	0x0801754b
 8017520:	08017543 	.word	0x08017543
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8017524:	f7fe fa3e 	bl	80159a4 <HAL_RCC_GetPCLK1Freq>
 8017528:	6178      	str	r0, [r7, #20]
        break;
 801752a:	e013      	b.n	8017554 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801752c:	f7fe fa50 	bl	80159d0 <HAL_RCC_GetPCLK2Freq>
 8017530:	6178      	str	r0, [r7, #20]
        break;
 8017532:	e00f      	b.n	8017554 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8017534:	4b1b      	ldr	r3, [pc, #108]	; (80175a4 <UART_SetConfig+0x510>)
 8017536:	617b      	str	r3, [r7, #20]
        break;
 8017538:	e00c      	b.n	8017554 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801753a:	f7fe f99b 	bl	8015874 <HAL_RCC_GetSysClockFreq>
 801753e:	6178      	str	r0, [r7, #20]
        break;
 8017540:	e008      	b.n	8017554 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8017542:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8017546:	617b      	str	r3, [r7, #20]
        break;
 8017548:	e004      	b.n	8017554 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 801754a:	2300      	movs	r3, #0
 801754c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 801754e:	2301      	movs	r3, #1
 8017550:	76bb      	strb	r3, [r7, #26]
        break;
 8017552:	bf00      	nop
    }

    if (pclk != 0U)
 8017554:	697b      	ldr	r3, [r7, #20]
 8017556:	2b00      	cmp	r3, #0
 8017558:	d018      	beq.n	801758c <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 801755a:	687b      	ldr	r3, [r7, #4]
 801755c:	685b      	ldr	r3, [r3, #4]
 801755e:	085a      	lsrs	r2, r3, #1
 8017560:	697b      	ldr	r3, [r7, #20]
 8017562:	441a      	add	r2, r3
 8017564:	687b      	ldr	r3, [r7, #4]
 8017566:	685b      	ldr	r3, [r3, #4]
 8017568:	fbb2 f3f3 	udiv	r3, r2, r3
 801756c:	b29b      	uxth	r3, r3
 801756e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8017570:	693b      	ldr	r3, [r7, #16]
 8017572:	2b0f      	cmp	r3, #15
 8017574:	d908      	bls.n	8017588 <UART_SetConfig+0x4f4>
 8017576:	693b      	ldr	r3, [r7, #16]
 8017578:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801757c:	d204      	bcs.n	8017588 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 801757e:	687b      	ldr	r3, [r7, #4]
 8017580:	681b      	ldr	r3, [r3, #0]
 8017582:	693a      	ldr	r2, [r7, #16]
 8017584:	60da      	str	r2, [r3, #12]
 8017586:	e001      	b.n	801758c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8017588:	2301      	movs	r3, #1
 801758a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801758c:	687b      	ldr	r3, [r7, #4]
 801758e:	2200      	movs	r2, #0
 8017590:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8017592:	687b      	ldr	r3, [r7, #4]
 8017594:	2200      	movs	r2, #0
 8017596:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8017598:	7ebb      	ldrb	r3, [r7, #26]
}
 801759a:	4618      	mov	r0, r3
 801759c:	3720      	adds	r7, #32
 801759e:	46bd      	mov	sp, r7
 80175a0:	bdb0      	pop	{r4, r5, r7, pc}
 80175a2:	bf00      	nop
 80175a4:	00f42400 	.word	0x00f42400

080175a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80175a8:	b480      	push	{r7}
 80175aa:	b083      	sub	sp, #12
 80175ac:	af00      	add	r7, sp, #0
 80175ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80175b0:	687b      	ldr	r3, [r7, #4]
 80175b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80175b4:	f003 0301 	and.w	r3, r3, #1
 80175b8:	2b00      	cmp	r3, #0
 80175ba:	d00a      	beq.n	80175d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80175bc:	687b      	ldr	r3, [r7, #4]
 80175be:	681b      	ldr	r3, [r3, #0]
 80175c0:	685b      	ldr	r3, [r3, #4]
 80175c2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80175c6:	687b      	ldr	r3, [r7, #4]
 80175c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80175ca:	687b      	ldr	r3, [r7, #4]
 80175cc:	681b      	ldr	r3, [r3, #0]
 80175ce:	430a      	orrs	r2, r1
 80175d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80175d6:	f003 0302 	and.w	r3, r3, #2
 80175da:	2b00      	cmp	r3, #0
 80175dc:	d00a      	beq.n	80175f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80175de:	687b      	ldr	r3, [r7, #4]
 80175e0:	681b      	ldr	r3, [r3, #0]
 80175e2:	685b      	ldr	r3, [r3, #4]
 80175e4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80175e8:	687b      	ldr	r3, [r7, #4]
 80175ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80175ec:	687b      	ldr	r3, [r7, #4]
 80175ee:	681b      	ldr	r3, [r3, #0]
 80175f0:	430a      	orrs	r2, r1
 80175f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80175f4:	687b      	ldr	r3, [r7, #4]
 80175f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80175f8:	f003 0304 	and.w	r3, r3, #4
 80175fc:	2b00      	cmp	r3, #0
 80175fe:	d00a      	beq.n	8017616 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	681b      	ldr	r3, [r3, #0]
 8017604:	685b      	ldr	r3, [r3, #4]
 8017606:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 801760a:	687b      	ldr	r3, [r7, #4]
 801760c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801760e:	687b      	ldr	r3, [r7, #4]
 8017610:	681b      	ldr	r3, [r3, #0]
 8017612:	430a      	orrs	r2, r1
 8017614:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8017616:	687b      	ldr	r3, [r7, #4]
 8017618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801761a:	f003 0308 	and.w	r3, r3, #8
 801761e:	2b00      	cmp	r3, #0
 8017620:	d00a      	beq.n	8017638 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8017622:	687b      	ldr	r3, [r7, #4]
 8017624:	681b      	ldr	r3, [r3, #0]
 8017626:	685b      	ldr	r3, [r3, #4]
 8017628:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 801762c:	687b      	ldr	r3, [r7, #4]
 801762e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8017630:	687b      	ldr	r3, [r7, #4]
 8017632:	681b      	ldr	r3, [r3, #0]
 8017634:	430a      	orrs	r2, r1
 8017636:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8017638:	687b      	ldr	r3, [r7, #4]
 801763a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801763c:	f003 0310 	and.w	r3, r3, #16
 8017640:	2b00      	cmp	r3, #0
 8017642:	d00a      	beq.n	801765a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	681b      	ldr	r3, [r3, #0]
 8017648:	689b      	ldr	r3, [r3, #8]
 801764a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 801764e:	687b      	ldr	r3, [r7, #4]
 8017650:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8017652:	687b      	ldr	r3, [r7, #4]
 8017654:	681b      	ldr	r3, [r3, #0]
 8017656:	430a      	orrs	r2, r1
 8017658:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801765a:	687b      	ldr	r3, [r7, #4]
 801765c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801765e:	f003 0320 	and.w	r3, r3, #32
 8017662:	2b00      	cmp	r3, #0
 8017664:	d00a      	beq.n	801767c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8017666:	687b      	ldr	r3, [r7, #4]
 8017668:	681b      	ldr	r3, [r3, #0]
 801766a:	689b      	ldr	r3, [r3, #8]
 801766c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8017670:	687b      	ldr	r3, [r7, #4]
 8017672:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8017674:	687b      	ldr	r3, [r7, #4]
 8017676:	681b      	ldr	r3, [r3, #0]
 8017678:	430a      	orrs	r2, r1
 801767a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801767c:	687b      	ldr	r3, [r7, #4]
 801767e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017680:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017684:	2b00      	cmp	r3, #0
 8017686:	d01a      	beq.n	80176be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8017688:	687b      	ldr	r3, [r7, #4]
 801768a:	681b      	ldr	r3, [r3, #0]
 801768c:	685b      	ldr	r3, [r3, #4]
 801768e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8017692:	687b      	ldr	r3, [r7, #4]
 8017694:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8017696:	687b      	ldr	r3, [r7, #4]
 8017698:	681b      	ldr	r3, [r3, #0]
 801769a:	430a      	orrs	r2, r1
 801769c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801769e:	687b      	ldr	r3, [r7, #4]
 80176a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80176a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80176a6:	d10a      	bne.n	80176be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80176a8:	687b      	ldr	r3, [r7, #4]
 80176aa:	681b      	ldr	r3, [r3, #0]
 80176ac:	685b      	ldr	r3, [r3, #4]
 80176ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80176b2:	687b      	ldr	r3, [r7, #4]
 80176b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80176b6:	687b      	ldr	r3, [r7, #4]
 80176b8:	681b      	ldr	r3, [r3, #0]
 80176ba:	430a      	orrs	r2, r1
 80176bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80176be:	687b      	ldr	r3, [r7, #4]
 80176c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80176c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80176c6:	2b00      	cmp	r3, #0
 80176c8:	d00a      	beq.n	80176e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80176ca:	687b      	ldr	r3, [r7, #4]
 80176cc:	681b      	ldr	r3, [r3, #0]
 80176ce:	685b      	ldr	r3, [r3, #4]
 80176d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80176d4:	687b      	ldr	r3, [r7, #4]
 80176d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80176d8:	687b      	ldr	r3, [r7, #4]
 80176da:	681b      	ldr	r3, [r3, #0]
 80176dc:	430a      	orrs	r2, r1
 80176de:	605a      	str	r2, [r3, #4]
  }
}
 80176e0:	bf00      	nop
 80176e2:	370c      	adds	r7, #12
 80176e4:	46bd      	mov	sp, r7
 80176e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176ea:	4770      	bx	lr

080176ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80176ec:	b580      	push	{r7, lr}
 80176ee:	b086      	sub	sp, #24
 80176f0:	af02      	add	r7, sp, #8
 80176f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80176f4:	687b      	ldr	r3, [r7, #4]
 80176f6:	2200      	movs	r2, #0
 80176f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80176fc:	f7fb fa0c 	bl	8012b18 <HAL_GetTick>
 8017700:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8017702:	687b      	ldr	r3, [r7, #4]
 8017704:	681b      	ldr	r3, [r3, #0]
 8017706:	681b      	ldr	r3, [r3, #0]
 8017708:	f003 0308 	and.w	r3, r3, #8
 801770c:	2b08      	cmp	r3, #8
 801770e:	d10e      	bne.n	801772e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8017710:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8017714:	9300      	str	r3, [sp, #0]
 8017716:	68fb      	ldr	r3, [r7, #12]
 8017718:	2200      	movs	r2, #0
 801771a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801771e:	6878      	ldr	r0, [r7, #4]
 8017720:	f000 f82d 	bl	801777e <UART_WaitOnFlagUntilTimeout>
 8017724:	4603      	mov	r3, r0
 8017726:	2b00      	cmp	r3, #0
 8017728:	d001      	beq.n	801772e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 801772a:	2303      	movs	r3, #3
 801772c:	e023      	b.n	8017776 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801772e:	687b      	ldr	r3, [r7, #4]
 8017730:	681b      	ldr	r3, [r3, #0]
 8017732:	681b      	ldr	r3, [r3, #0]
 8017734:	f003 0304 	and.w	r3, r3, #4
 8017738:	2b04      	cmp	r3, #4
 801773a:	d10e      	bne.n	801775a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801773c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8017740:	9300      	str	r3, [sp, #0]
 8017742:	68fb      	ldr	r3, [r7, #12]
 8017744:	2200      	movs	r2, #0
 8017746:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 801774a:	6878      	ldr	r0, [r7, #4]
 801774c:	f000 f817 	bl	801777e <UART_WaitOnFlagUntilTimeout>
 8017750:	4603      	mov	r3, r0
 8017752:	2b00      	cmp	r3, #0
 8017754:	d001      	beq.n	801775a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8017756:	2303      	movs	r3, #3
 8017758:	e00d      	b.n	8017776 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801775a:	687b      	ldr	r3, [r7, #4]
 801775c:	2220      	movs	r2, #32
 801775e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8017760:	687b      	ldr	r3, [r7, #4]
 8017762:	2220      	movs	r2, #32
 8017764:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017766:	687b      	ldr	r3, [r7, #4]
 8017768:	2200      	movs	r2, #0
 801776a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 801776c:	687b      	ldr	r3, [r7, #4]
 801776e:	2200      	movs	r2, #0
 8017770:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8017774:	2300      	movs	r3, #0
}
 8017776:	4618      	mov	r0, r3
 8017778:	3710      	adds	r7, #16
 801777a:	46bd      	mov	sp, r7
 801777c:	bd80      	pop	{r7, pc}

0801777e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801777e:	b580      	push	{r7, lr}
 8017780:	b084      	sub	sp, #16
 8017782:	af00      	add	r7, sp, #0
 8017784:	60f8      	str	r0, [r7, #12]
 8017786:	60b9      	str	r1, [r7, #8]
 8017788:	603b      	str	r3, [r7, #0]
 801778a:	4613      	mov	r3, r2
 801778c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801778e:	e05e      	b.n	801784e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8017790:	69bb      	ldr	r3, [r7, #24]
 8017792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017796:	d05a      	beq.n	801784e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8017798:	f7fb f9be 	bl	8012b18 <HAL_GetTick>
 801779c:	4602      	mov	r2, r0
 801779e:	683b      	ldr	r3, [r7, #0]
 80177a0:	1ad3      	subs	r3, r2, r3
 80177a2:	69ba      	ldr	r2, [r7, #24]
 80177a4:	429a      	cmp	r2, r3
 80177a6:	d302      	bcc.n	80177ae <UART_WaitOnFlagUntilTimeout+0x30>
 80177a8:	69bb      	ldr	r3, [r7, #24]
 80177aa:	2b00      	cmp	r3, #0
 80177ac:	d11b      	bne.n	80177e6 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80177ae:	68fb      	ldr	r3, [r7, #12]
 80177b0:	681b      	ldr	r3, [r3, #0]
 80177b2:	681a      	ldr	r2, [r3, #0]
 80177b4:	68fb      	ldr	r3, [r7, #12]
 80177b6:	681b      	ldr	r3, [r3, #0]
 80177b8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80177bc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80177be:	68fb      	ldr	r3, [r7, #12]
 80177c0:	681b      	ldr	r3, [r3, #0]
 80177c2:	689a      	ldr	r2, [r3, #8]
 80177c4:	68fb      	ldr	r3, [r7, #12]
 80177c6:	681b      	ldr	r3, [r3, #0]
 80177c8:	f022 0201 	bic.w	r2, r2, #1
 80177cc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80177ce:	68fb      	ldr	r3, [r7, #12]
 80177d0:	2220      	movs	r2, #32
 80177d2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80177d4:	68fb      	ldr	r3, [r7, #12]
 80177d6:	2220      	movs	r2, #32
 80177d8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80177da:	68fb      	ldr	r3, [r7, #12]
 80177dc:	2200      	movs	r2, #0
 80177de:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80177e2:	2303      	movs	r3, #3
 80177e4:	e043      	b.n	801786e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80177e6:	68fb      	ldr	r3, [r7, #12]
 80177e8:	681b      	ldr	r3, [r3, #0]
 80177ea:	681b      	ldr	r3, [r3, #0]
 80177ec:	f003 0304 	and.w	r3, r3, #4
 80177f0:	2b00      	cmp	r3, #0
 80177f2:	d02c      	beq.n	801784e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80177f4:	68fb      	ldr	r3, [r7, #12]
 80177f6:	681b      	ldr	r3, [r3, #0]
 80177f8:	69db      	ldr	r3, [r3, #28]
 80177fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80177fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8017802:	d124      	bne.n	801784e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8017804:	68fb      	ldr	r3, [r7, #12]
 8017806:	681b      	ldr	r3, [r3, #0]
 8017808:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801780c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 801780e:	68fb      	ldr	r3, [r7, #12]
 8017810:	681b      	ldr	r3, [r3, #0]
 8017812:	681a      	ldr	r2, [r3, #0]
 8017814:	68fb      	ldr	r3, [r7, #12]
 8017816:	681b      	ldr	r3, [r3, #0]
 8017818:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 801781c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801781e:	68fb      	ldr	r3, [r7, #12]
 8017820:	681b      	ldr	r3, [r3, #0]
 8017822:	689a      	ldr	r2, [r3, #8]
 8017824:	68fb      	ldr	r3, [r7, #12]
 8017826:	681b      	ldr	r3, [r3, #0]
 8017828:	f022 0201 	bic.w	r2, r2, #1
 801782c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 801782e:	68fb      	ldr	r3, [r7, #12]
 8017830:	2220      	movs	r2, #32
 8017832:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8017834:	68fb      	ldr	r3, [r7, #12]
 8017836:	2220      	movs	r2, #32
 8017838:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801783a:	68fb      	ldr	r3, [r7, #12]
 801783c:	2220      	movs	r2, #32
 801783e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8017842:	68fb      	ldr	r3, [r7, #12]
 8017844:	2200      	movs	r2, #0
 8017846:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 801784a:	2303      	movs	r3, #3
 801784c:	e00f      	b.n	801786e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801784e:	68fb      	ldr	r3, [r7, #12]
 8017850:	681b      	ldr	r3, [r3, #0]
 8017852:	69da      	ldr	r2, [r3, #28]
 8017854:	68bb      	ldr	r3, [r7, #8]
 8017856:	4013      	ands	r3, r2
 8017858:	68ba      	ldr	r2, [r7, #8]
 801785a:	429a      	cmp	r2, r3
 801785c:	bf0c      	ite	eq
 801785e:	2301      	moveq	r3, #1
 8017860:	2300      	movne	r3, #0
 8017862:	b2db      	uxtb	r3, r3
 8017864:	461a      	mov	r2, r3
 8017866:	79fb      	ldrb	r3, [r7, #7]
 8017868:	429a      	cmp	r2, r3
 801786a:	d091      	beq.n	8017790 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801786c:	2300      	movs	r3, #0
}
 801786e:	4618      	mov	r0, r3
 8017870:	3710      	adds	r7, #16
 8017872:	46bd      	mov	sp, r7
 8017874:	bd80      	pop	{r7, pc}

08017876 <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8017876:	b580      	push	{r7, lr}
 8017878:	b08c      	sub	sp, #48	; 0x30
 801787a:	af00      	add	r7, sp, #0
 801787c:	603b      	str	r3, [r7, #0]
 801787e:	4603      	mov	r3, r0
 8017880:	71fb      	strb	r3, [r7, #7]
 8017882:	460b      	mov	r3, r1
 8017884:	71bb      	strb	r3, [r7, #6]
 8017886:	4613      	mov	r3, r2
 8017888:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 801788a:	79fb      	ldrb	r3, [r7, #7]
 801788c:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 801788e:	79bb      	ldrb	r3, [r7, #6]
 8017890:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 8017892:	797b      	ldrb	r3, [r7, #5]
 8017894:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8017896:	f107 030c 	add.w	r3, r7, #12
 801789a:	2207      	movs	r2, #7
 801789c:	2100      	movs	r1, #0
 801789e:	4618      	mov	r0, r3
 80178a0:	f001 f99d 	bl	8018bde <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80178a4:	f107 0318 	add.w	r3, r7, #24
 80178a8:	2218      	movs	r2, #24
 80178aa:	2100      	movs	r1, #0
 80178ac:	4618      	mov	r0, r3
 80178ae:	f001 f996 	bl	8018bde <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80178b2:	233f      	movs	r3, #63	; 0x3f
 80178b4:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 80178b6:	238a      	movs	r3, #138	; 0x8a
 80178b8:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 80178ba:	f107 0314 	add.w	r3, r7, #20
 80178be:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 80178c0:	2303      	movs	r3, #3
 80178c2:	627b      	str	r3, [r7, #36]	; 0x24
  rq.rparam = &resp;
 80178c4:	f107 030c 	add.w	r3, r7, #12
 80178c8:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 80178ca:	2307      	movs	r3, #7
 80178cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 80178ce:	f107 0318 	add.w	r3, r7, #24
 80178d2:	2100      	movs	r1, #0
 80178d4:	4618      	mov	r0, r3
 80178d6:	f000 fcd3 	bl	8018280 <hci_send_req>
 80178da:	4603      	mov	r3, r0
 80178dc:	2b00      	cmp	r3, #0
 80178de:	da01      	bge.n	80178e4 <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 80178e0:	23ff      	movs	r3, #255	; 0xff
 80178e2:	e014      	b.n	801790e <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 80178e4:	7b3b      	ldrb	r3, [r7, #12]
 80178e6:	2b00      	cmp	r3, #0
 80178e8:	d001      	beq.n	80178ee <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 80178ea:	7b3b      	ldrb	r3, [r7, #12]
 80178ec:	e00f      	b.n	801790e <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 80178ee:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 80178f2:	b29a      	uxth	r2, r3
 80178f4:	683b      	ldr	r3, [r7, #0]
 80178f6:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 80178f8:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 80178fc:	b29a      	uxth	r2, r3
 80178fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017900:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8017902:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8017906:	b29a      	uxth	r2, r3
 8017908:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801790a:	801a      	strh	r2, [r3, #0]
  
  return 0;
 801790c:	2300      	movs	r3, #0
}
 801790e:	4618      	mov	r0, r3
 8017910:	3730      	adds	r7, #48	; 0x30
 8017912:	46bd      	mov	sp, r7
 8017914:	bd80      	pop	{r7, pc}

08017916 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 8017916:	b590      	push	{r4, r7, lr}
 8017918:	b095      	sub	sp, #84	; 0x54
 801791a:	af00      	add	r7, sp, #0
 801791c:	4604      	mov	r4, r0
 801791e:	4608      	mov	r0, r1
 8017920:	4611      	mov	r1, r2
 8017922:	461a      	mov	r2, r3
 8017924:	4623      	mov	r3, r4
 8017926:	71fb      	strb	r3, [r7, #7]
 8017928:	4603      	mov	r3, r0
 801792a:	80bb      	strh	r3, [r7, #4]
 801792c:	460b      	mov	r3, r1
 801792e:	807b      	strh	r3, [r7, #2]
 8017930:	4613      	mov	r3, r2
 8017932:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 8017934:	2300      	movs	r3, #0
 8017936:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 801793a:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 801793e:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8017942:	4413      	add	r3, r2
 8017944:	330e      	adds	r3, #14
 8017946:	2b28      	cmp	r3, #40	; 0x28
 8017948:	d901      	bls.n	801794e <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 801794a:	2342      	movs	r3, #66	; 0x42
 801794c:	e0ce      	b.n	8017aec <aci_gap_set_discoverable+0x1d6>

  buffer[indx] = AdvType;
 801794e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017952:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8017956:	4413      	add	r3, r2
 8017958:	79fa      	ldrb	r2, [r7, #7]
 801795a:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 801795e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017962:	3301      	adds	r3, #1
 8017964:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 8017968:	88bb      	ldrh	r3, [r7, #4]
 801796a:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 801796c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017970:	f107 0208 	add.w	r2, r7, #8
 8017974:	4413      	add	r3, r2
 8017976:	88ba      	ldrh	r2, [r7, #4]
 8017978:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 801797a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801797e:	3302      	adds	r3, #2
 8017980:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 8017984:	887b      	ldrh	r3, [r7, #2]
 8017986:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 8017988:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801798c:	f107 0208 	add.w	r2, r7, #8
 8017990:	4413      	add	r3, r2
 8017992:	887a      	ldrh	r2, [r7, #2]
 8017994:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8017996:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801799a:	3302      	adds	r3, #2
 801799c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = OwnAddrType;
 80179a0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80179a4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80179a8:	4413      	add	r3, r2
 80179aa:	79ba      	ldrb	r2, [r7, #6]
 80179ac:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80179b0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80179b4:	3301      	adds	r3, #1
 80179b6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 80179ba:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80179be:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80179c2:	4413      	add	r3, r2
 80179c4:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80179c8:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80179cc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80179d0:	3301      	adds	r3, #1
 80179d2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = LocalNameLen;
 80179d6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80179da:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80179de:	4413      	add	r3, r2
 80179e0:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 80179e4:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80179e8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80179ec:	3301      	adds	r3, #1
 80179ee:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 80179f2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80179f6:	f107 0208 	add.w	r2, r7, #8
 80179fa:	4413      	add	r3, r2
 80179fc:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8017a00:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8017a02:	4618      	mov	r0, r3
 8017a04:	f001 f8dd 	bl	8018bc2 <memcpy>
  indx +=  LocalNameLen;
 8017a08:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8017a0c:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8017a10:	4413      	add	r3, r2
 8017a12:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 8017a16:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017a1a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8017a1e:	4413      	add	r3, r2
 8017a20:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 8017a24:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8017a28:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017a2c:	3301      	adds	r3, #1
 8017a2e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 8017a32:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017a36:	f107 0208 	add.w	r2, r7, #8
 8017a3a:	4413      	add	r3, r2
 8017a3c:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 8017a40:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8017a42:	4618      	mov	r0, r3
 8017a44:	f001 f8bd 	bl	8018bc2 <memcpy>
  indx +=  ServiceUUIDLen;  
 8017a48:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8017a4c:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8017a50:	4413      	add	r3, r2
 8017a52:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 8017a56:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8017a5a:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 8017a5e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017a62:	f107 0208 	add.w	r2, r7, #8
 8017a66:	4413      	add	r3, r2
 8017a68:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8017a6c:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8017a6e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017a72:	3302      	adds	r3, #2
 8017a74:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 8017a78:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8017a7c:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 8017a80:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017a84:	f107 0208 	add.w	r2, r7, #8
 8017a88:	4413      	add	r3, r2
 8017a8a:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 8017a8e:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 8017a90:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017a94:	3302      	adds	r3, #2
 8017a96:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8017a9a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8017a9e:	2218      	movs	r2, #24
 8017aa0:	2100      	movs	r1, #0
 8017aa2:	4618      	mov	r0, r3
 8017aa4:	f001 f89b 	bl	8018bde <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8017aa8:	233f      	movs	r3, #63	; 0x3f
 8017aaa:	86bb      	strh	r3, [r7, #52]	; 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 8017aac:	2383      	movs	r3, #131	; 0x83
 8017aae:	86fb      	strh	r3, [r7, #54]	; 0x36
  rq.cparam = (void *)buffer;
 8017ab0:	f107 0308 	add.w	r3, r7, #8
 8017ab4:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.clen = indx;
 8017ab6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017aba:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rparam = &status;
 8017abc:	f107 0333 	add.w	r3, r7, #51	; 0x33
 8017ac0:	647b      	str	r3, [r7, #68]	; 0x44
  rq.rlen = 1;
 8017ac2:	2301      	movs	r3, #1
 8017ac4:	64bb      	str	r3, [r7, #72]	; 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 8017ac6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8017aca:	2100      	movs	r1, #0
 8017acc:	4618      	mov	r0, r3
 8017ace:	f000 fbd7 	bl	8018280 <hci_send_req>
 8017ad2:	4603      	mov	r3, r0
 8017ad4:	2b00      	cmp	r3, #0
 8017ad6:	da01      	bge.n	8017adc <aci_gap_set_discoverable+0x1c6>
    return BLE_STATUS_TIMEOUT;
 8017ad8:	23ff      	movs	r3, #255	; 0xff
 8017ada:	e007      	b.n	8017aec <aci_gap_set_discoverable+0x1d6>

  if (status) {
 8017adc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8017ae0:	2b00      	cmp	r3, #0
 8017ae2:	d002      	beq.n	8017aea <aci_gap_set_discoverable+0x1d4>
    return status;
 8017ae4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8017ae8:	e000      	b.n	8017aec <aci_gap_set_discoverable+0x1d6>
  }

  return 0;
 8017aea:	2300      	movs	r3, #0
}
 8017aec:	4618      	mov	r0, r3
 8017aee:	3754      	adds	r7, #84	; 0x54
 8017af0:	46bd      	mov	sp, r7
 8017af2:	bd90      	pop	{r4, r7, pc}

08017af4 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 8017af4:	b580      	push	{r7, lr}
 8017af6:	b088      	sub	sp, #32
 8017af8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8017afa:	f107 0308 	add.w	r3, r7, #8
 8017afe:	2218      	movs	r2, #24
 8017b00:	2100      	movs	r1, #0
 8017b02:	4618      	mov	r0, r3
 8017b04:	f001 f86b 	bl	8018bde <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8017b08:	233f      	movs	r3, #63	; 0x3f
 8017b0a:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 8017b0c:	f240 1301 	movw	r3, #257	; 0x101
 8017b10:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8017b12:	1dfb      	adds	r3, r7, #7
 8017b14:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8017b16:	2301      	movs	r3, #1
 8017b18:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 8017b1a:	f107 0308 	add.w	r3, r7, #8
 8017b1e:	2100      	movs	r1, #0
 8017b20:	4618      	mov	r0, r3
 8017b22:	f000 fbad 	bl	8018280 <hci_send_req>
 8017b26:	4603      	mov	r3, r0
 8017b28:	2b00      	cmp	r3, #0
 8017b2a:	da01      	bge.n	8017b30 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 8017b2c:	23ff      	movs	r3, #255	; 0xff
 8017b2e:	e000      	b.n	8017b32 <aci_gatt_init+0x3e>

  return status;
 8017b30:	79fb      	ldrb	r3, [r7, #7]
}
 8017b32:	4618      	mov	r0, r3
 8017b34:	3720      	adds	r7, #32
 8017b36:	46bd      	mov	sp, r7
 8017b38:	bd80      	pop	{r7, pc}

08017b3a <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 8017b3a:	b580      	push	{r7, lr}
 8017b3c:	b090      	sub	sp, #64	; 0x40
 8017b3e:	af00      	add	r7, sp, #0
 8017b40:	6039      	str	r1, [r7, #0]
 8017b42:	4611      	mov	r1, r2
 8017b44:	461a      	mov	r2, r3
 8017b46:	4603      	mov	r3, r0
 8017b48:	71fb      	strb	r3, [r7, #7]
 8017b4a:	460b      	mov	r3, r1
 8017b4c:	71bb      	strb	r3, [r7, #6]
 8017b4e:	4613      	mov	r3, r2
 8017b50:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8017b52:	2300      	movs	r3, #0
 8017b54:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_uuid_type;
 8017b58:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8017b5c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8017b60:	4413      	add	r3, r2
 8017b62:	79fa      	ldrb	r2, [r7, #7]
 8017b64:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8017b68:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8017b6c:	3301      	adds	r3, #1
 8017b6e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 8017b72:	79fb      	ldrb	r3, [r7, #7]
 8017b74:	2b01      	cmp	r3, #1
 8017b76:	d103      	bne.n	8017b80 <aci_gatt_add_serv+0x46>
    uuid_len = 2;
 8017b78:	2302      	movs	r3, #2
 8017b7a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8017b7e:	e002      	b.n	8017b86 <aci_gatt_add_serv+0x4c>
  }
  else {
    uuid_len = 16;
 8017b80:	2310      	movs	r3, #16
 8017b82:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 8017b86:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8017b8a:	f107 020c 	add.w	r2, r7, #12
 8017b8e:	4413      	add	r3, r2
 8017b90:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8017b94:	6839      	ldr	r1, [r7, #0]
 8017b96:	4618      	mov	r0, r3
 8017b98:	f001 f813 	bl	8018bc2 <memcpy>
  indx +=  uuid_len;
 8017b9c:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 8017ba0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8017ba4:	4413      	add	r3, r2
 8017ba6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_type;
 8017baa:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8017bae:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8017bb2:	4413      	add	r3, r2
 8017bb4:	79ba      	ldrb	r2, [r7, #6]
 8017bb6:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8017bba:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8017bbe:	3301      	adds	r3, #1
 8017bc0:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = max_attr_records;
 8017bc4:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8017bc8:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8017bcc:	4413      	add	r3, r2
 8017bce:	797a      	ldrb	r2, [r7, #5]
 8017bd0:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8017bd4:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8017bd8:	3301      	adds	r3, #1
 8017bda:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8017bde:	f107 0320 	add.w	r3, r7, #32
 8017be2:	2203      	movs	r2, #3
 8017be4:	2100      	movs	r1, #0
 8017be6:	4618      	mov	r0, r3
 8017be8:	f000 fff9 	bl	8018bde <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8017bec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8017bf0:	2218      	movs	r2, #24
 8017bf2:	2100      	movs	r1, #0
 8017bf4:	4618      	mov	r0, r3
 8017bf6:	f000 fff2 	bl	8018bde <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8017bfa:	233f      	movs	r3, #63	; 0x3f
 8017bfc:	84bb      	strh	r3, [r7, #36]	; 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 8017bfe:	f44f 7381 	mov.w	r3, #258	; 0x102
 8017c02:	84fb      	strh	r3, [r7, #38]	; 0x26
  rq.cparam = (void *)buffer;
 8017c04:	f107 030c 	add.w	r3, r7, #12
 8017c08:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.clen = indx;
 8017c0a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8017c0e:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rparam = &resp;
 8017c10:	f107 0320 	add.w	r3, r7, #32
 8017c14:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 8017c16:	2303      	movs	r3, #3
 8017c18:	63bb      	str	r3, [r7, #56]	; 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 8017c1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8017c1e:	2100      	movs	r1, #0
 8017c20:	4618      	mov	r0, r3
 8017c22:	f000 fb2d 	bl	8018280 <hci_send_req>
 8017c26:	4603      	mov	r3, r0
 8017c28:	2b00      	cmp	r3, #0
 8017c2a:	da01      	bge.n	8017c30 <aci_gatt_add_serv+0xf6>
    return BLE_STATUS_TIMEOUT;
 8017c2c:	23ff      	movs	r3, #255	; 0xff
 8017c2e:	e00c      	b.n	8017c4a <aci_gatt_add_serv+0x110>

  if (resp.status) {
 8017c30:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017c34:	2b00      	cmp	r3, #0
 8017c36:	d002      	beq.n	8017c3e <aci_gatt_add_serv+0x104>
    return resp.status;
 8017c38:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017c3c:	e005      	b.n	8017c4a <aci_gatt_add_serv+0x110>
  }
    
  *serviceHandle = btohs(resp.handle);
 8017c3e:	f8b7 3021 	ldrh.w	r3, [r7, #33]	; 0x21
 8017c42:	b29a      	uxth	r2, r3
 8017c44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017c46:	801a      	strh	r2, [r3, #0]

  return 0;
 8017c48:	2300      	movs	r3, #0
}
 8017c4a:	4618      	mov	r0, r3
 8017c4c:	3740      	adds	r7, #64	; 0x40
 8017c4e:	46bd      	mov	sp, r7
 8017c50:	bd80      	pop	{r7, pc}

08017c52 <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 8017c52:	b580      	push	{r7, lr}
 8017c54:	b092      	sub	sp, #72	; 0x48
 8017c56:	af00      	add	r7, sp, #0
 8017c58:	603a      	str	r2, [r7, #0]
 8017c5a:	461a      	mov	r2, r3
 8017c5c:	4603      	mov	r3, r0
 8017c5e:	80fb      	strh	r3, [r7, #6]
 8017c60:	460b      	mov	r3, r1
 8017c62:	717b      	strb	r3, [r7, #5]
 8017c64:	4613      	mov	r3, r2
 8017c66:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8017c68:	2300      	movs	r3, #0
 8017c6a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  serviceHandle = htobs(serviceHandle);
 8017c6e:	88fb      	ldrh	r3, [r7, #6]
 8017c70:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 8017c72:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017c76:	f107 020c 	add.w	r2, r7, #12
 8017c7a:	4413      	add	r3, r2
 8017c7c:	88fa      	ldrh	r2, [r7, #6]
 8017c7e:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8017c80:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017c84:	3302      	adds	r3, #2
 8017c86:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charUuidType;
 8017c8a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017c8e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8017c92:	4413      	add	r3, r2
 8017c94:	797a      	ldrb	r2, [r7, #5]
 8017c96:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8017c9a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017c9e:	3301      	adds	r3, #1
 8017ca0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  if(charUuidType == UUID_TYPE_16){
 8017ca4:	797b      	ldrb	r3, [r7, #5]
 8017ca6:	2b01      	cmp	r3, #1
 8017ca8:	d103      	bne.n	8017cb2 <aci_gatt_add_char+0x60>
    uuid_len = 2;
 8017caa:	2302      	movs	r3, #2
 8017cac:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8017cb0:	e002      	b.n	8017cb8 <aci_gatt_add_char+0x66>
  }
  else {
    uuid_len = 16;
 8017cb2:	2310      	movs	r3, #16
 8017cb4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8017cb8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017cbc:	f107 020c 	add.w	r2, r7, #12
 8017cc0:	4413      	add	r3, r2
 8017cc2:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8017cc6:	6839      	ldr	r1, [r7, #0]
 8017cc8:	4618      	mov	r0, r3
 8017cca:	f000 ff7a 	bl	8018bc2 <memcpy>
  indx +=  uuid_len;
 8017cce:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8017cd2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8017cd6:	4413      	add	r3, r2
 8017cd8:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charValueLen;
 8017cdc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017ce0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8017ce4:	4413      	add	r3, r2
 8017ce6:	793a      	ldrb	r2, [r7, #4]
 8017ce8:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8017cec:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017cf0:	3301      	adds	r3, #1
 8017cf2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charProperties;
 8017cf6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017cfa:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8017cfe:	4413      	add	r3, r2
 8017d00:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8017d04:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8017d08:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017d0c:	3301      	adds	r3, #1
 8017d0e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = secPermissions;
 8017d12:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017d16:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8017d1a:	4413      	add	r3, r2
 8017d1c:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 8017d20:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8017d24:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017d28:	3301      	adds	r3, #1
 8017d2a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = gattEvtMask;
 8017d2e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017d32:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8017d36:	4413      	add	r3, r2
 8017d38:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8017d3c:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8017d40:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017d44:	3301      	adds	r3, #1
 8017d46:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = encryKeySize;
 8017d4a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017d4e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8017d52:	4413      	add	r3, r2
 8017d54:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8017d58:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8017d5c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017d60:	3301      	adds	r3, #1
 8017d62:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = isVariable;
 8017d66:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017d6a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8017d6e:	4413      	add	r3, r2
 8017d70:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8017d74:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8017d78:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017d7c:	3301      	adds	r3, #1
 8017d7e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8017d82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8017d86:	2203      	movs	r2, #3
 8017d88:	2100      	movs	r1, #0
 8017d8a:	4618      	mov	r0, r3
 8017d8c:	f000 ff27 	bl	8018bde <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8017d90:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8017d94:	2218      	movs	r2, #24
 8017d96:	2100      	movs	r1, #0
 8017d98:	4618      	mov	r0, r3
 8017d9a:	f000 ff20 	bl	8018bde <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8017d9e:	233f      	movs	r3, #63	; 0x3f
 8017da0:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 8017da2:	f44f 7382 	mov.w	r3, #260	; 0x104
 8017da6:	85fb      	strh	r3, [r7, #46]	; 0x2e
  rq.cparam = (void *)buffer;
 8017da8:	f107 030c 	add.w	r3, r7, #12
 8017dac:	637b      	str	r3, [r7, #52]	; 0x34
  rq.clen = indx;
 8017dae:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017db2:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rparam = &resp;
 8017db4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8017db8:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 8017dba:	2303      	movs	r3, #3
 8017dbc:	643b      	str	r3, [r7, #64]	; 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 8017dbe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8017dc2:	2100      	movs	r1, #0
 8017dc4:	4618      	mov	r0, r3
 8017dc6:	f000 fa5b 	bl	8018280 <hci_send_req>
 8017dca:	4603      	mov	r3, r0
 8017dcc:	2b00      	cmp	r3, #0
 8017dce:	da01      	bge.n	8017dd4 <aci_gatt_add_char+0x182>
    return BLE_STATUS_TIMEOUT;
 8017dd0:	23ff      	movs	r3, #255	; 0xff
 8017dd2:	e00c      	b.n	8017dee <aci_gatt_add_char+0x19c>

  if (resp.status) {
 8017dd4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8017dd8:	2b00      	cmp	r3, #0
 8017dda:	d002      	beq.n	8017de2 <aci_gatt_add_char+0x190>
    return resp.status;
 8017ddc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8017de0:	e005      	b.n	8017dee <aci_gatt_add_char+0x19c>
  }
    
  *charHandle = btohs(resp.handle);
 8017de2:	f8b7 3029 	ldrh.w	r3, [r7, #41]	; 0x29
 8017de6:	b29a      	uxth	r2, r3
 8017de8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017dea:	801a      	strh	r2, [r3, #0]

  return 0;
 8017dec:	2300      	movs	r3, #0
}
 8017dee:	4618      	mov	r0, r3
 8017df0:	3748      	adds	r7, #72	; 0x48
 8017df2:	46bd      	mov	sp, r7
 8017df4:	bd80      	pop	{r7, pc}

08017df6 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 8017df6:	b590      	push	{r4, r7, lr}
 8017df8:	b0ab      	sub	sp, #172	; 0xac
 8017dfa:	af00      	add	r7, sp, #0
 8017dfc:	4604      	mov	r4, r0
 8017dfe:	4608      	mov	r0, r1
 8017e00:	4611      	mov	r1, r2
 8017e02:	461a      	mov	r2, r3
 8017e04:	4623      	mov	r3, r4
 8017e06:	80fb      	strh	r3, [r7, #6]
 8017e08:	4603      	mov	r3, r0
 8017e0a:	80bb      	strh	r3, [r7, #4]
 8017e0c:	460b      	mov	r3, r1
 8017e0e:	70fb      	strb	r3, [r7, #3]
 8017e10:	4613      	mov	r3, r2
 8017e12:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8017e14:	2300      	movs	r3, #0
 8017e16:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 8017e1a:	78bb      	ldrb	r3, [r7, #2]
 8017e1c:	2b7a      	cmp	r3, #122	; 0x7a
 8017e1e:	d901      	bls.n	8017e24 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 8017e20:	2342      	movs	r3, #66	; 0x42
 8017e22:	e076      	b.n	8017f12 <aci_gatt_update_char_value+0x11c>

  servHandle = htobs(servHandle);
 8017e24:	88fb      	ldrh	r3, [r7, #6]
 8017e26:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 8017e28:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8017e2c:	f107 0208 	add.w	r2, r7, #8
 8017e30:	4413      	add	r3, r2
 8017e32:	88fa      	ldrh	r2, [r7, #6]
 8017e34:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8017e36:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8017e3a:	3302      	adds	r3, #2
 8017e3c:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  charHandle = htobs(charHandle);
 8017e40:	88bb      	ldrh	r3, [r7, #4]
 8017e42:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 8017e44:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8017e48:	f107 0208 	add.w	r2, r7, #8
 8017e4c:	4413      	add	r3, r2
 8017e4e:	88ba      	ldrh	r2, [r7, #4]
 8017e50:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8017e52:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8017e56:	3302      	adds	r3, #2
 8017e58:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValOffset;
 8017e5c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8017e60:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8017e64:	4413      	add	r3, r2
 8017e66:	78fa      	ldrb	r2, [r7, #3]
 8017e68:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8017e6c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8017e70:	3301      	adds	r3, #1
 8017e72:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValueLen;
 8017e76:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8017e7a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8017e7e:	4413      	add	r3, r2
 8017e80:	78ba      	ldrb	r2, [r7, #2]
 8017e82:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8017e86:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8017e8a:	3301      	adds	r3, #1
 8017e8c:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 8017e90:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8017e94:	f107 0208 	add.w	r2, r7, #8
 8017e98:	4413      	add	r3, r2
 8017e9a:	78ba      	ldrb	r2, [r7, #2]
 8017e9c:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8017ea0:	4618      	mov	r0, r3
 8017ea2:	f000 fe8e 	bl	8018bc2 <memcpy>
  indx +=  charValueLen;
 8017ea6:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 8017eaa:	78bb      	ldrb	r3, [r7, #2]
 8017eac:	4413      	add	r3, r2
 8017eae:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8017eb2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8017eb6:	2218      	movs	r2, #24
 8017eb8:	2100      	movs	r1, #0
 8017eba:	4618      	mov	r0, r3
 8017ebc:	f000 fe8f 	bl	8018bde <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8017ec0:	233f      	movs	r3, #63	; 0x3f
 8017ec2:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 8017ec6:	f44f 7383 	mov.w	r3, #262	; 0x106
 8017eca:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 8017ece:	f107 0308 	add.w	r3, r7, #8
 8017ed2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 8017ed6:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8017eda:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 8017ede:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 8017ee2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 8017ee6:	2301      	movs	r3, #1
 8017ee8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8017eec:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8017ef0:	2100      	movs	r1, #0
 8017ef2:	4618      	mov	r0, r3
 8017ef4:	f000 f9c4 	bl	8018280 <hci_send_req>
 8017ef8:	4603      	mov	r3, r0
 8017efa:	2b00      	cmp	r3, #0
 8017efc:	da01      	bge.n	8017f02 <aci_gatt_update_char_value+0x10c>
    return BLE_STATUS_TIMEOUT;
 8017efe:	23ff      	movs	r3, #255	; 0xff
 8017f00:	e007      	b.n	8017f12 <aci_gatt_update_char_value+0x11c>

  if (status) {
 8017f02:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8017f06:	2b00      	cmp	r3, #0
 8017f08:	d002      	beq.n	8017f10 <aci_gatt_update_char_value+0x11a>
    return status;
 8017f0a:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8017f0e:	e000      	b.n	8017f12 <aci_gatt_update_char_value+0x11c>
  }

  return 0;
 8017f10:	2300      	movs	r3, #0
}
 8017f12:	4618      	mov	r0, r3
 8017f14:	37ac      	adds	r7, #172	; 0xac
 8017f16:	46bd      	mov	sp, r7
 8017f18:	bd90      	pop	{r4, r7, pc}

08017f1a <aci_gatt_allow_read>:

  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 8017f1a:	b580      	push	{r7, lr}
 8017f1c:	b08a      	sub	sp, #40	; 0x28
 8017f1e:	af00      	add	r7, sp, #0
 8017f20:	4603      	mov	r3, r0
 8017f22:	80fb      	strh	r3, [r7, #6]
    struct hci_request rq;
    gatt_allow_read_cp cp;
    uint8_t status;
    
    cp.conn_handle = htobs(conn_handle);
 8017f24:	88fb      	ldrh	r3, [r7, #6]
 8017f26:	81bb      	strh	r3, [r7, #12]

    BLUENRG_memset(&rq, 0, sizeof(rq));
 8017f28:	f107 0310 	add.w	r3, r7, #16
 8017f2c:	2218      	movs	r2, #24
 8017f2e:	2100      	movs	r1, #0
 8017f30:	4618      	mov	r0, r3
 8017f32:	f000 fe54 	bl	8018bde <memset>
    rq.ogf = OGF_VENDOR_CMD;
 8017f36:	233f      	movs	r3, #63	; 0x3f
 8017f38:	823b      	strh	r3, [r7, #16]
    rq.ocf = OCF_GATT_ALLOW_READ;
 8017f3a:	f240 1327 	movw	r3, #295	; 0x127
 8017f3e:	827b      	strh	r3, [r7, #18]
    rq.cparam = &cp;
 8017f40:	f107 030c 	add.w	r3, r7, #12
 8017f44:	61bb      	str	r3, [r7, #24]
    rq.clen = GATT_ALLOW_READ_CP_SIZE;
 8017f46:	2302      	movs	r3, #2
 8017f48:	61fb      	str	r3, [r7, #28]
    rq.rparam = &status;
 8017f4a:	f107 030b 	add.w	r3, r7, #11
 8017f4e:	623b      	str	r3, [r7, #32]
    rq.rlen = 1;
 8017f50:	2301      	movs	r3, #1
 8017f52:	627b      	str	r3, [r7, #36]	; 0x24

    if (hci_send_req(&rq, FALSE) < 0)
 8017f54:	f107 0310 	add.w	r3, r7, #16
 8017f58:	2100      	movs	r1, #0
 8017f5a:	4618      	mov	r0, r3
 8017f5c:	f000 f990 	bl	8018280 <hci_send_req>
 8017f60:	4603      	mov	r3, r0
 8017f62:	2b00      	cmp	r3, #0
 8017f64:	da01      	bge.n	8017f6a <aci_gatt_allow_read+0x50>
      return BLE_STATUS_TIMEOUT;
 8017f66:	23ff      	movs	r3, #255	; 0xff
 8017f68:	e000      	b.n	8017f6c <aci_gatt_allow_read+0x52>

    return status;
 8017f6a:	7afb      	ldrb	r3, [r7, #11]
}
 8017f6c:	4618      	mov	r0, r3
 8017f6e:	3728      	adds	r7, #40	; 0x28
 8017f70:	46bd      	mov	sp, r7
 8017f72:	bd80      	pop	{r7, pc}

08017f74 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                    uint8_t len,
                                    const uint8_t *val)
{
 8017f74:	b580      	push	{r7, lr}
 8017f76:	b0aa      	sub	sp, #168	; 0xa8
 8017f78:	af00      	add	r7, sp, #0
 8017f7a:	4603      	mov	r3, r0
 8017f7c:	603a      	str	r2, [r7, #0]
 8017f7e:	71fb      	strb	r3, [r7, #7]
 8017f80:	460b      	mov	r3, r1
 8017f82:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8017f84:	2300      	movs	r3, #0
 8017f86:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 8017f8a:	79bb      	ldrb	r3, [r7, #6]
 8017f8c:	2b7e      	cmp	r3, #126	; 0x7e
 8017f8e:	d901      	bls.n	8017f94 <aci_hal_write_config_data+0x20>
    return BLE_STATUS_INVALID_PARAMS;
 8017f90:	2342      	movs	r3, #66	; 0x42
 8017f92:	e052      	b.n	801803a <aci_hal_write_config_data+0xc6>

  buffer[indx] = offset;
 8017f94:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8017f98:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8017f9c:	4413      	add	r3, r2
 8017f9e:	79fa      	ldrb	r2, [r7, #7]
 8017fa0:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8017fa4:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8017fa8:	3301      	adds	r3, #1
 8017faa:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = len;
 8017fae:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8017fb2:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8017fb6:	4413      	add	r3, r2
 8017fb8:	79ba      	ldrb	r2, [r7, #6]
 8017fba:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8017fbe:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8017fc2:	3301      	adds	r3, #1
 8017fc4:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  BLUENRG_memcpy(buffer + indx, val, len);
 8017fc8:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8017fcc:	f107 0208 	add.w	r2, r7, #8
 8017fd0:	4413      	add	r3, r2
 8017fd2:	79ba      	ldrb	r2, [r7, #6]
 8017fd4:	6839      	ldr	r1, [r7, #0]
 8017fd6:	4618      	mov	r0, r3
 8017fd8:	f000 fdf3 	bl	8018bc2 <memcpy>
  indx +=  len;
 8017fdc:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 8017fe0:	79bb      	ldrb	r3, [r7, #6]
 8017fe2:	4413      	add	r3, r2
 8017fe4:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8017fe8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8017fec:	2218      	movs	r2, #24
 8017fee:	2100      	movs	r1, #0
 8017ff0:	4618      	mov	r0, r3
 8017ff2:	f000 fdf4 	bl	8018bde <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8017ff6:	233f      	movs	r3, #63	; 0x3f
 8017ff8:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 8017ffc:	230c      	movs	r3, #12
 8017ffe:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 8018002:	f107 0308 	add.w	r3, r7, #8
 8018006:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 801800a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801800e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 8018012:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 8018016:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 801801a:	2301      	movs	r3, #1
 801801c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8018020:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8018024:	2100      	movs	r1, #0
 8018026:	4618      	mov	r0, r3
 8018028:	f000 f92a 	bl	8018280 <hci_send_req>
 801802c:	4603      	mov	r3, r0
 801802e:	2b00      	cmp	r3, #0
 8018030:	da01      	bge.n	8018036 <aci_hal_write_config_data+0xc2>
    return BLE_STATUS_TIMEOUT;
 8018032:	23ff      	movs	r3, #255	; 0xff
 8018034:	e001      	b.n	801803a <aci_hal_write_config_data+0xc6>

  return status;
 8018036:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
}
 801803a:	4618      	mov	r0, r3
 801803c:	37a8      	adds	r7, #168	; 0xa8
 801803e:	46bd      	mov	sp, r7
 8018040:	bd80      	pop	{r7, pc}

08018042 <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 8018042:	b580      	push	{r7, lr}
 8018044:	b088      	sub	sp, #32
 8018046:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8018048:	f107 0308 	add.w	r3, r7, #8
 801804c:	2218      	movs	r2, #24
 801804e:	2100      	movs	r1, #0
 8018050:	4618      	mov	r0, r3
 8018052:	f000 fdc4 	bl	8018bde <memset>
  rq.ogf = OGF_HOST_CTL;
 8018056:	2303      	movs	r3, #3
 8018058:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 801805a:	2303      	movs	r3, #3
 801805c:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 801805e:	1dfb      	adds	r3, r7, #7
 8018060:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8018062:	2301      	movs	r3, #1
 8018064:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 8018066:	f107 0308 	add.w	r3, r7, #8
 801806a:	2100      	movs	r1, #0
 801806c:	4618      	mov	r0, r3
 801806e:	f000 f907 	bl	8018280 <hci_send_req>
 8018072:	4603      	mov	r3, r0
 8018074:	2b00      	cmp	r3, #0
 8018076:	da01      	bge.n	801807c <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 8018078:	23ff      	movs	r3, #255	; 0xff
 801807a:	e000      	b.n	801807e <hci_reset+0x3c>
  
  return status;  
 801807c:	79fb      	ldrb	r3, [r7, #7]
}
 801807e:	4618      	mov	r0, r3
 8018080:	3720      	adds	r7, #32
 8018082:	46bd      	mov	sp, r7
 8018084:	bd80      	pop	{r7, pc}

08018086 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 8018086:	b480      	push	{r7}
 8018088:	b085      	sub	sp, #20
 801808a:	af00      	add	r7, sp, #0
 801808c:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 801808e:	687b      	ldr	r3, [r7, #4]
 8018090:	3308      	adds	r3, #8
 8018092:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8018094:	68fb      	ldr	r3, [r7, #12]
 8018096:	781b      	ldrb	r3, [r3, #0]
 8018098:	2b04      	cmp	r3, #4
 801809a:	d001      	beq.n	80180a0 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 801809c:	2301      	movs	r3, #1
 801809e:	e00c      	b.n	80180ba <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 80180a0:	68fb      	ldr	r3, [r7, #12]
 80180a2:	3302      	adds	r3, #2
 80180a4:	781b      	ldrb	r3, [r3, #0]
 80180a6:	461a      	mov	r2, r3
 80180a8:	687b      	ldr	r3, [r7, #4]
 80180aa:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 80180ae:	3b03      	subs	r3, #3
 80180b0:	429a      	cmp	r2, r3
 80180b2:	d001      	beq.n	80180b8 <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 80180b4:	2302      	movs	r3, #2
 80180b6:	e000      	b.n	80180ba <verify_packet+0x34>
  
  return 0;      
 80180b8:	2300      	movs	r3, #0
}
 80180ba:	4618      	mov	r0, r3
 80180bc:	3714      	adds	r7, #20
 80180be:	46bd      	mov	sp, r7
 80180c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180c4:	4770      	bx	lr
	...

080180c8 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 80180c8:	b580      	push	{r7, lr}
 80180ca:	b0a6      	sub	sp, #152	; 0x98
 80180cc:	af00      	add	r7, sp, #0
 80180ce:	607b      	str	r3, [r7, #4]
 80180d0:	4603      	mov	r3, r0
 80180d2:	81fb      	strh	r3, [r7, #14]
 80180d4:	460b      	mov	r3, r1
 80180d6:	81bb      	strh	r3, [r7, #12]
 80180d8:	4613      	mov	r3, r2
 80180da:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 80180dc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80180e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80180e4:	b21a      	sxth	r2, r3
 80180e6:	89fb      	ldrh	r3, [r7, #14]
 80180e8:	029b      	lsls	r3, r3, #10
 80180ea:	b21b      	sxth	r3, r3
 80180ec:	4313      	orrs	r3, r2
 80180ee:	b21b      	sxth	r3, r3
 80180f0:	b29b      	uxth	r3, r3
 80180f2:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 80180f4:	7afb      	ldrb	r3, [r7, #11]
 80180f6:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 80180f8:	2301      	movs	r3, #1
 80180fa:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 80180fc:	f107 0318 	add.w	r3, r7, #24
 8018100:	3301      	adds	r3, #1
 8018102:	461a      	mov	r2, r3
 8018104:	f107 0314 	add.w	r3, r7, #20
 8018108:	8819      	ldrh	r1, [r3, #0]
 801810a:	789b      	ldrb	r3, [r3, #2]
 801810c:	8011      	strh	r1, [r2, #0]
 801810e:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8018110:	f107 0318 	add.w	r3, r7, #24
 8018114:	3304      	adds	r3, #4
 8018116:	7afa      	ldrb	r2, [r7, #11]
 8018118:	6879      	ldr	r1, [r7, #4]
 801811a:	4618      	mov	r0, r3
 801811c:	f000 fd51 	bl	8018bc2 <memcpy>
  
  if (hciContext.io.Send)
 8018120:	4b08      	ldr	r3, [pc, #32]	; (8018144 <send_cmd+0x7c>)
 8018122:	691b      	ldr	r3, [r3, #16]
 8018124:	2b00      	cmp	r3, #0
 8018126:	d009      	beq.n	801813c <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 8018128:	4b06      	ldr	r3, [pc, #24]	; (8018144 <send_cmd+0x7c>)
 801812a:	691b      	ldr	r3, [r3, #16]
 801812c:	7afa      	ldrb	r2, [r7, #11]
 801812e:	b292      	uxth	r2, r2
 8018130:	3204      	adds	r2, #4
 8018132:	b291      	uxth	r1, r2
 8018134:	f107 0218 	add.w	r2, r7, #24
 8018138:	4610      	mov	r0, r2
 801813a:	4798      	blx	r3
  }
}
 801813c:	bf00      	nop
 801813e:	3798      	adds	r7, #152	; 0x98
 8018140:	46bd      	mov	sp, r7
 8018142:	bd80      	pop	{r7, pc}
 8018144:	20000490 	.word	0x20000490

08018148 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 8018148:	b580      	push	{r7, lr}
 801814a:	b084      	sub	sp, #16
 801814c:	af00      	add	r7, sp, #0
 801814e:	6078      	str	r0, [r7, #4]
 8018150:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 8018152:	e00a      	b.n	801816a <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 8018154:	f107 030c 	add.w	r3, r7, #12
 8018158:	4619      	mov	r1, r3
 801815a:	6838      	ldr	r0, [r7, #0]
 801815c:	f000 faea 	bl	8018734 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8018160:	68fb      	ldr	r3, [r7, #12]
 8018162:	4619      	mov	r1, r3
 8018164:	6878      	ldr	r0, [r7, #4]
 8018166:	f000 fa51 	bl	801860c <list_insert_head>
  while (!list_is_empty(src_list))
 801816a:	6838      	ldr	r0, [r7, #0]
 801816c:	f000 fa2c 	bl	80185c8 <list_is_empty>
 8018170:	4603      	mov	r3, r0
 8018172:	2b00      	cmp	r3, #0
 8018174:	d0ee      	beq.n	8018154 <move_list+0xc>
  }
}
 8018176:	bf00      	nop
 8018178:	bf00      	nop
 801817a:	3710      	adds	r7, #16
 801817c:	46bd      	mov	sp, r7
 801817e:	bd80      	pop	{r7, pc}

08018180 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8018180:	b580      	push	{r7, lr}
 8018182:	b082      	sub	sp, #8
 8018184:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8018186:	e009      	b.n	801819c <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8018188:	1d3b      	adds	r3, r7, #4
 801818a:	4619      	mov	r1, r3
 801818c:	4809      	ldr	r0, [pc, #36]	; (80181b4 <free_event_list+0x34>)
 801818e:	f000 faaa 	bl	80186e6 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8018192:	687b      	ldr	r3, [r7, #4]
 8018194:	4619      	mov	r1, r3
 8018196:	4808      	ldr	r0, [pc, #32]	; (80181b8 <free_event_list+0x38>)
 8018198:	f000 fa5e 	bl	8018658 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 801819c:	4806      	ldr	r0, [pc, #24]	; (80181b8 <free_event_list+0x38>)
 801819e:	f000 faf0 	bl	8018782 <list_get_size>
 80181a2:	4603      	mov	r3, r0
 80181a4:	2b01      	cmp	r3, #1
 80181a6:	ddef      	ble.n	8018188 <free_event_list+0x8>
  }
}
 80181a8:	bf00      	nop
 80181aa:	bf00      	nop
 80181ac:	3708      	adds	r7, #8
 80181ae:	46bd      	mov	sp, r7
 80181b0:	bd80      	pop	{r7, pc}
 80181b2:	bf00      	nop
 80181b4:	20000698 	.word	0x20000698
 80181b8:	20000690 	.word	0x20000690

080181bc <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80181bc:	b580      	push	{r7, lr}
 80181be:	b084      	sub	sp, #16
 80181c0:	af00      	add	r7, sp, #0
 80181c2:	6078      	str	r0, [r7, #4]
 80181c4:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 80181c6:	687b      	ldr	r3, [r7, #4]
 80181c8:	2b00      	cmp	r3, #0
 80181ca:	d002      	beq.n	80181d2 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 80181cc:	4a18      	ldr	r2, [pc, #96]	; (8018230 <hci_init+0x74>)
 80181ce:	687b      	ldr	r3, [r7, #4]
 80181d0:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 80181d2:	4818      	ldr	r0, [pc, #96]	; (8018234 <hci_init+0x78>)
 80181d4:	f000 f9e8 	bl	80185a8 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 80181d8:	4817      	ldr	r0, [pc, #92]	; (8018238 <hci_init+0x7c>)
 80181da:	f000 f9e5 	bl	80185a8 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 80181de:	f7f9 fa63 	bl	80116a8 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 80181e2:	2300      	movs	r3, #0
 80181e4:	73fb      	strb	r3, [r7, #15]
 80181e6:	e00c      	b.n	8018202 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 80181e8:	7bfb      	ldrb	r3, [r7, #15]
 80181ea:	228c      	movs	r2, #140	; 0x8c
 80181ec:	fb02 f303 	mul.w	r3, r2, r3
 80181f0:	4a12      	ldr	r2, [pc, #72]	; (801823c <hci_init+0x80>)
 80181f2:	4413      	add	r3, r2
 80181f4:	4619      	mov	r1, r3
 80181f6:	480f      	ldr	r0, [pc, #60]	; (8018234 <hci_init+0x78>)
 80181f8:	f000 fa2e 	bl	8018658 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 80181fc:	7bfb      	ldrb	r3, [r7, #15]
 80181fe:	3301      	adds	r3, #1
 8018200:	73fb      	strb	r3, [r7, #15]
 8018202:	7bfb      	ldrb	r3, [r7, #15]
 8018204:	2b04      	cmp	r3, #4
 8018206:	d9ef      	bls.n	80181e8 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8018208:	4b09      	ldr	r3, [pc, #36]	; (8018230 <hci_init+0x74>)
 801820a:	681b      	ldr	r3, [r3, #0]
 801820c:	2b00      	cmp	r3, #0
 801820e:	d003      	beq.n	8018218 <hci_init+0x5c>
 8018210:	4b07      	ldr	r3, [pc, #28]	; (8018230 <hci_init+0x74>)
 8018212:	681b      	ldr	r3, [r3, #0]
 8018214:	2000      	movs	r0, #0
 8018216:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8018218:	4b05      	ldr	r3, [pc, #20]	; (8018230 <hci_init+0x74>)
 801821a:	689b      	ldr	r3, [r3, #8]
 801821c:	2b00      	cmp	r3, #0
 801821e:	d002      	beq.n	8018226 <hci_init+0x6a>
 8018220:	4b03      	ldr	r3, [pc, #12]	; (8018230 <hci_init+0x74>)
 8018222:	689b      	ldr	r3, [r3, #8]
 8018224:	4798      	blx	r3
}
 8018226:	bf00      	nop
 8018228:	3710      	adds	r7, #16
 801822a:	46bd      	mov	sp, r7
 801822c:	bd80      	pop	{r7, pc}
 801822e:	bf00      	nop
 8018230:	20000490 	.word	0x20000490
 8018234:	20000690 	.word	0x20000690
 8018238:	20000698 	.word	0x20000698
 801823c:	200001d4 	.word	0x200001d4

08018240 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8018240:	b480      	push	{r7}
 8018242:	b083      	sub	sp, #12
 8018244:	af00      	add	r7, sp, #0
 8018246:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8018248:	687b      	ldr	r3, [r7, #4]
 801824a:	681b      	ldr	r3, [r3, #0]
 801824c:	4a0b      	ldr	r2, [pc, #44]	; (801827c <hci_register_io_bus+0x3c>)
 801824e:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 8018250:	687b      	ldr	r3, [r7, #4]
 8018252:	68db      	ldr	r3, [r3, #12]
 8018254:	4a09      	ldr	r2, [pc, #36]	; (801827c <hci_register_io_bus+0x3c>)
 8018256:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 8018258:	687b      	ldr	r3, [r7, #4]
 801825a:	691b      	ldr	r3, [r3, #16]
 801825c:	4a07      	ldr	r2, [pc, #28]	; (801827c <hci_register_io_bus+0x3c>)
 801825e:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 8018260:	687b      	ldr	r3, [r7, #4]
 8018262:	699b      	ldr	r3, [r3, #24]
 8018264:	4a05      	ldr	r2, [pc, #20]	; (801827c <hci_register_io_bus+0x3c>)
 8018266:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 8018268:	687b      	ldr	r3, [r7, #4]
 801826a:	689b      	ldr	r3, [r3, #8]
 801826c:	4a03      	ldr	r2, [pc, #12]	; (801827c <hci_register_io_bus+0x3c>)
 801826e:	6093      	str	r3, [r2, #8]
}
 8018270:	bf00      	nop
 8018272:	370c      	adds	r7, #12
 8018274:	46bd      	mov	sp, r7
 8018276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801827a:	4770      	bx	lr
 801827c:	20000490 	.word	0x20000490

08018280 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8018280:	b580      	push	{r7, lr}
 8018282:	b08e      	sub	sp, #56	; 0x38
 8018284:	af00      	add	r7, sp, #0
 8018286:	6078      	str	r0, [r7, #4]
 8018288:	460b      	mov	r3, r1
 801828a:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 801828c:	687b      	ldr	r3, [r7, #4]
 801828e:	885b      	ldrh	r3, [r3, #2]
 8018290:	b21b      	sxth	r3, r3
 8018292:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8018296:	b21a      	sxth	r2, r3
 8018298:	687b      	ldr	r3, [r7, #4]
 801829a:	881b      	ldrh	r3, [r3, #0]
 801829c:	029b      	lsls	r3, r3, #10
 801829e:	b21b      	sxth	r3, r3
 80182a0:	4313      	orrs	r3, r2
 80182a2:	b21b      	sxth	r3, r3
 80182a4:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 80182a6:	2300      	movs	r3, #0
 80182a8:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 80182aa:	f107 0308 	add.w	r3, r7, #8
 80182ae:	4618      	mov	r0, r3
 80182b0:	f000 f97a 	bl	80185a8 <list_init_head>

  free_event_list();
 80182b4:	f7ff ff64 	bl	8018180 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 80182b8:	687b      	ldr	r3, [r7, #4]
 80182ba:	8818      	ldrh	r0, [r3, #0]
 80182bc:	687b      	ldr	r3, [r7, #4]
 80182be:	8859      	ldrh	r1, [r3, #2]
 80182c0:	687b      	ldr	r3, [r7, #4]
 80182c2:	68db      	ldr	r3, [r3, #12]
 80182c4:	b2da      	uxtb	r2, r3
 80182c6:	687b      	ldr	r3, [r7, #4]
 80182c8:	689b      	ldr	r3, [r3, #8]
 80182ca:	f7ff fefd 	bl	80180c8 <send_cmd>
  
  if (async)
 80182ce:	78fb      	ldrb	r3, [r7, #3]
 80182d0:	2b00      	cmp	r3, #0
 80182d2:	d001      	beq.n	80182d8 <hci_send_req+0x58>
  {
    return 0;
 80182d4:	2300      	movs	r3, #0
 80182d6:	e0e5      	b.n	80184a4 <hci_send_req+0x224>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 80182d8:	f7fa fc1e 	bl	8012b18 <HAL_GetTick>
 80182dc:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 80182de:	f7fa fc1b 	bl	8012b18 <HAL_GetTick>
 80182e2:	4602      	mov	r2, r0
 80182e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80182e6:	1ad3      	subs	r3, r2, r3
 80182e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80182ec:	f200 80b6 	bhi.w	801845c <hci_send_req+0x1dc>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 80182f0:	486e      	ldr	r0, [pc, #440]	; (80184ac <hci_send_req+0x22c>)
 80182f2:	f000 f969 	bl	80185c8 <list_is_empty>
 80182f6:	4603      	mov	r3, r0
 80182f8:	2b00      	cmp	r3, #0
 80182fa:	d000      	beq.n	80182fe <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 80182fc:	e7ef      	b.n	80182de <hci_send_req+0x5e>
      {
        break;
 80182fe:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8018300:	f107 0310 	add.w	r3, r7, #16
 8018304:	4619      	mov	r1, r3
 8018306:	4869      	ldr	r0, [pc, #420]	; (80184ac <hci_send_req+0x22c>)
 8018308:	f000 f9ed 	bl	80186e6 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 801830c:	693b      	ldr	r3, [r7, #16]
 801830e:	3308      	adds	r3, #8
 8018310:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 8018312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018314:	781b      	ldrb	r3, [r3, #0]
 8018316:	2b04      	cmp	r3, #4
 8018318:	d17b      	bne.n	8018412 <hci_send_req+0x192>
    {
      event_pckt = (void *)(hci_hdr->data);
 801831a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801831c:	3301      	adds	r3, #1
 801831e:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8018320:	693b      	ldr	r3, [r7, #16]
 8018322:	3308      	adds	r3, #8
 8018324:	3303      	adds	r3, #3
 8018326:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8018328:	693b      	ldr	r3, [r7, #16]
 801832a:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 801832e:	3b03      	subs	r3, #3
 8018330:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 8018332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018334:	781b      	ldrb	r3, [r3, #0]
 8018336:	2b3e      	cmp	r3, #62	; 0x3e
 8018338:	d04d      	beq.n	80183d6 <hci_send_req+0x156>
 801833a:	2b3e      	cmp	r3, #62	; 0x3e
 801833c:	dc6b      	bgt.n	8018416 <hci_send_req+0x196>
 801833e:	2b10      	cmp	r3, #16
 8018340:	f000 808e 	beq.w	8018460 <hci_send_req+0x1e0>
 8018344:	2b10      	cmp	r3, #16
 8018346:	dc66      	bgt.n	8018416 <hci_send_req+0x196>
 8018348:	2b0e      	cmp	r3, #14
 801834a:	d024      	beq.n	8018396 <hci_send_req+0x116>
 801834c:	2b0f      	cmp	r3, #15
 801834e:	d162      	bne.n	8018416 <hci_send_req+0x196>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 8018350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018352:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 8018354:	69bb      	ldr	r3, [r7, #24]
 8018356:	885b      	ldrh	r3, [r3, #2]
 8018358:	b29b      	uxth	r3, r3
 801835a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801835c:	429a      	cmp	r2, r3
 801835e:	f040 8081 	bne.w	8018464 <hci_send_req+0x1e4>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8018362:	687b      	ldr	r3, [r7, #4]
 8018364:	685b      	ldr	r3, [r3, #4]
 8018366:	2b0f      	cmp	r3, #15
 8018368:	d004      	beq.n	8018374 <hci_send_req+0xf4>
          if (cs->status) {
 801836a:	69bb      	ldr	r3, [r7, #24]
 801836c:	781b      	ldrb	r3, [r3, #0]
 801836e:	2b00      	cmp	r3, #0
 8018370:	d053      	beq.n	801841a <hci_send_req+0x19a>
            goto failed;
 8018372:	e07a      	b.n	801846a <hci_send_req+0x1ea>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8018374:	687b      	ldr	r3, [r7, #4]
 8018376:	695a      	ldr	r2, [r3, #20]
 8018378:	6a3b      	ldr	r3, [r7, #32]
 801837a:	429a      	cmp	r2, r3
 801837c:	bf28      	it	cs
 801837e:	461a      	movcs	r2, r3
 8018380:	687b      	ldr	r3, [r7, #4]
 8018382:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8018384:	687b      	ldr	r3, [r7, #4]
 8018386:	6918      	ldr	r0, [r3, #16]
 8018388:	687b      	ldr	r3, [r7, #4]
 801838a:	695b      	ldr	r3, [r3, #20]
 801838c:	461a      	mov	r2, r3
 801838e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8018390:	f000 fc17 	bl	8018bc2 <memcpy>
        goto done;
 8018394:	e07a      	b.n	801848c <hci_send_req+0x20c>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 8018396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018398:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 801839a:	697b      	ldr	r3, [r7, #20]
 801839c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80183a0:	b29b      	uxth	r3, r3
 80183a2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80183a4:	429a      	cmp	r2, r3
 80183a6:	d15f      	bne.n	8018468 <hci_send_req+0x1e8>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 80183a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80183aa:	3303      	adds	r3, #3
 80183ac:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 80183ae:	6a3b      	ldr	r3, [r7, #32]
 80183b0:	3b03      	subs	r3, #3
 80183b2:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 80183b4:	687b      	ldr	r3, [r7, #4]
 80183b6:	695a      	ldr	r2, [r3, #20]
 80183b8:	6a3b      	ldr	r3, [r7, #32]
 80183ba:	429a      	cmp	r2, r3
 80183bc:	bf28      	it	cs
 80183be:	461a      	movcs	r2, r3
 80183c0:	687b      	ldr	r3, [r7, #4]
 80183c2:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80183c4:	687b      	ldr	r3, [r7, #4]
 80183c6:	6918      	ldr	r0, [r3, #16]
 80183c8:	687b      	ldr	r3, [r7, #4]
 80183ca:	695b      	ldr	r3, [r3, #20]
 80183cc:	461a      	mov	r2, r3
 80183ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80183d0:	f000 fbf7 	bl	8018bc2 <memcpy>
        goto done;
 80183d4:	e05a      	b.n	801848c <hci_send_req+0x20c>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 80183d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80183d8:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 80183da:	69fb      	ldr	r3, [r7, #28]
 80183dc:	781b      	ldrb	r3, [r3, #0]
 80183de:	461a      	mov	r2, r3
 80183e0:	687b      	ldr	r3, [r7, #4]
 80183e2:	685b      	ldr	r3, [r3, #4]
 80183e4:	429a      	cmp	r2, r3
 80183e6:	d11a      	bne.n	801841e <hci_send_req+0x19e>
          break;
      
        len -= 1;
 80183e8:	6a3b      	ldr	r3, [r7, #32]
 80183ea:	3b01      	subs	r3, #1
 80183ec:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 80183ee:	687b      	ldr	r3, [r7, #4]
 80183f0:	695a      	ldr	r2, [r3, #20]
 80183f2:	6a3b      	ldr	r3, [r7, #32]
 80183f4:	429a      	cmp	r2, r3
 80183f6:	bf28      	it	cs
 80183f8:	461a      	movcs	r2, r3
 80183fa:	687b      	ldr	r3, [r7, #4]
 80183fc:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 80183fe:	687b      	ldr	r3, [r7, #4]
 8018400:	6918      	ldr	r0, [r3, #16]
 8018402:	69fb      	ldr	r3, [r7, #28]
 8018404:	1c59      	adds	r1, r3, #1
 8018406:	687b      	ldr	r3, [r7, #4]
 8018408:	695b      	ldr	r3, [r3, #20]
 801840a:	461a      	mov	r2, r3
 801840c:	f000 fbd9 	bl	8018bc2 <memcpy>
        goto done;
 8018410:	e03c      	b.n	801848c <hci_send_req+0x20c>
        goto failed;
      
      default:      
        break;
      }
    }
 8018412:	bf00      	nop
 8018414:	e004      	b.n	8018420 <hci_send_req+0x1a0>
        break;
 8018416:	bf00      	nop
 8018418:	e002      	b.n	8018420 <hci_send_req+0x1a0>
          break;
 801841a:	bf00      	nop
 801841c:	e000      	b.n	8018420 <hci_send_req+0x1a0>
          break;
 801841e:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8018420:	4823      	ldr	r0, [pc, #140]	; (80184b0 <hci_send_req+0x230>)
 8018422:	f000 f8d1 	bl	80185c8 <list_is_empty>
 8018426:	4603      	mov	r3, r0
 8018428:	2b00      	cmp	r3, #0
 801842a:	d00d      	beq.n	8018448 <hci_send_req+0x1c8>
 801842c:	481f      	ldr	r0, [pc, #124]	; (80184ac <hci_send_req+0x22c>)
 801842e:	f000 f8cb 	bl	80185c8 <list_is_empty>
 8018432:	4603      	mov	r3, r0
 8018434:	2b00      	cmp	r3, #0
 8018436:	d007      	beq.n	8018448 <hci_send_req+0x1c8>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8018438:	693b      	ldr	r3, [r7, #16]
 801843a:	4619      	mov	r1, r3
 801843c:	481c      	ldr	r0, [pc, #112]	; (80184b0 <hci_send_req+0x230>)
 801843e:	f000 f90b 	bl	8018658 <list_insert_tail>
      hciReadPacket=NULL;
 8018442:	2300      	movs	r3, #0
 8018444:	613b      	str	r3, [r7, #16]
 8018446:	e008      	b.n	801845a <hci_send_req+0x1da>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8018448:	693a      	ldr	r2, [r7, #16]
 801844a:	f107 0308 	add.w	r3, r7, #8
 801844e:	4611      	mov	r1, r2
 8018450:	4618      	mov	r0, r3
 8018452:	f000 f901 	bl	8018658 <list_insert_tail>
      hciReadPacket=NULL;
 8018456:	2300      	movs	r3, #0
 8018458:	613b      	str	r3, [r7, #16]
  {
 801845a:	e73d      	b.n	80182d8 <hci_send_req+0x58>
        goto failed;
 801845c:	bf00      	nop
 801845e:	e004      	b.n	801846a <hci_send_req+0x1ea>
        goto failed;
 8018460:	bf00      	nop
 8018462:	e002      	b.n	801846a <hci_send_req+0x1ea>
          goto failed;
 8018464:	bf00      	nop
 8018466:	e000      	b.n	801846a <hci_send_req+0x1ea>
          goto failed;
 8018468:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 801846a:	693b      	ldr	r3, [r7, #16]
 801846c:	2b00      	cmp	r3, #0
 801846e:	d004      	beq.n	801847a <hci_send_req+0x1fa>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8018470:	693b      	ldr	r3, [r7, #16]
 8018472:	4619      	mov	r1, r3
 8018474:	480e      	ldr	r0, [pc, #56]	; (80184b0 <hci_send_req+0x230>)
 8018476:	f000 f8c9 	bl	801860c <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 801847a:	f107 0308 	add.w	r3, r7, #8
 801847e:	4619      	mov	r1, r3
 8018480:	480a      	ldr	r0, [pc, #40]	; (80184ac <hci_send_req+0x22c>)
 8018482:	f7ff fe61 	bl	8018148 <move_list>

  return -1;
 8018486:	f04f 33ff 	mov.w	r3, #4294967295
 801848a:	e00b      	b.n	80184a4 <hci_send_req+0x224>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 801848c:	693b      	ldr	r3, [r7, #16]
 801848e:	4619      	mov	r1, r3
 8018490:	4807      	ldr	r0, [pc, #28]	; (80184b0 <hci_send_req+0x230>)
 8018492:	f000 f8bb 	bl	801860c <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8018496:	f107 0308 	add.w	r3, r7, #8
 801849a:	4619      	mov	r1, r3
 801849c:	4803      	ldr	r0, [pc, #12]	; (80184ac <hci_send_req+0x22c>)
 801849e:	f7ff fe53 	bl	8018148 <move_list>

  return 0;
 80184a2:	2300      	movs	r3, #0
}
 80184a4:	4618      	mov	r0, r3
 80184a6:	3738      	adds	r7, #56	; 0x38
 80184a8:	46bd      	mov	sp, r7
 80184aa:	bd80      	pop	{r7, pc}
 80184ac:	20000698 	.word	0x20000698
 80184b0:	20000690 	.word	0x20000690

080184b4 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 80184b4:	b580      	push	{r7, lr}
 80184b6:	b082      	sub	sp, #8
 80184b8:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 80184ba:	2300      	movs	r3, #0
 80184bc:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 80184be:	e013      	b.n	80184e8 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 80184c0:	1d3b      	adds	r3, r7, #4
 80184c2:	4619      	mov	r1, r3
 80184c4:	480e      	ldr	r0, [pc, #56]	; (8018500 <hci_user_evt_proc+0x4c>)
 80184c6:	f000 f90e 	bl	80186e6 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 80184ca:	4b0e      	ldr	r3, [pc, #56]	; (8018504 <hci_user_evt_proc+0x50>)
 80184cc:	69db      	ldr	r3, [r3, #28]
 80184ce:	2b00      	cmp	r3, #0
 80184d0:	d005      	beq.n	80184de <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 80184d2:	4b0c      	ldr	r3, [pc, #48]	; (8018504 <hci_user_evt_proc+0x50>)
 80184d4:	69db      	ldr	r3, [r3, #28]
 80184d6:	687a      	ldr	r2, [r7, #4]
 80184d8:	3208      	adds	r2, #8
 80184da:	4610      	mov	r0, r2
 80184dc:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 80184de:	687b      	ldr	r3, [r7, #4]
 80184e0:	4619      	mov	r1, r3
 80184e2:	4809      	ldr	r0, [pc, #36]	; (8018508 <hci_user_evt_proc+0x54>)
 80184e4:	f000 f8b8 	bl	8018658 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 80184e8:	4805      	ldr	r0, [pc, #20]	; (8018500 <hci_user_evt_proc+0x4c>)
 80184ea:	f000 f86d 	bl	80185c8 <list_is_empty>
 80184ee:	4603      	mov	r3, r0
 80184f0:	2b00      	cmp	r3, #0
 80184f2:	d0e5      	beq.n	80184c0 <hci_user_evt_proc+0xc>
  }
}
 80184f4:	bf00      	nop
 80184f6:	bf00      	nop
 80184f8:	3708      	adds	r7, #8
 80184fa:	46bd      	mov	sp, r7
 80184fc:	bd80      	pop	{r7, pc}
 80184fe:	bf00      	nop
 8018500:	20000698 	.word	0x20000698
 8018504:	20000490 	.word	0x20000490
 8018508:	20000690 	.word	0x20000690

0801850c <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 801850c:	b580      	push	{r7, lr}
 801850e:	b086      	sub	sp, #24
 8018510:	af00      	add	r7, sp, #0
 8018512:	6078      	str	r0, [r7, #4]

  tHciDataPacket * hciReadPacket = NULL;
 8018514:	2300      	movs	r3, #0
 8018516:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 8018518:	2300      	movs	r3, #0
 801851a:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 801851c:	481f      	ldr	r0, [pc, #124]	; (801859c <hci_notify_asynch_evt+0x90>)
 801851e:	f000 f853 	bl	80185c8 <list_is_empty>
 8018522:	4603      	mov	r3, r0
 8018524:	2b00      	cmp	r3, #0
 8018526:	d132      	bne.n	801858e <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 8018528:	f107 030c 	add.w	r3, r7, #12
 801852c:	4619      	mov	r1, r3
 801852e:	481b      	ldr	r0, [pc, #108]	; (801859c <hci_notify_asynch_evt+0x90>)
 8018530:	f000 f8d9 	bl	80186e6 <list_remove_head>
    
    if (hciContext.io.Receive)
 8018534:	4b1a      	ldr	r3, [pc, #104]	; (80185a0 <hci_notify_asynch_evt+0x94>)
 8018536:	68db      	ldr	r3, [r3, #12]
 8018538:	2b00      	cmp	r3, #0
 801853a:	d02a      	beq.n	8018592 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 801853c:	4b18      	ldr	r3, [pc, #96]	; (80185a0 <hci_notify_asynch_evt+0x94>)
 801853e:	68db      	ldr	r3, [r3, #12]
 8018540:	68fa      	ldr	r2, [r7, #12]
 8018542:	3208      	adds	r2, #8
 8018544:	2180      	movs	r1, #128	; 0x80
 8018546:	4610      	mov	r0, r2
 8018548:	4798      	blx	r3
 801854a:	4603      	mov	r3, r0
 801854c:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 801854e:	7cfb      	ldrb	r3, [r7, #19]
 8018550:	2b00      	cmp	r3, #0
 8018552:	d016      	beq.n	8018582 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 8018554:	68fb      	ldr	r3, [r7, #12]
 8018556:	7cfa      	ldrb	r2, [r7, #19]
 8018558:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 801855c:	68fb      	ldr	r3, [r7, #12]
 801855e:	4618      	mov	r0, r3
 8018560:	f7ff fd91 	bl	8018086 <verify_packet>
 8018564:	4603      	mov	r3, r0
 8018566:	2b00      	cmp	r3, #0
 8018568:	d105      	bne.n	8018576 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 801856a:	68fb      	ldr	r3, [r7, #12]
 801856c:	4619      	mov	r1, r3
 801856e:	480d      	ldr	r0, [pc, #52]	; (80185a4 <hci_notify_asynch_evt+0x98>)
 8018570:	f000 f872 	bl	8018658 <list_insert_tail>
 8018574:	e00d      	b.n	8018592 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8018576:	68fb      	ldr	r3, [r7, #12]
 8018578:	4619      	mov	r1, r3
 801857a:	4808      	ldr	r0, [pc, #32]	; (801859c <hci_notify_asynch_evt+0x90>)
 801857c:	f000 f846 	bl	801860c <list_insert_head>
 8018580:	e007      	b.n	8018592 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8018582:	68fb      	ldr	r3, [r7, #12]
 8018584:	4619      	mov	r1, r3
 8018586:	4805      	ldr	r0, [pc, #20]	; (801859c <hci_notify_asynch_evt+0x90>)
 8018588:	f000 f840 	bl	801860c <list_insert_head>
 801858c:	e001      	b.n	8018592 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 801858e:	2301      	movs	r3, #1
 8018590:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8018592:	697b      	ldr	r3, [r7, #20]

}
 8018594:	4618      	mov	r0, r3
 8018596:	3718      	adds	r7, #24
 8018598:	46bd      	mov	sp, r7
 801859a:	bd80      	pop	{r7, pc}
 801859c:	20000690 	.word	0x20000690
 80185a0:	20000490 	.word	0x20000490
 80185a4:	20000698 	.word	0x20000698

080185a8 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 80185a8:	b480      	push	{r7}
 80185aa:	b083      	sub	sp, #12
 80185ac:	af00      	add	r7, sp, #0
 80185ae:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 80185b0:	687b      	ldr	r3, [r7, #4]
 80185b2:	687a      	ldr	r2, [r7, #4]
 80185b4:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 80185b6:	687b      	ldr	r3, [r7, #4]
 80185b8:	687a      	ldr	r2, [r7, #4]
 80185ba:	605a      	str	r2, [r3, #4]
}
 80185bc:	bf00      	nop
 80185be:	370c      	adds	r7, #12
 80185c0:	46bd      	mov	sp, r7
 80185c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185c6:	4770      	bx	lr

080185c8 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 80185c8:	b480      	push	{r7}
 80185ca:	b087      	sub	sp, #28
 80185cc:	af00      	add	r7, sp, #0
 80185ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80185d0:	f3ef 8310 	mrs	r3, PRIMASK
 80185d4:	60fb      	str	r3, [r7, #12]
  return(result);
 80185d6:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80185d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80185da:	b672      	cpsid	i
}
 80185dc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 80185de:	687b      	ldr	r3, [r7, #4]
 80185e0:	681b      	ldr	r3, [r3, #0]
 80185e2:	687a      	ldr	r2, [r7, #4]
 80185e4:	429a      	cmp	r2, r3
 80185e6:	d102      	bne.n	80185ee <list_is_empty+0x26>
  {
    return_value = 1;
 80185e8:	2301      	movs	r3, #1
 80185ea:	75fb      	strb	r3, [r7, #23]
 80185ec:	e001      	b.n	80185f2 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 80185ee:	2300      	movs	r3, #0
 80185f0:	75fb      	strb	r3, [r7, #23]
 80185f2:	693b      	ldr	r3, [r7, #16]
 80185f4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80185f6:	68bb      	ldr	r3, [r7, #8]
 80185f8:	f383 8810 	msr	PRIMASK, r3
}
 80185fc:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 80185fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8018600:	4618      	mov	r0, r3
 8018602:	371c      	adds	r7, #28
 8018604:	46bd      	mov	sp, r7
 8018606:	f85d 7b04 	ldr.w	r7, [sp], #4
 801860a:	4770      	bx	lr

0801860c <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 801860c:	b480      	push	{r7}
 801860e:	b087      	sub	sp, #28
 8018610:	af00      	add	r7, sp, #0
 8018612:	6078      	str	r0, [r7, #4]
 8018614:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018616:	f3ef 8310 	mrs	r3, PRIMASK
 801861a:	60fb      	str	r3, [r7, #12]
  return(result);
 801861c:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801861e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018620:	b672      	cpsid	i
}
 8018622:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8018624:	687b      	ldr	r3, [r7, #4]
 8018626:	681a      	ldr	r2, [r3, #0]
 8018628:	683b      	ldr	r3, [r7, #0]
 801862a:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 801862c:	683b      	ldr	r3, [r7, #0]
 801862e:	687a      	ldr	r2, [r7, #4]
 8018630:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8018632:	687b      	ldr	r3, [r7, #4]
 8018634:	683a      	ldr	r2, [r7, #0]
 8018636:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8018638:	683b      	ldr	r3, [r7, #0]
 801863a:	681b      	ldr	r3, [r3, #0]
 801863c:	683a      	ldr	r2, [r7, #0]
 801863e:	605a      	str	r2, [r3, #4]
 8018640:	697b      	ldr	r3, [r7, #20]
 8018642:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018644:	693b      	ldr	r3, [r7, #16]
 8018646:	f383 8810 	msr	PRIMASK, r3
}
 801864a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 801864c:	bf00      	nop
 801864e:	371c      	adds	r7, #28
 8018650:	46bd      	mov	sp, r7
 8018652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018656:	4770      	bx	lr

08018658 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8018658:	b480      	push	{r7}
 801865a:	b087      	sub	sp, #28
 801865c:	af00      	add	r7, sp, #0
 801865e:	6078      	str	r0, [r7, #4]
 8018660:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018662:	f3ef 8310 	mrs	r3, PRIMASK
 8018666:	60fb      	str	r3, [r7, #12]
  return(result);
 8018668:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801866a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801866c:	b672      	cpsid	i
}
 801866e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 8018670:	683b      	ldr	r3, [r7, #0]
 8018672:	687a      	ldr	r2, [r7, #4]
 8018674:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8018676:	687b      	ldr	r3, [r7, #4]
 8018678:	685a      	ldr	r2, [r3, #4]
 801867a:	683b      	ldr	r3, [r7, #0]
 801867c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 801867e:	687b      	ldr	r3, [r7, #4]
 8018680:	683a      	ldr	r2, [r7, #0]
 8018682:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8018684:	683b      	ldr	r3, [r7, #0]
 8018686:	685b      	ldr	r3, [r3, #4]
 8018688:	683a      	ldr	r2, [r7, #0]
 801868a:	601a      	str	r2, [r3, #0]
 801868c:	697b      	ldr	r3, [r7, #20]
 801868e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018690:	693b      	ldr	r3, [r7, #16]
 8018692:	f383 8810 	msr	PRIMASK, r3
}
 8018696:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8018698:	bf00      	nop
 801869a:	371c      	adds	r7, #28
 801869c:	46bd      	mov	sp, r7
 801869e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186a2:	4770      	bx	lr

080186a4 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 80186a4:	b480      	push	{r7}
 80186a6:	b087      	sub	sp, #28
 80186a8:	af00      	add	r7, sp, #0
 80186aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80186ac:	f3ef 8310 	mrs	r3, PRIMASK
 80186b0:	60fb      	str	r3, [r7, #12]
  return(result);
 80186b2:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80186b4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80186b6:	b672      	cpsid	i
}
 80186b8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 80186ba:	687b      	ldr	r3, [r7, #4]
 80186bc:	685b      	ldr	r3, [r3, #4]
 80186be:	687a      	ldr	r2, [r7, #4]
 80186c0:	6812      	ldr	r2, [r2, #0]
 80186c2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 80186c4:	687b      	ldr	r3, [r7, #4]
 80186c6:	681b      	ldr	r3, [r3, #0]
 80186c8:	687a      	ldr	r2, [r7, #4]
 80186ca:	6852      	ldr	r2, [r2, #4]
 80186cc:	605a      	str	r2, [r3, #4]
 80186ce:	697b      	ldr	r3, [r7, #20]
 80186d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80186d2:	693b      	ldr	r3, [r7, #16]
 80186d4:	f383 8810 	msr	PRIMASK, r3
}
 80186d8:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80186da:	bf00      	nop
 80186dc:	371c      	adds	r7, #28
 80186de:	46bd      	mov	sp, r7
 80186e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186e4:	4770      	bx	lr

080186e6 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 80186e6:	b580      	push	{r7, lr}
 80186e8:	b086      	sub	sp, #24
 80186ea:	af00      	add	r7, sp, #0
 80186ec:	6078      	str	r0, [r7, #4]
 80186ee:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80186f0:	f3ef 8310 	mrs	r3, PRIMASK
 80186f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80186f6:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80186f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80186fa:	b672      	cpsid	i
}
 80186fc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 80186fe:	687b      	ldr	r3, [r7, #4]
 8018700:	681a      	ldr	r2, [r3, #0]
 8018702:	683b      	ldr	r3, [r7, #0]
 8018704:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8018706:	687b      	ldr	r3, [r7, #4]
 8018708:	681b      	ldr	r3, [r3, #0]
 801870a:	4618      	mov	r0, r3
 801870c:	f7ff ffca 	bl	80186a4 <list_remove_node>
  (*node)->next = NULL;
 8018710:	683b      	ldr	r3, [r7, #0]
 8018712:	681b      	ldr	r3, [r3, #0]
 8018714:	2200      	movs	r2, #0
 8018716:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8018718:	683b      	ldr	r3, [r7, #0]
 801871a:	681b      	ldr	r3, [r3, #0]
 801871c:	2200      	movs	r2, #0
 801871e:	605a      	str	r2, [r3, #4]
 8018720:	697b      	ldr	r3, [r7, #20]
 8018722:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018724:	693b      	ldr	r3, [r7, #16]
 8018726:	f383 8810 	msr	PRIMASK, r3
}
 801872a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 801872c:	bf00      	nop
 801872e:	3718      	adds	r7, #24
 8018730:	46bd      	mov	sp, r7
 8018732:	bd80      	pop	{r7, pc}

08018734 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8018734:	b580      	push	{r7, lr}
 8018736:	b086      	sub	sp, #24
 8018738:	af00      	add	r7, sp, #0
 801873a:	6078      	str	r0, [r7, #4]
 801873c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801873e:	f3ef 8310 	mrs	r3, PRIMASK
 8018742:	60fb      	str	r3, [r7, #12]
  return(result);
 8018744:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8018746:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018748:	b672      	cpsid	i
}
 801874a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 801874c:	687b      	ldr	r3, [r7, #4]
 801874e:	685a      	ldr	r2, [r3, #4]
 8018750:	683b      	ldr	r3, [r7, #0]
 8018752:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8018754:	687b      	ldr	r3, [r7, #4]
 8018756:	685b      	ldr	r3, [r3, #4]
 8018758:	4618      	mov	r0, r3
 801875a:	f7ff ffa3 	bl	80186a4 <list_remove_node>
  (*node)->next = NULL;
 801875e:	683b      	ldr	r3, [r7, #0]
 8018760:	681b      	ldr	r3, [r3, #0]
 8018762:	2200      	movs	r2, #0
 8018764:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8018766:	683b      	ldr	r3, [r7, #0]
 8018768:	681b      	ldr	r3, [r3, #0]
 801876a:	2200      	movs	r2, #0
 801876c:	605a      	str	r2, [r3, #4]
 801876e:	697b      	ldr	r3, [r7, #20]
 8018770:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018772:	693b      	ldr	r3, [r7, #16]
 8018774:	f383 8810 	msr	PRIMASK, r3
}
 8018778:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 801877a:	bf00      	nop
 801877c:	3718      	adds	r7, #24
 801877e:	46bd      	mov	sp, r7
 8018780:	bd80      	pop	{r7, pc}

08018782 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8018782:	b480      	push	{r7}
 8018784:	b089      	sub	sp, #36	; 0x24
 8018786:	af00      	add	r7, sp, #0
 8018788:	6078      	str	r0, [r7, #4]
  int size = 0;
 801878a:	2300      	movs	r3, #0
 801878c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801878e:	f3ef 8310 	mrs	r3, PRIMASK
 8018792:	613b      	str	r3, [r7, #16]
  return(result);
 8018794:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8018796:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018798:	b672      	cpsid	i
}
 801879a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 801879c:	687b      	ldr	r3, [r7, #4]
 801879e:	681b      	ldr	r3, [r3, #0]
 80187a0:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80187a2:	e005      	b.n	80187b0 <list_get_size+0x2e>
  {
    size++;
 80187a4:	69fb      	ldr	r3, [r7, #28]
 80187a6:	3301      	adds	r3, #1
 80187a8:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 80187aa:	69bb      	ldr	r3, [r7, #24]
 80187ac:	681b      	ldr	r3, [r3, #0]
 80187ae:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80187b0:	69ba      	ldr	r2, [r7, #24]
 80187b2:	687b      	ldr	r3, [r7, #4]
 80187b4:	429a      	cmp	r2, r3
 80187b6:	d1f5      	bne.n	80187a4 <list_get_size+0x22>
 80187b8:	697b      	ldr	r3, [r7, #20]
 80187ba:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80187bc:	68fb      	ldr	r3, [r7, #12]
 80187be:	f383 8810 	msr	PRIMASK, r3
}
 80187c2:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 80187c4:	69fb      	ldr	r3, [r7, #28]
}
 80187c6:	4618      	mov	r0, r3
 80187c8:	3724      	adds	r7, #36	; 0x24
 80187ca:	46bd      	mov	sp, r7
 80187cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187d0:	4770      	bx	lr
	...

080187d4 <__errno>:
 80187d4:	4b01      	ldr	r3, [pc, #4]	; (80187dc <__errno+0x8>)
 80187d6:	6818      	ldr	r0, [r3, #0]
 80187d8:	4770      	bx	lr
 80187da:	bf00      	nop
 80187dc:	2000003c 	.word	0x2000003c

080187e0 <__sflush_r>:
 80187e0:	898a      	ldrh	r2, [r1, #12]
 80187e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80187e6:	4605      	mov	r5, r0
 80187e8:	0710      	lsls	r0, r2, #28
 80187ea:	460c      	mov	r4, r1
 80187ec:	d458      	bmi.n	80188a0 <__sflush_r+0xc0>
 80187ee:	684b      	ldr	r3, [r1, #4]
 80187f0:	2b00      	cmp	r3, #0
 80187f2:	dc05      	bgt.n	8018800 <__sflush_r+0x20>
 80187f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80187f6:	2b00      	cmp	r3, #0
 80187f8:	dc02      	bgt.n	8018800 <__sflush_r+0x20>
 80187fa:	2000      	movs	r0, #0
 80187fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018800:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018802:	2e00      	cmp	r6, #0
 8018804:	d0f9      	beq.n	80187fa <__sflush_r+0x1a>
 8018806:	2300      	movs	r3, #0
 8018808:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801880c:	682f      	ldr	r7, [r5, #0]
 801880e:	602b      	str	r3, [r5, #0]
 8018810:	d032      	beq.n	8018878 <__sflush_r+0x98>
 8018812:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8018814:	89a3      	ldrh	r3, [r4, #12]
 8018816:	075a      	lsls	r2, r3, #29
 8018818:	d505      	bpl.n	8018826 <__sflush_r+0x46>
 801881a:	6863      	ldr	r3, [r4, #4]
 801881c:	1ac0      	subs	r0, r0, r3
 801881e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8018820:	b10b      	cbz	r3, 8018826 <__sflush_r+0x46>
 8018822:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8018824:	1ac0      	subs	r0, r0, r3
 8018826:	2300      	movs	r3, #0
 8018828:	4602      	mov	r2, r0
 801882a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801882c:	6a21      	ldr	r1, [r4, #32]
 801882e:	4628      	mov	r0, r5
 8018830:	47b0      	blx	r6
 8018832:	1c43      	adds	r3, r0, #1
 8018834:	89a3      	ldrh	r3, [r4, #12]
 8018836:	d106      	bne.n	8018846 <__sflush_r+0x66>
 8018838:	6829      	ldr	r1, [r5, #0]
 801883a:	291d      	cmp	r1, #29
 801883c:	d82c      	bhi.n	8018898 <__sflush_r+0xb8>
 801883e:	4a2a      	ldr	r2, [pc, #168]	; (80188e8 <__sflush_r+0x108>)
 8018840:	40ca      	lsrs	r2, r1
 8018842:	07d6      	lsls	r6, r2, #31
 8018844:	d528      	bpl.n	8018898 <__sflush_r+0xb8>
 8018846:	2200      	movs	r2, #0
 8018848:	6062      	str	r2, [r4, #4]
 801884a:	04d9      	lsls	r1, r3, #19
 801884c:	6922      	ldr	r2, [r4, #16]
 801884e:	6022      	str	r2, [r4, #0]
 8018850:	d504      	bpl.n	801885c <__sflush_r+0x7c>
 8018852:	1c42      	adds	r2, r0, #1
 8018854:	d101      	bne.n	801885a <__sflush_r+0x7a>
 8018856:	682b      	ldr	r3, [r5, #0]
 8018858:	b903      	cbnz	r3, 801885c <__sflush_r+0x7c>
 801885a:	6560      	str	r0, [r4, #84]	; 0x54
 801885c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801885e:	602f      	str	r7, [r5, #0]
 8018860:	2900      	cmp	r1, #0
 8018862:	d0ca      	beq.n	80187fa <__sflush_r+0x1a>
 8018864:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018868:	4299      	cmp	r1, r3
 801886a:	d002      	beq.n	8018872 <__sflush_r+0x92>
 801886c:	4628      	mov	r0, r5
 801886e:	f000 f9bf 	bl	8018bf0 <_free_r>
 8018872:	2000      	movs	r0, #0
 8018874:	6360      	str	r0, [r4, #52]	; 0x34
 8018876:	e7c1      	b.n	80187fc <__sflush_r+0x1c>
 8018878:	6a21      	ldr	r1, [r4, #32]
 801887a:	2301      	movs	r3, #1
 801887c:	4628      	mov	r0, r5
 801887e:	47b0      	blx	r6
 8018880:	1c41      	adds	r1, r0, #1
 8018882:	d1c7      	bne.n	8018814 <__sflush_r+0x34>
 8018884:	682b      	ldr	r3, [r5, #0]
 8018886:	2b00      	cmp	r3, #0
 8018888:	d0c4      	beq.n	8018814 <__sflush_r+0x34>
 801888a:	2b1d      	cmp	r3, #29
 801888c:	d001      	beq.n	8018892 <__sflush_r+0xb2>
 801888e:	2b16      	cmp	r3, #22
 8018890:	d101      	bne.n	8018896 <__sflush_r+0xb6>
 8018892:	602f      	str	r7, [r5, #0]
 8018894:	e7b1      	b.n	80187fa <__sflush_r+0x1a>
 8018896:	89a3      	ldrh	r3, [r4, #12]
 8018898:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801889c:	81a3      	strh	r3, [r4, #12]
 801889e:	e7ad      	b.n	80187fc <__sflush_r+0x1c>
 80188a0:	690f      	ldr	r7, [r1, #16]
 80188a2:	2f00      	cmp	r7, #0
 80188a4:	d0a9      	beq.n	80187fa <__sflush_r+0x1a>
 80188a6:	0793      	lsls	r3, r2, #30
 80188a8:	680e      	ldr	r6, [r1, #0]
 80188aa:	bf08      	it	eq
 80188ac:	694b      	ldreq	r3, [r1, #20]
 80188ae:	600f      	str	r7, [r1, #0]
 80188b0:	bf18      	it	ne
 80188b2:	2300      	movne	r3, #0
 80188b4:	eba6 0807 	sub.w	r8, r6, r7
 80188b8:	608b      	str	r3, [r1, #8]
 80188ba:	f1b8 0f00 	cmp.w	r8, #0
 80188be:	dd9c      	ble.n	80187fa <__sflush_r+0x1a>
 80188c0:	6a21      	ldr	r1, [r4, #32]
 80188c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80188c4:	4643      	mov	r3, r8
 80188c6:	463a      	mov	r2, r7
 80188c8:	4628      	mov	r0, r5
 80188ca:	47b0      	blx	r6
 80188cc:	2800      	cmp	r0, #0
 80188ce:	dc06      	bgt.n	80188de <__sflush_r+0xfe>
 80188d0:	89a3      	ldrh	r3, [r4, #12]
 80188d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80188d6:	81a3      	strh	r3, [r4, #12]
 80188d8:	f04f 30ff 	mov.w	r0, #4294967295
 80188dc:	e78e      	b.n	80187fc <__sflush_r+0x1c>
 80188de:	4407      	add	r7, r0
 80188e0:	eba8 0800 	sub.w	r8, r8, r0
 80188e4:	e7e9      	b.n	80188ba <__sflush_r+0xda>
 80188e6:	bf00      	nop
 80188e8:	20400001 	.word	0x20400001

080188ec <_fflush_r>:
 80188ec:	b538      	push	{r3, r4, r5, lr}
 80188ee:	690b      	ldr	r3, [r1, #16]
 80188f0:	4605      	mov	r5, r0
 80188f2:	460c      	mov	r4, r1
 80188f4:	b913      	cbnz	r3, 80188fc <_fflush_r+0x10>
 80188f6:	2500      	movs	r5, #0
 80188f8:	4628      	mov	r0, r5
 80188fa:	bd38      	pop	{r3, r4, r5, pc}
 80188fc:	b118      	cbz	r0, 8018906 <_fflush_r+0x1a>
 80188fe:	6983      	ldr	r3, [r0, #24]
 8018900:	b90b      	cbnz	r3, 8018906 <_fflush_r+0x1a>
 8018902:	f000 f899 	bl	8018a38 <__sinit>
 8018906:	4b14      	ldr	r3, [pc, #80]	; (8018958 <_fflush_r+0x6c>)
 8018908:	429c      	cmp	r4, r3
 801890a:	d11b      	bne.n	8018944 <_fflush_r+0x58>
 801890c:	686c      	ldr	r4, [r5, #4]
 801890e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018912:	2b00      	cmp	r3, #0
 8018914:	d0ef      	beq.n	80188f6 <_fflush_r+0xa>
 8018916:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8018918:	07d0      	lsls	r0, r2, #31
 801891a:	d404      	bmi.n	8018926 <_fflush_r+0x3a>
 801891c:	0599      	lsls	r1, r3, #22
 801891e:	d402      	bmi.n	8018926 <_fflush_r+0x3a>
 8018920:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018922:	f000 f94c 	bl	8018bbe <__retarget_lock_acquire_recursive>
 8018926:	4628      	mov	r0, r5
 8018928:	4621      	mov	r1, r4
 801892a:	f7ff ff59 	bl	80187e0 <__sflush_r>
 801892e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018930:	07da      	lsls	r2, r3, #31
 8018932:	4605      	mov	r5, r0
 8018934:	d4e0      	bmi.n	80188f8 <_fflush_r+0xc>
 8018936:	89a3      	ldrh	r3, [r4, #12]
 8018938:	059b      	lsls	r3, r3, #22
 801893a:	d4dd      	bmi.n	80188f8 <_fflush_r+0xc>
 801893c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801893e:	f000 f93f 	bl	8018bc0 <__retarget_lock_release_recursive>
 8018942:	e7d9      	b.n	80188f8 <_fflush_r+0xc>
 8018944:	4b05      	ldr	r3, [pc, #20]	; (801895c <_fflush_r+0x70>)
 8018946:	429c      	cmp	r4, r3
 8018948:	d101      	bne.n	801894e <_fflush_r+0x62>
 801894a:	68ac      	ldr	r4, [r5, #8]
 801894c:	e7df      	b.n	801890e <_fflush_r+0x22>
 801894e:	4b04      	ldr	r3, [pc, #16]	; (8018960 <_fflush_r+0x74>)
 8018950:	429c      	cmp	r4, r3
 8018952:	bf08      	it	eq
 8018954:	68ec      	ldreq	r4, [r5, #12]
 8018956:	e7da      	b.n	801890e <_fflush_r+0x22>
 8018958:	08019f20 	.word	0x08019f20
 801895c:	08019f40 	.word	0x08019f40
 8018960:	08019f00 	.word	0x08019f00

08018964 <fflush>:
 8018964:	4601      	mov	r1, r0
 8018966:	b920      	cbnz	r0, 8018972 <fflush+0xe>
 8018968:	4b04      	ldr	r3, [pc, #16]	; (801897c <fflush+0x18>)
 801896a:	4905      	ldr	r1, [pc, #20]	; (8018980 <fflush+0x1c>)
 801896c:	6818      	ldr	r0, [r3, #0]
 801896e:	f000 b8e1 	b.w	8018b34 <_fwalk_reent>
 8018972:	4b04      	ldr	r3, [pc, #16]	; (8018984 <fflush+0x20>)
 8018974:	6818      	ldr	r0, [r3, #0]
 8018976:	f7ff bfb9 	b.w	80188ec <_fflush_r>
 801897a:	bf00      	nop
 801897c:	08019f60 	.word	0x08019f60
 8018980:	080188ed 	.word	0x080188ed
 8018984:	2000003c 	.word	0x2000003c

08018988 <std>:
 8018988:	2300      	movs	r3, #0
 801898a:	b510      	push	{r4, lr}
 801898c:	4604      	mov	r4, r0
 801898e:	e9c0 3300 	strd	r3, r3, [r0]
 8018992:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018996:	6083      	str	r3, [r0, #8]
 8018998:	8181      	strh	r1, [r0, #12]
 801899a:	6643      	str	r3, [r0, #100]	; 0x64
 801899c:	81c2      	strh	r2, [r0, #14]
 801899e:	6183      	str	r3, [r0, #24]
 80189a0:	4619      	mov	r1, r3
 80189a2:	2208      	movs	r2, #8
 80189a4:	305c      	adds	r0, #92	; 0x5c
 80189a6:	f000 f91a 	bl	8018bde <memset>
 80189aa:	4b05      	ldr	r3, [pc, #20]	; (80189c0 <std+0x38>)
 80189ac:	6263      	str	r3, [r4, #36]	; 0x24
 80189ae:	4b05      	ldr	r3, [pc, #20]	; (80189c4 <std+0x3c>)
 80189b0:	62a3      	str	r3, [r4, #40]	; 0x28
 80189b2:	4b05      	ldr	r3, [pc, #20]	; (80189c8 <std+0x40>)
 80189b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80189b6:	4b05      	ldr	r3, [pc, #20]	; (80189cc <std+0x44>)
 80189b8:	6224      	str	r4, [r4, #32]
 80189ba:	6323      	str	r3, [r4, #48]	; 0x30
 80189bc:	bd10      	pop	{r4, pc}
 80189be:	bf00      	nop
 80189c0:	08018eed 	.word	0x08018eed
 80189c4:	08018f0f 	.word	0x08018f0f
 80189c8:	08018f47 	.word	0x08018f47
 80189cc:	08018f6b 	.word	0x08018f6b

080189d0 <_cleanup_r>:
 80189d0:	4901      	ldr	r1, [pc, #4]	; (80189d8 <_cleanup_r+0x8>)
 80189d2:	f000 b8af 	b.w	8018b34 <_fwalk_reent>
 80189d6:	bf00      	nop
 80189d8:	080188ed 	.word	0x080188ed

080189dc <__sfmoreglue>:
 80189dc:	b570      	push	{r4, r5, r6, lr}
 80189de:	1e4a      	subs	r2, r1, #1
 80189e0:	2568      	movs	r5, #104	; 0x68
 80189e2:	4355      	muls	r5, r2
 80189e4:	460e      	mov	r6, r1
 80189e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80189ea:	f000 f951 	bl	8018c90 <_malloc_r>
 80189ee:	4604      	mov	r4, r0
 80189f0:	b140      	cbz	r0, 8018a04 <__sfmoreglue+0x28>
 80189f2:	2100      	movs	r1, #0
 80189f4:	e9c0 1600 	strd	r1, r6, [r0]
 80189f8:	300c      	adds	r0, #12
 80189fa:	60a0      	str	r0, [r4, #8]
 80189fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8018a00:	f000 f8ed 	bl	8018bde <memset>
 8018a04:	4620      	mov	r0, r4
 8018a06:	bd70      	pop	{r4, r5, r6, pc}

08018a08 <__sfp_lock_acquire>:
 8018a08:	4801      	ldr	r0, [pc, #4]	; (8018a10 <__sfp_lock_acquire+0x8>)
 8018a0a:	f000 b8d8 	b.w	8018bbe <__retarget_lock_acquire_recursive>
 8018a0e:	bf00      	nop
 8018a10:	200006a8 	.word	0x200006a8

08018a14 <__sfp_lock_release>:
 8018a14:	4801      	ldr	r0, [pc, #4]	; (8018a1c <__sfp_lock_release+0x8>)
 8018a16:	f000 b8d3 	b.w	8018bc0 <__retarget_lock_release_recursive>
 8018a1a:	bf00      	nop
 8018a1c:	200006a8 	.word	0x200006a8

08018a20 <__sinit_lock_acquire>:
 8018a20:	4801      	ldr	r0, [pc, #4]	; (8018a28 <__sinit_lock_acquire+0x8>)
 8018a22:	f000 b8cc 	b.w	8018bbe <__retarget_lock_acquire_recursive>
 8018a26:	bf00      	nop
 8018a28:	200006a3 	.word	0x200006a3

08018a2c <__sinit_lock_release>:
 8018a2c:	4801      	ldr	r0, [pc, #4]	; (8018a34 <__sinit_lock_release+0x8>)
 8018a2e:	f000 b8c7 	b.w	8018bc0 <__retarget_lock_release_recursive>
 8018a32:	bf00      	nop
 8018a34:	200006a3 	.word	0x200006a3

08018a38 <__sinit>:
 8018a38:	b510      	push	{r4, lr}
 8018a3a:	4604      	mov	r4, r0
 8018a3c:	f7ff fff0 	bl	8018a20 <__sinit_lock_acquire>
 8018a40:	69a3      	ldr	r3, [r4, #24]
 8018a42:	b11b      	cbz	r3, 8018a4c <__sinit+0x14>
 8018a44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018a48:	f7ff bff0 	b.w	8018a2c <__sinit_lock_release>
 8018a4c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8018a50:	6523      	str	r3, [r4, #80]	; 0x50
 8018a52:	4b13      	ldr	r3, [pc, #76]	; (8018aa0 <__sinit+0x68>)
 8018a54:	4a13      	ldr	r2, [pc, #76]	; (8018aa4 <__sinit+0x6c>)
 8018a56:	681b      	ldr	r3, [r3, #0]
 8018a58:	62a2      	str	r2, [r4, #40]	; 0x28
 8018a5a:	42a3      	cmp	r3, r4
 8018a5c:	bf04      	itt	eq
 8018a5e:	2301      	moveq	r3, #1
 8018a60:	61a3      	streq	r3, [r4, #24]
 8018a62:	4620      	mov	r0, r4
 8018a64:	f000 f820 	bl	8018aa8 <__sfp>
 8018a68:	6060      	str	r0, [r4, #4]
 8018a6a:	4620      	mov	r0, r4
 8018a6c:	f000 f81c 	bl	8018aa8 <__sfp>
 8018a70:	60a0      	str	r0, [r4, #8]
 8018a72:	4620      	mov	r0, r4
 8018a74:	f000 f818 	bl	8018aa8 <__sfp>
 8018a78:	2200      	movs	r2, #0
 8018a7a:	60e0      	str	r0, [r4, #12]
 8018a7c:	2104      	movs	r1, #4
 8018a7e:	6860      	ldr	r0, [r4, #4]
 8018a80:	f7ff ff82 	bl	8018988 <std>
 8018a84:	68a0      	ldr	r0, [r4, #8]
 8018a86:	2201      	movs	r2, #1
 8018a88:	2109      	movs	r1, #9
 8018a8a:	f7ff ff7d 	bl	8018988 <std>
 8018a8e:	68e0      	ldr	r0, [r4, #12]
 8018a90:	2202      	movs	r2, #2
 8018a92:	2112      	movs	r1, #18
 8018a94:	f7ff ff78 	bl	8018988 <std>
 8018a98:	2301      	movs	r3, #1
 8018a9a:	61a3      	str	r3, [r4, #24]
 8018a9c:	e7d2      	b.n	8018a44 <__sinit+0xc>
 8018a9e:	bf00      	nop
 8018aa0:	08019f60 	.word	0x08019f60
 8018aa4:	080189d1 	.word	0x080189d1

08018aa8 <__sfp>:
 8018aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018aaa:	4607      	mov	r7, r0
 8018aac:	f7ff ffac 	bl	8018a08 <__sfp_lock_acquire>
 8018ab0:	4b1e      	ldr	r3, [pc, #120]	; (8018b2c <__sfp+0x84>)
 8018ab2:	681e      	ldr	r6, [r3, #0]
 8018ab4:	69b3      	ldr	r3, [r6, #24]
 8018ab6:	b913      	cbnz	r3, 8018abe <__sfp+0x16>
 8018ab8:	4630      	mov	r0, r6
 8018aba:	f7ff ffbd 	bl	8018a38 <__sinit>
 8018abe:	3648      	adds	r6, #72	; 0x48
 8018ac0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8018ac4:	3b01      	subs	r3, #1
 8018ac6:	d503      	bpl.n	8018ad0 <__sfp+0x28>
 8018ac8:	6833      	ldr	r3, [r6, #0]
 8018aca:	b30b      	cbz	r3, 8018b10 <__sfp+0x68>
 8018acc:	6836      	ldr	r6, [r6, #0]
 8018ace:	e7f7      	b.n	8018ac0 <__sfp+0x18>
 8018ad0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8018ad4:	b9d5      	cbnz	r5, 8018b0c <__sfp+0x64>
 8018ad6:	4b16      	ldr	r3, [pc, #88]	; (8018b30 <__sfp+0x88>)
 8018ad8:	60e3      	str	r3, [r4, #12]
 8018ada:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8018ade:	6665      	str	r5, [r4, #100]	; 0x64
 8018ae0:	f000 f86c 	bl	8018bbc <__retarget_lock_init_recursive>
 8018ae4:	f7ff ff96 	bl	8018a14 <__sfp_lock_release>
 8018ae8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8018aec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8018af0:	6025      	str	r5, [r4, #0]
 8018af2:	61a5      	str	r5, [r4, #24]
 8018af4:	2208      	movs	r2, #8
 8018af6:	4629      	mov	r1, r5
 8018af8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8018afc:	f000 f86f 	bl	8018bde <memset>
 8018b00:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8018b04:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8018b08:	4620      	mov	r0, r4
 8018b0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018b0c:	3468      	adds	r4, #104	; 0x68
 8018b0e:	e7d9      	b.n	8018ac4 <__sfp+0x1c>
 8018b10:	2104      	movs	r1, #4
 8018b12:	4638      	mov	r0, r7
 8018b14:	f7ff ff62 	bl	80189dc <__sfmoreglue>
 8018b18:	4604      	mov	r4, r0
 8018b1a:	6030      	str	r0, [r6, #0]
 8018b1c:	2800      	cmp	r0, #0
 8018b1e:	d1d5      	bne.n	8018acc <__sfp+0x24>
 8018b20:	f7ff ff78 	bl	8018a14 <__sfp_lock_release>
 8018b24:	230c      	movs	r3, #12
 8018b26:	603b      	str	r3, [r7, #0]
 8018b28:	e7ee      	b.n	8018b08 <__sfp+0x60>
 8018b2a:	bf00      	nop
 8018b2c:	08019f60 	.word	0x08019f60
 8018b30:	ffff0001 	.word	0xffff0001

08018b34 <_fwalk_reent>:
 8018b34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018b38:	4606      	mov	r6, r0
 8018b3a:	4688      	mov	r8, r1
 8018b3c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8018b40:	2700      	movs	r7, #0
 8018b42:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018b46:	f1b9 0901 	subs.w	r9, r9, #1
 8018b4a:	d505      	bpl.n	8018b58 <_fwalk_reent+0x24>
 8018b4c:	6824      	ldr	r4, [r4, #0]
 8018b4e:	2c00      	cmp	r4, #0
 8018b50:	d1f7      	bne.n	8018b42 <_fwalk_reent+0xe>
 8018b52:	4638      	mov	r0, r7
 8018b54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018b58:	89ab      	ldrh	r3, [r5, #12]
 8018b5a:	2b01      	cmp	r3, #1
 8018b5c:	d907      	bls.n	8018b6e <_fwalk_reent+0x3a>
 8018b5e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018b62:	3301      	adds	r3, #1
 8018b64:	d003      	beq.n	8018b6e <_fwalk_reent+0x3a>
 8018b66:	4629      	mov	r1, r5
 8018b68:	4630      	mov	r0, r6
 8018b6a:	47c0      	blx	r8
 8018b6c:	4307      	orrs	r7, r0
 8018b6e:	3568      	adds	r5, #104	; 0x68
 8018b70:	e7e9      	b.n	8018b46 <_fwalk_reent+0x12>
	...

08018b74 <__libc_init_array>:
 8018b74:	b570      	push	{r4, r5, r6, lr}
 8018b76:	4d0d      	ldr	r5, [pc, #52]	; (8018bac <__libc_init_array+0x38>)
 8018b78:	4c0d      	ldr	r4, [pc, #52]	; (8018bb0 <__libc_init_array+0x3c>)
 8018b7a:	1b64      	subs	r4, r4, r5
 8018b7c:	10a4      	asrs	r4, r4, #2
 8018b7e:	2600      	movs	r6, #0
 8018b80:	42a6      	cmp	r6, r4
 8018b82:	d109      	bne.n	8018b98 <__libc_init_array+0x24>
 8018b84:	4d0b      	ldr	r5, [pc, #44]	; (8018bb4 <__libc_init_array+0x40>)
 8018b86:	4c0c      	ldr	r4, [pc, #48]	; (8018bb8 <__libc_init_array+0x44>)
 8018b88:	f001 f866 	bl	8019c58 <_init>
 8018b8c:	1b64      	subs	r4, r4, r5
 8018b8e:	10a4      	asrs	r4, r4, #2
 8018b90:	2600      	movs	r6, #0
 8018b92:	42a6      	cmp	r6, r4
 8018b94:	d105      	bne.n	8018ba2 <__libc_init_array+0x2e>
 8018b96:	bd70      	pop	{r4, r5, r6, pc}
 8018b98:	f855 3b04 	ldr.w	r3, [r5], #4
 8018b9c:	4798      	blx	r3
 8018b9e:	3601      	adds	r6, #1
 8018ba0:	e7ee      	b.n	8018b80 <__libc_init_array+0xc>
 8018ba2:	f855 3b04 	ldr.w	r3, [r5], #4
 8018ba6:	4798      	blx	r3
 8018ba8:	3601      	adds	r6, #1
 8018baa:	e7f2      	b.n	8018b92 <__libc_init_array+0x1e>
 8018bac:	08019fa0 	.word	0x08019fa0
 8018bb0:	08019fa0 	.word	0x08019fa0
 8018bb4:	08019fa0 	.word	0x08019fa0
 8018bb8:	08019fa4 	.word	0x08019fa4

08018bbc <__retarget_lock_init_recursive>:
 8018bbc:	4770      	bx	lr

08018bbe <__retarget_lock_acquire_recursive>:
 8018bbe:	4770      	bx	lr

08018bc0 <__retarget_lock_release_recursive>:
 8018bc0:	4770      	bx	lr

08018bc2 <memcpy>:
 8018bc2:	440a      	add	r2, r1
 8018bc4:	4291      	cmp	r1, r2
 8018bc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8018bca:	d100      	bne.n	8018bce <memcpy+0xc>
 8018bcc:	4770      	bx	lr
 8018bce:	b510      	push	{r4, lr}
 8018bd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018bd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018bd8:	4291      	cmp	r1, r2
 8018bda:	d1f9      	bne.n	8018bd0 <memcpy+0xe>
 8018bdc:	bd10      	pop	{r4, pc}

08018bde <memset>:
 8018bde:	4402      	add	r2, r0
 8018be0:	4603      	mov	r3, r0
 8018be2:	4293      	cmp	r3, r2
 8018be4:	d100      	bne.n	8018be8 <memset+0xa>
 8018be6:	4770      	bx	lr
 8018be8:	f803 1b01 	strb.w	r1, [r3], #1
 8018bec:	e7f9      	b.n	8018be2 <memset+0x4>
	...

08018bf0 <_free_r>:
 8018bf0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018bf2:	2900      	cmp	r1, #0
 8018bf4:	d048      	beq.n	8018c88 <_free_r+0x98>
 8018bf6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018bfa:	9001      	str	r0, [sp, #4]
 8018bfc:	2b00      	cmp	r3, #0
 8018bfe:	f1a1 0404 	sub.w	r4, r1, #4
 8018c02:	bfb8      	it	lt
 8018c04:	18e4      	addlt	r4, r4, r3
 8018c06:	f000 fb0d 	bl	8019224 <__malloc_lock>
 8018c0a:	4a20      	ldr	r2, [pc, #128]	; (8018c8c <_free_r+0x9c>)
 8018c0c:	9801      	ldr	r0, [sp, #4]
 8018c0e:	6813      	ldr	r3, [r2, #0]
 8018c10:	4615      	mov	r5, r2
 8018c12:	b933      	cbnz	r3, 8018c22 <_free_r+0x32>
 8018c14:	6063      	str	r3, [r4, #4]
 8018c16:	6014      	str	r4, [r2, #0]
 8018c18:	b003      	add	sp, #12
 8018c1a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018c1e:	f000 bb07 	b.w	8019230 <__malloc_unlock>
 8018c22:	42a3      	cmp	r3, r4
 8018c24:	d90b      	bls.n	8018c3e <_free_r+0x4e>
 8018c26:	6821      	ldr	r1, [r4, #0]
 8018c28:	1862      	adds	r2, r4, r1
 8018c2a:	4293      	cmp	r3, r2
 8018c2c:	bf04      	itt	eq
 8018c2e:	681a      	ldreq	r2, [r3, #0]
 8018c30:	685b      	ldreq	r3, [r3, #4]
 8018c32:	6063      	str	r3, [r4, #4]
 8018c34:	bf04      	itt	eq
 8018c36:	1852      	addeq	r2, r2, r1
 8018c38:	6022      	streq	r2, [r4, #0]
 8018c3a:	602c      	str	r4, [r5, #0]
 8018c3c:	e7ec      	b.n	8018c18 <_free_r+0x28>
 8018c3e:	461a      	mov	r2, r3
 8018c40:	685b      	ldr	r3, [r3, #4]
 8018c42:	b10b      	cbz	r3, 8018c48 <_free_r+0x58>
 8018c44:	42a3      	cmp	r3, r4
 8018c46:	d9fa      	bls.n	8018c3e <_free_r+0x4e>
 8018c48:	6811      	ldr	r1, [r2, #0]
 8018c4a:	1855      	adds	r5, r2, r1
 8018c4c:	42a5      	cmp	r5, r4
 8018c4e:	d10b      	bne.n	8018c68 <_free_r+0x78>
 8018c50:	6824      	ldr	r4, [r4, #0]
 8018c52:	4421      	add	r1, r4
 8018c54:	1854      	adds	r4, r2, r1
 8018c56:	42a3      	cmp	r3, r4
 8018c58:	6011      	str	r1, [r2, #0]
 8018c5a:	d1dd      	bne.n	8018c18 <_free_r+0x28>
 8018c5c:	681c      	ldr	r4, [r3, #0]
 8018c5e:	685b      	ldr	r3, [r3, #4]
 8018c60:	6053      	str	r3, [r2, #4]
 8018c62:	4421      	add	r1, r4
 8018c64:	6011      	str	r1, [r2, #0]
 8018c66:	e7d7      	b.n	8018c18 <_free_r+0x28>
 8018c68:	d902      	bls.n	8018c70 <_free_r+0x80>
 8018c6a:	230c      	movs	r3, #12
 8018c6c:	6003      	str	r3, [r0, #0]
 8018c6e:	e7d3      	b.n	8018c18 <_free_r+0x28>
 8018c70:	6825      	ldr	r5, [r4, #0]
 8018c72:	1961      	adds	r1, r4, r5
 8018c74:	428b      	cmp	r3, r1
 8018c76:	bf04      	itt	eq
 8018c78:	6819      	ldreq	r1, [r3, #0]
 8018c7a:	685b      	ldreq	r3, [r3, #4]
 8018c7c:	6063      	str	r3, [r4, #4]
 8018c7e:	bf04      	itt	eq
 8018c80:	1949      	addeq	r1, r1, r5
 8018c82:	6021      	streq	r1, [r4, #0]
 8018c84:	6054      	str	r4, [r2, #4]
 8018c86:	e7c7      	b.n	8018c18 <_free_r+0x28>
 8018c88:	b003      	add	sp, #12
 8018c8a:	bd30      	pop	{r4, r5, pc}
 8018c8c:	200004b0 	.word	0x200004b0

08018c90 <_malloc_r>:
 8018c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c92:	1ccd      	adds	r5, r1, #3
 8018c94:	f025 0503 	bic.w	r5, r5, #3
 8018c98:	3508      	adds	r5, #8
 8018c9a:	2d0c      	cmp	r5, #12
 8018c9c:	bf38      	it	cc
 8018c9e:	250c      	movcc	r5, #12
 8018ca0:	2d00      	cmp	r5, #0
 8018ca2:	4606      	mov	r6, r0
 8018ca4:	db01      	blt.n	8018caa <_malloc_r+0x1a>
 8018ca6:	42a9      	cmp	r1, r5
 8018ca8:	d903      	bls.n	8018cb2 <_malloc_r+0x22>
 8018caa:	230c      	movs	r3, #12
 8018cac:	6033      	str	r3, [r6, #0]
 8018cae:	2000      	movs	r0, #0
 8018cb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018cb2:	f000 fab7 	bl	8019224 <__malloc_lock>
 8018cb6:	4921      	ldr	r1, [pc, #132]	; (8018d3c <_malloc_r+0xac>)
 8018cb8:	680a      	ldr	r2, [r1, #0]
 8018cba:	4614      	mov	r4, r2
 8018cbc:	b99c      	cbnz	r4, 8018ce6 <_malloc_r+0x56>
 8018cbe:	4f20      	ldr	r7, [pc, #128]	; (8018d40 <_malloc_r+0xb0>)
 8018cc0:	683b      	ldr	r3, [r7, #0]
 8018cc2:	b923      	cbnz	r3, 8018cce <_malloc_r+0x3e>
 8018cc4:	4621      	mov	r1, r4
 8018cc6:	4630      	mov	r0, r6
 8018cc8:	f000 f8e0 	bl	8018e8c <_sbrk_r>
 8018ccc:	6038      	str	r0, [r7, #0]
 8018cce:	4629      	mov	r1, r5
 8018cd0:	4630      	mov	r0, r6
 8018cd2:	f000 f8db 	bl	8018e8c <_sbrk_r>
 8018cd6:	1c43      	adds	r3, r0, #1
 8018cd8:	d123      	bne.n	8018d22 <_malloc_r+0x92>
 8018cda:	230c      	movs	r3, #12
 8018cdc:	6033      	str	r3, [r6, #0]
 8018cde:	4630      	mov	r0, r6
 8018ce0:	f000 faa6 	bl	8019230 <__malloc_unlock>
 8018ce4:	e7e3      	b.n	8018cae <_malloc_r+0x1e>
 8018ce6:	6823      	ldr	r3, [r4, #0]
 8018ce8:	1b5b      	subs	r3, r3, r5
 8018cea:	d417      	bmi.n	8018d1c <_malloc_r+0x8c>
 8018cec:	2b0b      	cmp	r3, #11
 8018cee:	d903      	bls.n	8018cf8 <_malloc_r+0x68>
 8018cf0:	6023      	str	r3, [r4, #0]
 8018cf2:	441c      	add	r4, r3
 8018cf4:	6025      	str	r5, [r4, #0]
 8018cf6:	e004      	b.n	8018d02 <_malloc_r+0x72>
 8018cf8:	6863      	ldr	r3, [r4, #4]
 8018cfa:	42a2      	cmp	r2, r4
 8018cfc:	bf0c      	ite	eq
 8018cfe:	600b      	streq	r3, [r1, #0]
 8018d00:	6053      	strne	r3, [r2, #4]
 8018d02:	4630      	mov	r0, r6
 8018d04:	f000 fa94 	bl	8019230 <__malloc_unlock>
 8018d08:	f104 000b 	add.w	r0, r4, #11
 8018d0c:	1d23      	adds	r3, r4, #4
 8018d0e:	f020 0007 	bic.w	r0, r0, #7
 8018d12:	1ac2      	subs	r2, r0, r3
 8018d14:	d0cc      	beq.n	8018cb0 <_malloc_r+0x20>
 8018d16:	1a1b      	subs	r3, r3, r0
 8018d18:	50a3      	str	r3, [r4, r2]
 8018d1a:	e7c9      	b.n	8018cb0 <_malloc_r+0x20>
 8018d1c:	4622      	mov	r2, r4
 8018d1e:	6864      	ldr	r4, [r4, #4]
 8018d20:	e7cc      	b.n	8018cbc <_malloc_r+0x2c>
 8018d22:	1cc4      	adds	r4, r0, #3
 8018d24:	f024 0403 	bic.w	r4, r4, #3
 8018d28:	42a0      	cmp	r0, r4
 8018d2a:	d0e3      	beq.n	8018cf4 <_malloc_r+0x64>
 8018d2c:	1a21      	subs	r1, r4, r0
 8018d2e:	4630      	mov	r0, r6
 8018d30:	f000 f8ac 	bl	8018e8c <_sbrk_r>
 8018d34:	3001      	adds	r0, #1
 8018d36:	d1dd      	bne.n	8018cf4 <_malloc_r+0x64>
 8018d38:	e7cf      	b.n	8018cda <_malloc_r+0x4a>
 8018d3a:	bf00      	nop
 8018d3c:	200004b0 	.word	0x200004b0
 8018d40:	200004b4 	.word	0x200004b4

08018d44 <iprintf>:
 8018d44:	b40f      	push	{r0, r1, r2, r3}
 8018d46:	4b0a      	ldr	r3, [pc, #40]	; (8018d70 <iprintf+0x2c>)
 8018d48:	b513      	push	{r0, r1, r4, lr}
 8018d4a:	681c      	ldr	r4, [r3, #0]
 8018d4c:	b124      	cbz	r4, 8018d58 <iprintf+0x14>
 8018d4e:	69a3      	ldr	r3, [r4, #24]
 8018d50:	b913      	cbnz	r3, 8018d58 <iprintf+0x14>
 8018d52:	4620      	mov	r0, r4
 8018d54:	f7ff fe70 	bl	8018a38 <__sinit>
 8018d58:	ab05      	add	r3, sp, #20
 8018d5a:	9a04      	ldr	r2, [sp, #16]
 8018d5c:	68a1      	ldr	r1, [r4, #8]
 8018d5e:	9301      	str	r3, [sp, #4]
 8018d60:	4620      	mov	r0, r4
 8018d62:	f000 fbf1 	bl	8019548 <_vfiprintf_r>
 8018d66:	b002      	add	sp, #8
 8018d68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018d6c:	b004      	add	sp, #16
 8018d6e:	4770      	bx	lr
 8018d70:	2000003c 	.word	0x2000003c

08018d74 <putchar>:
 8018d74:	4b09      	ldr	r3, [pc, #36]	; (8018d9c <putchar+0x28>)
 8018d76:	b513      	push	{r0, r1, r4, lr}
 8018d78:	681c      	ldr	r4, [r3, #0]
 8018d7a:	4601      	mov	r1, r0
 8018d7c:	b134      	cbz	r4, 8018d8c <putchar+0x18>
 8018d7e:	69a3      	ldr	r3, [r4, #24]
 8018d80:	b923      	cbnz	r3, 8018d8c <putchar+0x18>
 8018d82:	9001      	str	r0, [sp, #4]
 8018d84:	4620      	mov	r0, r4
 8018d86:	f7ff fe57 	bl	8018a38 <__sinit>
 8018d8a:	9901      	ldr	r1, [sp, #4]
 8018d8c:	68a2      	ldr	r2, [r4, #8]
 8018d8e:	4620      	mov	r0, r4
 8018d90:	b002      	add	sp, #8
 8018d92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018d96:	f000 be9b 	b.w	8019ad0 <_putc_r>
 8018d9a:	bf00      	nop
 8018d9c:	2000003c 	.word	0x2000003c

08018da0 <_puts_r>:
 8018da0:	b570      	push	{r4, r5, r6, lr}
 8018da2:	460e      	mov	r6, r1
 8018da4:	4605      	mov	r5, r0
 8018da6:	b118      	cbz	r0, 8018db0 <_puts_r+0x10>
 8018da8:	6983      	ldr	r3, [r0, #24]
 8018daa:	b90b      	cbnz	r3, 8018db0 <_puts_r+0x10>
 8018dac:	f7ff fe44 	bl	8018a38 <__sinit>
 8018db0:	69ab      	ldr	r3, [r5, #24]
 8018db2:	68ac      	ldr	r4, [r5, #8]
 8018db4:	b913      	cbnz	r3, 8018dbc <_puts_r+0x1c>
 8018db6:	4628      	mov	r0, r5
 8018db8:	f7ff fe3e 	bl	8018a38 <__sinit>
 8018dbc:	4b2c      	ldr	r3, [pc, #176]	; (8018e70 <_puts_r+0xd0>)
 8018dbe:	429c      	cmp	r4, r3
 8018dc0:	d120      	bne.n	8018e04 <_puts_r+0x64>
 8018dc2:	686c      	ldr	r4, [r5, #4]
 8018dc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018dc6:	07db      	lsls	r3, r3, #31
 8018dc8:	d405      	bmi.n	8018dd6 <_puts_r+0x36>
 8018dca:	89a3      	ldrh	r3, [r4, #12]
 8018dcc:	0598      	lsls	r0, r3, #22
 8018dce:	d402      	bmi.n	8018dd6 <_puts_r+0x36>
 8018dd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018dd2:	f7ff fef4 	bl	8018bbe <__retarget_lock_acquire_recursive>
 8018dd6:	89a3      	ldrh	r3, [r4, #12]
 8018dd8:	0719      	lsls	r1, r3, #28
 8018dda:	d51d      	bpl.n	8018e18 <_puts_r+0x78>
 8018ddc:	6923      	ldr	r3, [r4, #16]
 8018dde:	b1db      	cbz	r3, 8018e18 <_puts_r+0x78>
 8018de0:	3e01      	subs	r6, #1
 8018de2:	68a3      	ldr	r3, [r4, #8]
 8018de4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8018de8:	3b01      	subs	r3, #1
 8018dea:	60a3      	str	r3, [r4, #8]
 8018dec:	bb39      	cbnz	r1, 8018e3e <_puts_r+0x9e>
 8018dee:	2b00      	cmp	r3, #0
 8018df0:	da38      	bge.n	8018e64 <_puts_r+0xc4>
 8018df2:	4622      	mov	r2, r4
 8018df4:	210a      	movs	r1, #10
 8018df6:	4628      	mov	r0, r5
 8018df8:	f000 f8bc 	bl	8018f74 <__swbuf_r>
 8018dfc:	3001      	adds	r0, #1
 8018dfe:	d011      	beq.n	8018e24 <_puts_r+0x84>
 8018e00:	250a      	movs	r5, #10
 8018e02:	e011      	b.n	8018e28 <_puts_r+0x88>
 8018e04:	4b1b      	ldr	r3, [pc, #108]	; (8018e74 <_puts_r+0xd4>)
 8018e06:	429c      	cmp	r4, r3
 8018e08:	d101      	bne.n	8018e0e <_puts_r+0x6e>
 8018e0a:	68ac      	ldr	r4, [r5, #8]
 8018e0c:	e7da      	b.n	8018dc4 <_puts_r+0x24>
 8018e0e:	4b1a      	ldr	r3, [pc, #104]	; (8018e78 <_puts_r+0xd8>)
 8018e10:	429c      	cmp	r4, r3
 8018e12:	bf08      	it	eq
 8018e14:	68ec      	ldreq	r4, [r5, #12]
 8018e16:	e7d5      	b.n	8018dc4 <_puts_r+0x24>
 8018e18:	4621      	mov	r1, r4
 8018e1a:	4628      	mov	r0, r5
 8018e1c:	f000 f90e 	bl	801903c <__swsetup_r>
 8018e20:	2800      	cmp	r0, #0
 8018e22:	d0dd      	beq.n	8018de0 <_puts_r+0x40>
 8018e24:	f04f 35ff 	mov.w	r5, #4294967295
 8018e28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018e2a:	07da      	lsls	r2, r3, #31
 8018e2c:	d405      	bmi.n	8018e3a <_puts_r+0x9a>
 8018e2e:	89a3      	ldrh	r3, [r4, #12]
 8018e30:	059b      	lsls	r3, r3, #22
 8018e32:	d402      	bmi.n	8018e3a <_puts_r+0x9a>
 8018e34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018e36:	f7ff fec3 	bl	8018bc0 <__retarget_lock_release_recursive>
 8018e3a:	4628      	mov	r0, r5
 8018e3c:	bd70      	pop	{r4, r5, r6, pc}
 8018e3e:	2b00      	cmp	r3, #0
 8018e40:	da04      	bge.n	8018e4c <_puts_r+0xac>
 8018e42:	69a2      	ldr	r2, [r4, #24]
 8018e44:	429a      	cmp	r2, r3
 8018e46:	dc06      	bgt.n	8018e56 <_puts_r+0xb6>
 8018e48:	290a      	cmp	r1, #10
 8018e4a:	d004      	beq.n	8018e56 <_puts_r+0xb6>
 8018e4c:	6823      	ldr	r3, [r4, #0]
 8018e4e:	1c5a      	adds	r2, r3, #1
 8018e50:	6022      	str	r2, [r4, #0]
 8018e52:	7019      	strb	r1, [r3, #0]
 8018e54:	e7c5      	b.n	8018de2 <_puts_r+0x42>
 8018e56:	4622      	mov	r2, r4
 8018e58:	4628      	mov	r0, r5
 8018e5a:	f000 f88b 	bl	8018f74 <__swbuf_r>
 8018e5e:	3001      	adds	r0, #1
 8018e60:	d1bf      	bne.n	8018de2 <_puts_r+0x42>
 8018e62:	e7df      	b.n	8018e24 <_puts_r+0x84>
 8018e64:	6823      	ldr	r3, [r4, #0]
 8018e66:	250a      	movs	r5, #10
 8018e68:	1c5a      	adds	r2, r3, #1
 8018e6a:	6022      	str	r2, [r4, #0]
 8018e6c:	701d      	strb	r5, [r3, #0]
 8018e6e:	e7db      	b.n	8018e28 <_puts_r+0x88>
 8018e70:	08019f20 	.word	0x08019f20
 8018e74:	08019f40 	.word	0x08019f40
 8018e78:	08019f00 	.word	0x08019f00

08018e7c <puts>:
 8018e7c:	4b02      	ldr	r3, [pc, #8]	; (8018e88 <puts+0xc>)
 8018e7e:	4601      	mov	r1, r0
 8018e80:	6818      	ldr	r0, [r3, #0]
 8018e82:	f7ff bf8d 	b.w	8018da0 <_puts_r>
 8018e86:	bf00      	nop
 8018e88:	2000003c 	.word	0x2000003c

08018e8c <_sbrk_r>:
 8018e8c:	b538      	push	{r3, r4, r5, lr}
 8018e8e:	4d06      	ldr	r5, [pc, #24]	; (8018ea8 <_sbrk_r+0x1c>)
 8018e90:	2300      	movs	r3, #0
 8018e92:	4604      	mov	r4, r0
 8018e94:	4608      	mov	r0, r1
 8018e96:	602b      	str	r3, [r5, #0]
 8018e98:	f7f9 fc30 	bl	80126fc <_sbrk>
 8018e9c:	1c43      	adds	r3, r0, #1
 8018e9e:	d102      	bne.n	8018ea6 <_sbrk_r+0x1a>
 8018ea0:	682b      	ldr	r3, [r5, #0]
 8018ea2:	b103      	cbz	r3, 8018ea6 <_sbrk_r+0x1a>
 8018ea4:	6023      	str	r3, [r4, #0]
 8018ea6:	bd38      	pop	{r3, r4, r5, pc}
 8018ea8:	200006ac 	.word	0x200006ac

08018eac <siprintf>:
 8018eac:	b40e      	push	{r1, r2, r3}
 8018eae:	b500      	push	{lr}
 8018eb0:	b09c      	sub	sp, #112	; 0x70
 8018eb2:	ab1d      	add	r3, sp, #116	; 0x74
 8018eb4:	9002      	str	r0, [sp, #8]
 8018eb6:	9006      	str	r0, [sp, #24]
 8018eb8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8018ebc:	4809      	ldr	r0, [pc, #36]	; (8018ee4 <siprintf+0x38>)
 8018ebe:	9107      	str	r1, [sp, #28]
 8018ec0:	9104      	str	r1, [sp, #16]
 8018ec2:	4909      	ldr	r1, [pc, #36]	; (8018ee8 <siprintf+0x3c>)
 8018ec4:	f853 2b04 	ldr.w	r2, [r3], #4
 8018ec8:	9105      	str	r1, [sp, #20]
 8018eca:	6800      	ldr	r0, [r0, #0]
 8018ecc:	9301      	str	r3, [sp, #4]
 8018ece:	a902      	add	r1, sp, #8
 8018ed0:	f000 fa10 	bl	80192f4 <_svfiprintf_r>
 8018ed4:	9b02      	ldr	r3, [sp, #8]
 8018ed6:	2200      	movs	r2, #0
 8018ed8:	701a      	strb	r2, [r3, #0]
 8018eda:	b01c      	add	sp, #112	; 0x70
 8018edc:	f85d eb04 	ldr.w	lr, [sp], #4
 8018ee0:	b003      	add	sp, #12
 8018ee2:	4770      	bx	lr
 8018ee4:	2000003c 	.word	0x2000003c
 8018ee8:	ffff0208 	.word	0xffff0208

08018eec <__sread>:
 8018eec:	b510      	push	{r4, lr}
 8018eee:	460c      	mov	r4, r1
 8018ef0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018ef4:	f000 fe34 	bl	8019b60 <_read_r>
 8018ef8:	2800      	cmp	r0, #0
 8018efa:	bfab      	itete	ge
 8018efc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8018efe:	89a3      	ldrhlt	r3, [r4, #12]
 8018f00:	181b      	addge	r3, r3, r0
 8018f02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8018f06:	bfac      	ite	ge
 8018f08:	6563      	strge	r3, [r4, #84]	; 0x54
 8018f0a:	81a3      	strhlt	r3, [r4, #12]
 8018f0c:	bd10      	pop	{r4, pc}

08018f0e <__swrite>:
 8018f0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018f12:	461f      	mov	r7, r3
 8018f14:	898b      	ldrh	r3, [r1, #12]
 8018f16:	05db      	lsls	r3, r3, #23
 8018f18:	4605      	mov	r5, r0
 8018f1a:	460c      	mov	r4, r1
 8018f1c:	4616      	mov	r6, r2
 8018f1e:	d505      	bpl.n	8018f2c <__swrite+0x1e>
 8018f20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018f24:	2302      	movs	r3, #2
 8018f26:	2200      	movs	r2, #0
 8018f28:	f000 f906 	bl	8019138 <_lseek_r>
 8018f2c:	89a3      	ldrh	r3, [r4, #12]
 8018f2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018f32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8018f36:	81a3      	strh	r3, [r4, #12]
 8018f38:	4632      	mov	r2, r6
 8018f3a:	463b      	mov	r3, r7
 8018f3c:	4628      	mov	r0, r5
 8018f3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018f42:	f000 b869 	b.w	8019018 <_write_r>

08018f46 <__sseek>:
 8018f46:	b510      	push	{r4, lr}
 8018f48:	460c      	mov	r4, r1
 8018f4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018f4e:	f000 f8f3 	bl	8019138 <_lseek_r>
 8018f52:	1c43      	adds	r3, r0, #1
 8018f54:	89a3      	ldrh	r3, [r4, #12]
 8018f56:	bf15      	itete	ne
 8018f58:	6560      	strne	r0, [r4, #84]	; 0x54
 8018f5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8018f5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8018f62:	81a3      	strheq	r3, [r4, #12]
 8018f64:	bf18      	it	ne
 8018f66:	81a3      	strhne	r3, [r4, #12]
 8018f68:	bd10      	pop	{r4, pc}

08018f6a <__sclose>:
 8018f6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018f6e:	f000 b8d3 	b.w	8019118 <_close_r>
	...

08018f74 <__swbuf_r>:
 8018f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018f76:	460e      	mov	r6, r1
 8018f78:	4614      	mov	r4, r2
 8018f7a:	4605      	mov	r5, r0
 8018f7c:	b118      	cbz	r0, 8018f86 <__swbuf_r+0x12>
 8018f7e:	6983      	ldr	r3, [r0, #24]
 8018f80:	b90b      	cbnz	r3, 8018f86 <__swbuf_r+0x12>
 8018f82:	f7ff fd59 	bl	8018a38 <__sinit>
 8018f86:	4b21      	ldr	r3, [pc, #132]	; (801900c <__swbuf_r+0x98>)
 8018f88:	429c      	cmp	r4, r3
 8018f8a:	d12b      	bne.n	8018fe4 <__swbuf_r+0x70>
 8018f8c:	686c      	ldr	r4, [r5, #4]
 8018f8e:	69a3      	ldr	r3, [r4, #24]
 8018f90:	60a3      	str	r3, [r4, #8]
 8018f92:	89a3      	ldrh	r3, [r4, #12]
 8018f94:	071a      	lsls	r2, r3, #28
 8018f96:	d52f      	bpl.n	8018ff8 <__swbuf_r+0x84>
 8018f98:	6923      	ldr	r3, [r4, #16]
 8018f9a:	b36b      	cbz	r3, 8018ff8 <__swbuf_r+0x84>
 8018f9c:	6923      	ldr	r3, [r4, #16]
 8018f9e:	6820      	ldr	r0, [r4, #0]
 8018fa0:	1ac0      	subs	r0, r0, r3
 8018fa2:	6963      	ldr	r3, [r4, #20]
 8018fa4:	b2f6      	uxtb	r6, r6
 8018fa6:	4283      	cmp	r3, r0
 8018fa8:	4637      	mov	r7, r6
 8018faa:	dc04      	bgt.n	8018fb6 <__swbuf_r+0x42>
 8018fac:	4621      	mov	r1, r4
 8018fae:	4628      	mov	r0, r5
 8018fb0:	f7ff fc9c 	bl	80188ec <_fflush_r>
 8018fb4:	bb30      	cbnz	r0, 8019004 <__swbuf_r+0x90>
 8018fb6:	68a3      	ldr	r3, [r4, #8]
 8018fb8:	3b01      	subs	r3, #1
 8018fba:	60a3      	str	r3, [r4, #8]
 8018fbc:	6823      	ldr	r3, [r4, #0]
 8018fbe:	1c5a      	adds	r2, r3, #1
 8018fc0:	6022      	str	r2, [r4, #0]
 8018fc2:	701e      	strb	r6, [r3, #0]
 8018fc4:	6963      	ldr	r3, [r4, #20]
 8018fc6:	3001      	adds	r0, #1
 8018fc8:	4283      	cmp	r3, r0
 8018fca:	d004      	beq.n	8018fd6 <__swbuf_r+0x62>
 8018fcc:	89a3      	ldrh	r3, [r4, #12]
 8018fce:	07db      	lsls	r3, r3, #31
 8018fd0:	d506      	bpl.n	8018fe0 <__swbuf_r+0x6c>
 8018fd2:	2e0a      	cmp	r6, #10
 8018fd4:	d104      	bne.n	8018fe0 <__swbuf_r+0x6c>
 8018fd6:	4621      	mov	r1, r4
 8018fd8:	4628      	mov	r0, r5
 8018fda:	f7ff fc87 	bl	80188ec <_fflush_r>
 8018fde:	b988      	cbnz	r0, 8019004 <__swbuf_r+0x90>
 8018fe0:	4638      	mov	r0, r7
 8018fe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018fe4:	4b0a      	ldr	r3, [pc, #40]	; (8019010 <__swbuf_r+0x9c>)
 8018fe6:	429c      	cmp	r4, r3
 8018fe8:	d101      	bne.n	8018fee <__swbuf_r+0x7a>
 8018fea:	68ac      	ldr	r4, [r5, #8]
 8018fec:	e7cf      	b.n	8018f8e <__swbuf_r+0x1a>
 8018fee:	4b09      	ldr	r3, [pc, #36]	; (8019014 <__swbuf_r+0xa0>)
 8018ff0:	429c      	cmp	r4, r3
 8018ff2:	bf08      	it	eq
 8018ff4:	68ec      	ldreq	r4, [r5, #12]
 8018ff6:	e7ca      	b.n	8018f8e <__swbuf_r+0x1a>
 8018ff8:	4621      	mov	r1, r4
 8018ffa:	4628      	mov	r0, r5
 8018ffc:	f000 f81e 	bl	801903c <__swsetup_r>
 8019000:	2800      	cmp	r0, #0
 8019002:	d0cb      	beq.n	8018f9c <__swbuf_r+0x28>
 8019004:	f04f 37ff 	mov.w	r7, #4294967295
 8019008:	e7ea      	b.n	8018fe0 <__swbuf_r+0x6c>
 801900a:	bf00      	nop
 801900c:	08019f20 	.word	0x08019f20
 8019010:	08019f40 	.word	0x08019f40
 8019014:	08019f00 	.word	0x08019f00

08019018 <_write_r>:
 8019018:	b538      	push	{r3, r4, r5, lr}
 801901a:	4d07      	ldr	r5, [pc, #28]	; (8019038 <_write_r+0x20>)
 801901c:	4604      	mov	r4, r0
 801901e:	4608      	mov	r0, r1
 8019020:	4611      	mov	r1, r2
 8019022:	2200      	movs	r2, #0
 8019024:	602a      	str	r2, [r5, #0]
 8019026:	461a      	mov	r2, r3
 8019028:	f7f8 fc32 	bl	8011890 <_write>
 801902c:	1c43      	adds	r3, r0, #1
 801902e:	d102      	bne.n	8019036 <_write_r+0x1e>
 8019030:	682b      	ldr	r3, [r5, #0]
 8019032:	b103      	cbz	r3, 8019036 <_write_r+0x1e>
 8019034:	6023      	str	r3, [r4, #0]
 8019036:	bd38      	pop	{r3, r4, r5, pc}
 8019038:	200006ac 	.word	0x200006ac

0801903c <__swsetup_r>:
 801903c:	4b32      	ldr	r3, [pc, #200]	; (8019108 <__swsetup_r+0xcc>)
 801903e:	b570      	push	{r4, r5, r6, lr}
 8019040:	681d      	ldr	r5, [r3, #0]
 8019042:	4606      	mov	r6, r0
 8019044:	460c      	mov	r4, r1
 8019046:	b125      	cbz	r5, 8019052 <__swsetup_r+0x16>
 8019048:	69ab      	ldr	r3, [r5, #24]
 801904a:	b913      	cbnz	r3, 8019052 <__swsetup_r+0x16>
 801904c:	4628      	mov	r0, r5
 801904e:	f7ff fcf3 	bl	8018a38 <__sinit>
 8019052:	4b2e      	ldr	r3, [pc, #184]	; (801910c <__swsetup_r+0xd0>)
 8019054:	429c      	cmp	r4, r3
 8019056:	d10f      	bne.n	8019078 <__swsetup_r+0x3c>
 8019058:	686c      	ldr	r4, [r5, #4]
 801905a:	89a3      	ldrh	r3, [r4, #12]
 801905c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019060:	0719      	lsls	r1, r3, #28
 8019062:	d42c      	bmi.n	80190be <__swsetup_r+0x82>
 8019064:	06dd      	lsls	r5, r3, #27
 8019066:	d411      	bmi.n	801908c <__swsetup_r+0x50>
 8019068:	2309      	movs	r3, #9
 801906a:	6033      	str	r3, [r6, #0]
 801906c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8019070:	81a3      	strh	r3, [r4, #12]
 8019072:	f04f 30ff 	mov.w	r0, #4294967295
 8019076:	e03e      	b.n	80190f6 <__swsetup_r+0xba>
 8019078:	4b25      	ldr	r3, [pc, #148]	; (8019110 <__swsetup_r+0xd4>)
 801907a:	429c      	cmp	r4, r3
 801907c:	d101      	bne.n	8019082 <__swsetup_r+0x46>
 801907e:	68ac      	ldr	r4, [r5, #8]
 8019080:	e7eb      	b.n	801905a <__swsetup_r+0x1e>
 8019082:	4b24      	ldr	r3, [pc, #144]	; (8019114 <__swsetup_r+0xd8>)
 8019084:	429c      	cmp	r4, r3
 8019086:	bf08      	it	eq
 8019088:	68ec      	ldreq	r4, [r5, #12]
 801908a:	e7e6      	b.n	801905a <__swsetup_r+0x1e>
 801908c:	0758      	lsls	r0, r3, #29
 801908e:	d512      	bpl.n	80190b6 <__swsetup_r+0x7a>
 8019090:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019092:	b141      	cbz	r1, 80190a6 <__swsetup_r+0x6a>
 8019094:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019098:	4299      	cmp	r1, r3
 801909a:	d002      	beq.n	80190a2 <__swsetup_r+0x66>
 801909c:	4630      	mov	r0, r6
 801909e:	f7ff fda7 	bl	8018bf0 <_free_r>
 80190a2:	2300      	movs	r3, #0
 80190a4:	6363      	str	r3, [r4, #52]	; 0x34
 80190a6:	89a3      	ldrh	r3, [r4, #12]
 80190a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80190ac:	81a3      	strh	r3, [r4, #12]
 80190ae:	2300      	movs	r3, #0
 80190b0:	6063      	str	r3, [r4, #4]
 80190b2:	6923      	ldr	r3, [r4, #16]
 80190b4:	6023      	str	r3, [r4, #0]
 80190b6:	89a3      	ldrh	r3, [r4, #12]
 80190b8:	f043 0308 	orr.w	r3, r3, #8
 80190bc:	81a3      	strh	r3, [r4, #12]
 80190be:	6923      	ldr	r3, [r4, #16]
 80190c0:	b94b      	cbnz	r3, 80190d6 <__swsetup_r+0x9a>
 80190c2:	89a3      	ldrh	r3, [r4, #12]
 80190c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80190c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80190cc:	d003      	beq.n	80190d6 <__swsetup_r+0x9a>
 80190ce:	4621      	mov	r1, r4
 80190d0:	4630      	mov	r0, r6
 80190d2:	f000 f867 	bl	80191a4 <__smakebuf_r>
 80190d6:	89a0      	ldrh	r0, [r4, #12]
 80190d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80190dc:	f010 0301 	ands.w	r3, r0, #1
 80190e0:	d00a      	beq.n	80190f8 <__swsetup_r+0xbc>
 80190e2:	2300      	movs	r3, #0
 80190e4:	60a3      	str	r3, [r4, #8]
 80190e6:	6963      	ldr	r3, [r4, #20]
 80190e8:	425b      	negs	r3, r3
 80190ea:	61a3      	str	r3, [r4, #24]
 80190ec:	6923      	ldr	r3, [r4, #16]
 80190ee:	b943      	cbnz	r3, 8019102 <__swsetup_r+0xc6>
 80190f0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80190f4:	d1ba      	bne.n	801906c <__swsetup_r+0x30>
 80190f6:	bd70      	pop	{r4, r5, r6, pc}
 80190f8:	0781      	lsls	r1, r0, #30
 80190fa:	bf58      	it	pl
 80190fc:	6963      	ldrpl	r3, [r4, #20]
 80190fe:	60a3      	str	r3, [r4, #8]
 8019100:	e7f4      	b.n	80190ec <__swsetup_r+0xb0>
 8019102:	2000      	movs	r0, #0
 8019104:	e7f7      	b.n	80190f6 <__swsetup_r+0xba>
 8019106:	bf00      	nop
 8019108:	2000003c 	.word	0x2000003c
 801910c:	08019f20 	.word	0x08019f20
 8019110:	08019f40 	.word	0x08019f40
 8019114:	08019f00 	.word	0x08019f00

08019118 <_close_r>:
 8019118:	b538      	push	{r3, r4, r5, lr}
 801911a:	4d06      	ldr	r5, [pc, #24]	; (8019134 <_close_r+0x1c>)
 801911c:	2300      	movs	r3, #0
 801911e:	4604      	mov	r4, r0
 8019120:	4608      	mov	r0, r1
 8019122:	602b      	str	r3, [r5, #0]
 8019124:	f7f9 fab5 	bl	8012692 <_close>
 8019128:	1c43      	adds	r3, r0, #1
 801912a:	d102      	bne.n	8019132 <_close_r+0x1a>
 801912c:	682b      	ldr	r3, [r5, #0]
 801912e:	b103      	cbz	r3, 8019132 <_close_r+0x1a>
 8019130:	6023      	str	r3, [r4, #0]
 8019132:	bd38      	pop	{r3, r4, r5, pc}
 8019134:	200006ac 	.word	0x200006ac

08019138 <_lseek_r>:
 8019138:	b538      	push	{r3, r4, r5, lr}
 801913a:	4d07      	ldr	r5, [pc, #28]	; (8019158 <_lseek_r+0x20>)
 801913c:	4604      	mov	r4, r0
 801913e:	4608      	mov	r0, r1
 8019140:	4611      	mov	r1, r2
 8019142:	2200      	movs	r2, #0
 8019144:	602a      	str	r2, [r5, #0]
 8019146:	461a      	mov	r2, r3
 8019148:	f7f9 faca 	bl	80126e0 <_lseek>
 801914c:	1c43      	adds	r3, r0, #1
 801914e:	d102      	bne.n	8019156 <_lseek_r+0x1e>
 8019150:	682b      	ldr	r3, [r5, #0]
 8019152:	b103      	cbz	r3, 8019156 <_lseek_r+0x1e>
 8019154:	6023      	str	r3, [r4, #0]
 8019156:	bd38      	pop	{r3, r4, r5, pc}
 8019158:	200006ac 	.word	0x200006ac

0801915c <__swhatbuf_r>:
 801915c:	b570      	push	{r4, r5, r6, lr}
 801915e:	460e      	mov	r6, r1
 8019160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019164:	2900      	cmp	r1, #0
 8019166:	b096      	sub	sp, #88	; 0x58
 8019168:	4614      	mov	r4, r2
 801916a:	461d      	mov	r5, r3
 801916c:	da07      	bge.n	801917e <__swhatbuf_r+0x22>
 801916e:	2300      	movs	r3, #0
 8019170:	602b      	str	r3, [r5, #0]
 8019172:	89b3      	ldrh	r3, [r6, #12]
 8019174:	061a      	lsls	r2, r3, #24
 8019176:	d410      	bmi.n	801919a <__swhatbuf_r+0x3e>
 8019178:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801917c:	e00e      	b.n	801919c <__swhatbuf_r+0x40>
 801917e:	466a      	mov	r2, sp
 8019180:	f000 fd00 	bl	8019b84 <_fstat_r>
 8019184:	2800      	cmp	r0, #0
 8019186:	dbf2      	blt.n	801916e <__swhatbuf_r+0x12>
 8019188:	9a01      	ldr	r2, [sp, #4]
 801918a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801918e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8019192:	425a      	negs	r2, r3
 8019194:	415a      	adcs	r2, r3
 8019196:	602a      	str	r2, [r5, #0]
 8019198:	e7ee      	b.n	8019178 <__swhatbuf_r+0x1c>
 801919a:	2340      	movs	r3, #64	; 0x40
 801919c:	2000      	movs	r0, #0
 801919e:	6023      	str	r3, [r4, #0]
 80191a0:	b016      	add	sp, #88	; 0x58
 80191a2:	bd70      	pop	{r4, r5, r6, pc}

080191a4 <__smakebuf_r>:
 80191a4:	898b      	ldrh	r3, [r1, #12]
 80191a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80191a8:	079d      	lsls	r5, r3, #30
 80191aa:	4606      	mov	r6, r0
 80191ac:	460c      	mov	r4, r1
 80191ae:	d507      	bpl.n	80191c0 <__smakebuf_r+0x1c>
 80191b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80191b4:	6023      	str	r3, [r4, #0]
 80191b6:	6123      	str	r3, [r4, #16]
 80191b8:	2301      	movs	r3, #1
 80191ba:	6163      	str	r3, [r4, #20]
 80191bc:	b002      	add	sp, #8
 80191be:	bd70      	pop	{r4, r5, r6, pc}
 80191c0:	ab01      	add	r3, sp, #4
 80191c2:	466a      	mov	r2, sp
 80191c4:	f7ff ffca 	bl	801915c <__swhatbuf_r>
 80191c8:	9900      	ldr	r1, [sp, #0]
 80191ca:	4605      	mov	r5, r0
 80191cc:	4630      	mov	r0, r6
 80191ce:	f7ff fd5f 	bl	8018c90 <_malloc_r>
 80191d2:	b948      	cbnz	r0, 80191e8 <__smakebuf_r+0x44>
 80191d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80191d8:	059a      	lsls	r2, r3, #22
 80191da:	d4ef      	bmi.n	80191bc <__smakebuf_r+0x18>
 80191dc:	f023 0303 	bic.w	r3, r3, #3
 80191e0:	f043 0302 	orr.w	r3, r3, #2
 80191e4:	81a3      	strh	r3, [r4, #12]
 80191e6:	e7e3      	b.n	80191b0 <__smakebuf_r+0xc>
 80191e8:	4b0d      	ldr	r3, [pc, #52]	; (8019220 <__smakebuf_r+0x7c>)
 80191ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80191ec:	89a3      	ldrh	r3, [r4, #12]
 80191ee:	6020      	str	r0, [r4, #0]
 80191f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80191f4:	81a3      	strh	r3, [r4, #12]
 80191f6:	9b00      	ldr	r3, [sp, #0]
 80191f8:	6163      	str	r3, [r4, #20]
 80191fa:	9b01      	ldr	r3, [sp, #4]
 80191fc:	6120      	str	r0, [r4, #16]
 80191fe:	b15b      	cbz	r3, 8019218 <__smakebuf_r+0x74>
 8019200:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019204:	4630      	mov	r0, r6
 8019206:	f000 fccf 	bl	8019ba8 <_isatty_r>
 801920a:	b128      	cbz	r0, 8019218 <__smakebuf_r+0x74>
 801920c:	89a3      	ldrh	r3, [r4, #12]
 801920e:	f023 0303 	bic.w	r3, r3, #3
 8019212:	f043 0301 	orr.w	r3, r3, #1
 8019216:	81a3      	strh	r3, [r4, #12]
 8019218:	89a0      	ldrh	r0, [r4, #12]
 801921a:	4305      	orrs	r5, r0
 801921c:	81a5      	strh	r5, [r4, #12]
 801921e:	e7cd      	b.n	80191bc <__smakebuf_r+0x18>
 8019220:	080189d1 	.word	0x080189d1

08019224 <__malloc_lock>:
 8019224:	4801      	ldr	r0, [pc, #4]	; (801922c <__malloc_lock+0x8>)
 8019226:	f7ff bcca 	b.w	8018bbe <__retarget_lock_acquire_recursive>
 801922a:	bf00      	nop
 801922c:	200006a4 	.word	0x200006a4

08019230 <__malloc_unlock>:
 8019230:	4801      	ldr	r0, [pc, #4]	; (8019238 <__malloc_unlock+0x8>)
 8019232:	f7ff bcc5 	b.w	8018bc0 <__retarget_lock_release_recursive>
 8019236:	bf00      	nop
 8019238:	200006a4 	.word	0x200006a4

0801923c <__ssputs_r>:
 801923c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019240:	688e      	ldr	r6, [r1, #8]
 8019242:	429e      	cmp	r6, r3
 8019244:	4682      	mov	sl, r0
 8019246:	460c      	mov	r4, r1
 8019248:	4690      	mov	r8, r2
 801924a:	461f      	mov	r7, r3
 801924c:	d838      	bhi.n	80192c0 <__ssputs_r+0x84>
 801924e:	898a      	ldrh	r2, [r1, #12]
 8019250:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8019254:	d032      	beq.n	80192bc <__ssputs_r+0x80>
 8019256:	6825      	ldr	r5, [r4, #0]
 8019258:	6909      	ldr	r1, [r1, #16]
 801925a:	eba5 0901 	sub.w	r9, r5, r1
 801925e:	6965      	ldr	r5, [r4, #20]
 8019260:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019264:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019268:	3301      	adds	r3, #1
 801926a:	444b      	add	r3, r9
 801926c:	106d      	asrs	r5, r5, #1
 801926e:	429d      	cmp	r5, r3
 8019270:	bf38      	it	cc
 8019272:	461d      	movcc	r5, r3
 8019274:	0553      	lsls	r3, r2, #21
 8019276:	d531      	bpl.n	80192dc <__ssputs_r+0xa0>
 8019278:	4629      	mov	r1, r5
 801927a:	f7ff fd09 	bl	8018c90 <_malloc_r>
 801927e:	4606      	mov	r6, r0
 8019280:	b950      	cbnz	r0, 8019298 <__ssputs_r+0x5c>
 8019282:	230c      	movs	r3, #12
 8019284:	f8ca 3000 	str.w	r3, [sl]
 8019288:	89a3      	ldrh	r3, [r4, #12]
 801928a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801928e:	81a3      	strh	r3, [r4, #12]
 8019290:	f04f 30ff 	mov.w	r0, #4294967295
 8019294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019298:	6921      	ldr	r1, [r4, #16]
 801929a:	464a      	mov	r2, r9
 801929c:	f7ff fc91 	bl	8018bc2 <memcpy>
 80192a0:	89a3      	ldrh	r3, [r4, #12]
 80192a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80192a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80192aa:	81a3      	strh	r3, [r4, #12]
 80192ac:	6126      	str	r6, [r4, #16]
 80192ae:	6165      	str	r5, [r4, #20]
 80192b0:	444e      	add	r6, r9
 80192b2:	eba5 0509 	sub.w	r5, r5, r9
 80192b6:	6026      	str	r6, [r4, #0]
 80192b8:	60a5      	str	r5, [r4, #8]
 80192ba:	463e      	mov	r6, r7
 80192bc:	42be      	cmp	r6, r7
 80192be:	d900      	bls.n	80192c2 <__ssputs_r+0x86>
 80192c0:	463e      	mov	r6, r7
 80192c2:	4632      	mov	r2, r6
 80192c4:	6820      	ldr	r0, [r4, #0]
 80192c6:	4641      	mov	r1, r8
 80192c8:	f000 fc7e 	bl	8019bc8 <memmove>
 80192cc:	68a3      	ldr	r3, [r4, #8]
 80192ce:	6822      	ldr	r2, [r4, #0]
 80192d0:	1b9b      	subs	r3, r3, r6
 80192d2:	4432      	add	r2, r6
 80192d4:	60a3      	str	r3, [r4, #8]
 80192d6:	6022      	str	r2, [r4, #0]
 80192d8:	2000      	movs	r0, #0
 80192da:	e7db      	b.n	8019294 <__ssputs_r+0x58>
 80192dc:	462a      	mov	r2, r5
 80192de:	f000 fc8d 	bl	8019bfc <_realloc_r>
 80192e2:	4606      	mov	r6, r0
 80192e4:	2800      	cmp	r0, #0
 80192e6:	d1e1      	bne.n	80192ac <__ssputs_r+0x70>
 80192e8:	6921      	ldr	r1, [r4, #16]
 80192ea:	4650      	mov	r0, sl
 80192ec:	f7ff fc80 	bl	8018bf0 <_free_r>
 80192f0:	e7c7      	b.n	8019282 <__ssputs_r+0x46>
	...

080192f4 <_svfiprintf_r>:
 80192f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192f8:	4698      	mov	r8, r3
 80192fa:	898b      	ldrh	r3, [r1, #12]
 80192fc:	061b      	lsls	r3, r3, #24
 80192fe:	b09d      	sub	sp, #116	; 0x74
 8019300:	4607      	mov	r7, r0
 8019302:	460d      	mov	r5, r1
 8019304:	4614      	mov	r4, r2
 8019306:	d50e      	bpl.n	8019326 <_svfiprintf_r+0x32>
 8019308:	690b      	ldr	r3, [r1, #16]
 801930a:	b963      	cbnz	r3, 8019326 <_svfiprintf_r+0x32>
 801930c:	2140      	movs	r1, #64	; 0x40
 801930e:	f7ff fcbf 	bl	8018c90 <_malloc_r>
 8019312:	6028      	str	r0, [r5, #0]
 8019314:	6128      	str	r0, [r5, #16]
 8019316:	b920      	cbnz	r0, 8019322 <_svfiprintf_r+0x2e>
 8019318:	230c      	movs	r3, #12
 801931a:	603b      	str	r3, [r7, #0]
 801931c:	f04f 30ff 	mov.w	r0, #4294967295
 8019320:	e0d1      	b.n	80194c6 <_svfiprintf_r+0x1d2>
 8019322:	2340      	movs	r3, #64	; 0x40
 8019324:	616b      	str	r3, [r5, #20]
 8019326:	2300      	movs	r3, #0
 8019328:	9309      	str	r3, [sp, #36]	; 0x24
 801932a:	2320      	movs	r3, #32
 801932c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8019330:	f8cd 800c 	str.w	r8, [sp, #12]
 8019334:	2330      	movs	r3, #48	; 0x30
 8019336:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80194e0 <_svfiprintf_r+0x1ec>
 801933a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801933e:	f04f 0901 	mov.w	r9, #1
 8019342:	4623      	mov	r3, r4
 8019344:	469a      	mov	sl, r3
 8019346:	f813 2b01 	ldrb.w	r2, [r3], #1
 801934a:	b10a      	cbz	r2, 8019350 <_svfiprintf_r+0x5c>
 801934c:	2a25      	cmp	r2, #37	; 0x25
 801934e:	d1f9      	bne.n	8019344 <_svfiprintf_r+0x50>
 8019350:	ebba 0b04 	subs.w	fp, sl, r4
 8019354:	d00b      	beq.n	801936e <_svfiprintf_r+0x7a>
 8019356:	465b      	mov	r3, fp
 8019358:	4622      	mov	r2, r4
 801935a:	4629      	mov	r1, r5
 801935c:	4638      	mov	r0, r7
 801935e:	f7ff ff6d 	bl	801923c <__ssputs_r>
 8019362:	3001      	adds	r0, #1
 8019364:	f000 80aa 	beq.w	80194bc <_svfiprintf_r+0x1c8>
 8019368:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801936a:	445a      	add	r2, fp
 801936c:	9209      	str	r2, [sp, #36]	; 0x24
 801936e:	f89a 3000 	ldrb.w	r3, [sl]
 8019372:	2b00      	cmp	r3, #0
 8019374:	f000 80a2 	beq.w	80194bc <_svfiprintf_r+0x1c8>
 8019378:	2300      	movs	r3, #0
 801937a:	f04f 32ff 	mov.w	r2, #4294967295
 801937e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019382:	f10a 0a01 	add.w	sl, sl, #1
 8019386:	9304      	str	r3, [sp, #16]
 8019388:	9307      	str	r3, [sp, #28]
 801938a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801938e:	931a      	str	r3, [sp, #104]	; 0x68
 8019390:	4654      	mov	r4, sl
 8019392:	2205      	movs	r2, #5
 8019394:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019398:	4851      	ldr	r0, [pc, #324]	; (80194e0 <_svfiprintf_r+0x1ec>)
 801939a:	f7f6 ff21 	bl	80101e0 <memchr>
 801939e:	9a04      	ldr	r2, [sp, #16]
 80193a0:	b9d8      	cbnz	r0, 80193da <_svfiprintf_r+0xe6>
 80193a2:	06d0      	lsls	r0, r2, #27
 80193a4:	bf44      	itt	mi
 80193a6:	2320      	movmi	r3, #32
 80193a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80193ac:	0711      	lsls	r1, r2, #28
 80193ae:	bf44      	itt	mi
 80193b0:	232b      	movmi	r3, #43	; 0x2b
 80193b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80193b6:	f89a 3000 	ldrb.w	r3, [sl]
 80193ba:	2b2a      	cmp	r3, #42	; 0x2a
 80193bc:	d015      	beq.n	80193ea <_svfiprintf_r+0xf6>
 80193be:	9a07      	ldr	r2, [sp, #28]
 80193c0:	4654      	mov	r4, sl
 80193c2:	2000      	movs	r0, #0
 80193c4:	f04f 0c0a 	mov.w	ip, #10
 80193c8:	4621      	mov	r1, r4
 80193ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80193ce:	3b30      	subs	r3, #48	; 0x30
 80193d0:	2b09      	cmp	r3, #9
 80193d2:	d94e      	bls.n	8019472 <_svfiprintf_r+0x17e>
 80193d4:	b1b0      	cbz	r0, 8019404 <_svfiprintf_r+0x110>
 80193d6:	9207      	str	r2, [sp, #28]
 80193d8:	e014      	b.n	8019404 <_svfiprintf_r+0x110>
 80193da:	eba0 0308 	sub.w	r3, r0, r8
 80193de:	fa09 f303 	lsl.w	r3, r9, r3
 80193e2:	4313      	orrs	r3, r2
 80193e4:	9304      	str	r3, [sp, #16]
 80193e6:	46a2      	mov	sl, r4
 80193e8:	e7d2      	b.n	8019390 <_svfiprintf_r+0x9c>
 80193ea:	9b03      	ldr	r3, [sp, #12]
 80193ec:	1d19      	adds	r1, r3, #4
 80193ee:	681b      	ldr	r3, [r3, #0]
 80193f0:	9103      	str	r1, [sp, #12]
 80193f2:	2b00      	cmp	r3, #0
 80193f4:	bfbb      	ittet	lt
 80193f6:	425b      	neglt	r3, r3
 80193f8:	f042 0202 	orrlt.w	r2, r2, #2
 80193fc:	9307      	strge	r3, [sp, #28]
 80193fe:	9307      	strlt	r3, [sp, #28]
 8019400:	bfb8      	it	lt
 8019402:	9204      	strlt	r2, [sp, #16]
 8019404:	7823      	ldrb	r3, [r4, #0]
 8019406:	2b2e      	cmp	r3, #46	; 0x2e
 8019408:	d10c      	bne.n	8019424 <_svfiprintf_r+0x130>
 801940a:	7863      	ldrb	r3, [r4, #1]
 801940c:	2b2a      	cmp	r3, #42	; 0x2a
 801940e:	d135      	bne.n	801947c <_svfiprintf_r+0x188>
 8019410:	9b03      	ldr	r3, [sp, #12]
 8019412:	1d1a      	adds	r2, r3, #4
 8019414:	681b      	ldr	r3, [r3, #0]
 8019416:	9203      	str	r2, [sp, #12]
 8019418:	2b00      	cmp	r3, #0
 801941a:	bfb8      	it	lt
 801941c:	f04f 33ff 	movlt.w	r3, #4294967295
 8019420:	3402      	adds	r4, #2
 8019422:	9305      	str	r3, [sp, #20]
 8019424:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80194f0 <_svfiprintf_r+0x1fc>
 8019428:	7821      	ldrb	r1, [r4, #0]
 801942a:	2203      	movs	r2, #3
 801942c:	4650      	mov	r0, sl
 801942e:	f7f6 fed7 	bl	80101e0 <memchr>
 8019432:	b140      	cbz	r0, 8019446 <_svfiprintf_r+0x152>
 8019434:	2340      	movs	r3, #64	; 0x40
 8019436:	eba0 000a 	sub.w	r0, r0, sl
 801943a:	fa03 f000 	lsl.w	r0, r3, r0
 801943e:	9b04      	ldr	r3, [sp, #16]
 8019440:	4303      	orrs	r3, r0
 8019442:	3401      	adds	r4, #1
 8019444:	9304      	str	r3, [sp, #16]
 8019446:	f814 1b01 	ldrb.w	r1, [r4], #1
 801944a:	4826      	ldr	r0, [pc, #152]	; (80194e4 <_svfiprintf_r+0x1f0>)
 801944c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8019450:	2206      	movs	r2, #6
 8019452:	f7f6 fec5 	bl	80101e0 <memchr>
 8019456:	2800      	cmp	r0, #0
 8019458:	d038      	beq.n	80194cc <_svfiprintf_r+0x1d8>
 801945a:	4b23      	ldr	r3, [pc, #140]	; (80194e8 <_svfiprintf_r+0x1f4>)
 801945c:	bb1b      	cbnz	r3, 80194a6 <_svfiprintf_r+0x1b2>
 801945e:	9b03      	ldr	r3, [sp, #12]
 8019460:	3307      	adds	r3, #7
 8019462:	f023 0307 	bic.w	r3, r3, #7
 8019466:	3308      	adds	r3, #8
 8019468:	9303      	str	r3, [sp, #12]
 801946a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801946c:	4433      	add	r3, r6
 801946e:	9309      	str	r3, [sp, #36]	; 0x24
 8019470:	e767      	b.n	8019342 <_svfiprintf_r+0x4e>
 8019472:	fb0c 3202 	mla	r2, ip, r2, r3
 8019476:	460c      	mov	r4, r1
 8019478:	2001      	movs	r0, #1
 801947a:	e7a5      	b.n	80193c8 <_svfiprintf_r+0xd4>
 801947c:	2300      	movs	r3, #0
 801947e:	3401      	adds	r4, #1
 8019480:	9305      	str	r3, [sp, #20]
 8019482:	4619      	mov	r1, r3
 8019484:	f04f 0c0a 	mov.w	ip, #10
 8019488:	4620      	mov	r0, r4
 801948a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801948e:	3a30      	subs	r2, #48	; 0x30
 8019490:	2a09      	cmp	r2, #9
 8019492:	d903      	bls.n	801949c <_svfiprintf_r+0x1a8>
 8019494:	2b00      	cmp	r3, #0
 8019496:	d0c5      	beq.n	8019424 <_svfiprintf_r+0x130>
 8019498:	9105      	str	r1, [sp, #20]
 801949a:	e7c3      	b.n	8019424 <_svfiprintf_r+0x130>
 801949c:	fb0c 2101 	mla	r1, ip, r1, r2
 80194a0:	4604      	mov	r4, r0
 80194a2:	2301      	movs	r3, #1
 80194a4:	e7f0      	b.n	8019488 <_svfiprintf_r+0x194>
 80194a6:	ab03      	add	r3, sp, #12
 80194a8:	9300      	str	r3, [sp, #0]
 80194aa:	462a      	mov	r2, r5
 80194ac:	4b0f      	ldr	r3, [pc, #60]	; (80194ec <_svfiprintf_r+0x1f8>)
 80194ae:	a904      	add	r1, sp, #16
 80194b0:	4638      	mov	r0, r7
 80194b2:	f3af 8000 	nop.w
 80194b6:	1c42      	adds	r2, r0, #1
 80194b8:	4606      	mov	r6, r0
 80194ba:	d1d6      	bne.n	801946a <_svfiprintf_r+0x176>
 80194bc:	89ab      	ldrh	r3, [r5, #12]
 80194be:	065b      	lsls	r3, r3, #25
 80194c0:	f53f af2c 	bmi.w	801931c <_svfiprintf_r+0x28>
 80194c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80194c6:	b01d      	add	sp, #116	; 0x74
 80194c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80194cc:	ab03      	add	r3, sp, #12
 80194ce:	9300      	str	r3, [sp, #0]
 80194d0:	462a      	mov	r2, r5
 80194d2:	4b06      	ldr	r3, [pc, #24]	; (80194ec <_svfiprintf_r+0x1f8>)
 80194d4:	a904      	add	r1, sp, #16
 80194d6:	4638      	mov	r0, r7
 80194d8:	f000 f9d4 	bl	8019884 <_printf_i>
 80194dc:	e7eb      	b.n	80194b6 <_svfiprintf_r+0x1c2>
 80194de:	bf00      	nop
 80194e0:	08019f64 	.word	0x08019f64
 80194e4:	08019f6e 	.word	0x08019f6e
 80194e8:	00000000 	.word	0x00000000
 80194ec:	0801923d 	.word	0x0801923d
 80194f0:	08019f6a 	.word	0x08019f6a

080194f4 <__sfputc_r>:
 80194f4:	6893      	ldr	r3, [r2, #8]
 80194f6:	3b01      	subs	r3, #1
 80194f8:	2b00      	cmp	r3, #0
 80194fa:	b410      	push	{r4}
 80194fc:	6093      	str	r3, [r2, #8]
 80194fe:	da08      	bge.n	8019512 <__sfputc_r+0x1e>
 8019500:	6994      	ldr	r4, [r2, #24]
 8019502:	42a3      	cmp	r3, r4
 8019504:	db01      	blt.n	801950a <__sfputc_r+0x16>
 8019506:	290a      	cmp	r1, #10
 8019508:	d103      	bne.n	8019512 <__sfputc_r+0x1e>
 801950a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801950e:	f7ff bd31 	b.w	8018f74 <__swbuf_r>
 8019512:	6813      	ldr	r3, [r2, #0]
 8019514:	1c58      	adds	r0, r3, #1
 8019516:	6010      	str	r0, [r2, #0]
 8019518:	7019      	strb	r1, [r3, #0]
 801951a:	4608      	mov	r0, r1
 801951c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019520:	4770      	bx	lr

08019522 <__sfputs_r>:
 8019522:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019524:	4606      	mov	r6, r0
 8019526:	460f      	mov	r7, r1
 8019528:	4614      	mov	r4, r2
 801952a:	18d5      	adds	r5, r2, r3
 801952c:	42ac      	cmp	r4, r5
 801952e:	d101      	bne.n	8019534 <__sfputs_r+0x12>
 8019530:	2000      	movs	r0, #0
 8019532:	e007      	b.n	8019544 <__sfputs_r+0x22>
 8019534:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019538:	463a      	mov	r2, r7
 801953a:	4630      	mov	r0, r6
 801953c:	f7ff ffda 	bl	80194f4 <__sfputc_r>
 8019540:	1c43      	adds	r3, r0, #1
 8019542:	d1f3      	bne.n	801952c <__sfputs_r+0xa>
 8019544:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08019548 <_vfiprintf_r>:
 8019548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801954c:	460d      	mov	r5, r1
 801954e:	b09d      	sub	sp, #116	; 0x74
 8019550:	4614      	mov	r4, r2
 8019552:	4698      	mov	r8, r3
 8019554:	4606      	mov	r6, r0
 8019556:	b118      	cbz	r0, 8019560 <_vfiprintf_r+0x18>
 8019558:	6983      	ldr	r3, [r0, #24]
 801955a:	b90b      	cbnz	r3, 8019560 <_vfiprintf_r+0x18>
 801955c:	f7ff fa6c 	bl	8018a38 <__sinit>
 8019560:	4b89      	ldr	r3, [pc, #548]	; (8019788 <_vfiprintf_r+0x240>)
 8019562:	429d      	cmp	r5, r3
 8019564:	d11b      	bne.n	801959e <_vfiprintf_r+0x56>
 8019566:	6875      	ldr	r5, [r6, #4]
 8019568:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801956a:	07d9      	lsls	r1, r3, #31
 801956c:	d405      	bmi.n	801957a <_vfiprintf_r+0x32>
 801956e:	89ab      	ldrh	r3, [r5, #12]
 8019570:	059a      	lsls	r2, r3, #22
 8019572:	d402      	bmi.n	801957a <_vfiprintf_r+0x32>
 8019574:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8019576:	f7ff fb22 	bl	8018bbe <__retarget_lock_acquire_recursive>
 801957a:	89ab      	ldrh	r3, [r5, #12]
 801957c:	071b      	lsls	r3, r3, #28
 801957e:	d501      	bpl.n	8019584 <_vfiprintf_r+0x3c>
 8019580:	692b      	ldr	r3, [r5, #16]
 8019582:	b9eb      	cbnz	r3, 80195c0 <_vfiprintf_r+0x78>
 8019584:	4629      	mov	r1, r5
 8019586:	4630      	mov	r0, r6
 8019588:	f7ff fd58 	bl	801903c <__swsetup_r>
 801958c:	b1c0      	cbz	r0, 80195c0 <_vfiprintf_r+0x78>
 801958e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8019590:	07dc      	lsls	r4, r3, #31
 8019592:	d50e      	bpl.n	80195b2 <_vfiprintf_r+0x6a>
 8019594:	f04f 30ff 	mov.w	r0, #4294967295
 8019598:	b01d      	add	sp, #116	; 0x74
 801959a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801959e:	4b7b      	ldr	r3, [pc, #492]	; (801978c <_vfiprintf_r+0x244>)
 80195a0:	429d      	cmp	r5, r3
 80195a2:	d101      	bne.n	80195a8 <_vfiprintf_r+0x60>
 80195a4:	68b5      	ldr	r5, [r6, #8]
 80195a6:	e7df      	b.n	8019568 <_vfiprintf_r+0x20>
 80195a8:	4b79      	ldr	r3, [pc, #484]	; (8019790 <_vfiprintf_r+0x248>)
 80195aa:	429d      	cmp	r5, r3
 80195ac:	bf08      	it	eq
 80195ae:	68f5      	ldreq	r5, [r6, #12]
 80195b0:	e7da      	b.n	8019568 <_vfiprintf_r+0x20>
 80195b2:	89ab      	ldrh	r3, [r5, #12]
 80195b4:	0598      	lsls	r0, r3, #22
 80195b6:	d4ed      	bmi.n	8019594 <_vfiprintf_r+0x4c>
 80195b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80195ba:	f7ff fb01 	bl	8018bc0 <__retarget_lock_release_recursive>
 80195be:	e7e9      	b.n	8019594 <_vfiprintf_r+0x4c>
 80195c0:	2300      	movs	r3, #0
 80195c2:	9309      	str	r3, [sp, #36]	; 0x24
 80195c4:	2320      	movs	r3, #32
 80195c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80195ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80195ce:	2330      	movs	r3, #48	; 0x30
 80195d0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8019794 <_vfiprintf_r+0x24c>
 80195d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80195d8:	f04f 0901 	mov.w	r9, #1
 80195dc:	4623      	mov	r3, r4
 80195de:	469a      	mov	sl, r3
 80195e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80195e4:	b10a      	cbz	r2, 80195ea <_vfiprintf_r+0xa2>
 80195e6:	2a25      	cmp	r2, #37	; 0x25
 80195e8:	d1f9      	bne.n	80195de <_vfiprintf_r+0x96>
 80195ea:	ebba 0b04 	subs.w	fp, sl, r4
 80195ee:	d00b      	beq.n	8019608 <_vfiprintf_r+0xc0>
 80195f0:	465b      	mov	r3, fp
 80195f2:	4622      	mov	r2, r4
 80195f4:	4629      	mov	r1, r5
 80195f6:	4630      	mov	r0, r6
 80195f8:	f7ff ff93 	bl	8019522 <__sfputs_r>
 80195fc:	3001      	adds	r0, #1
 80195fe:	f000 80aa 	beq.w	8019756 <_vfiprintf_r+0x20e>
 8019602:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019604:	445a      	add	r2, fp
 8019606:	9209      	str	r2, [sp, #36]	; 0x24
 8019608:	f89a 3000 	ldrb.w	r3, [sl]
 801960c:	2b00      	cmp	r3, #0
 801960e:	f000 80a2 	beq.w	8019756 <_vfiprintf_r+0x20e>
 8019612:	2300      	movs	r3, #0
 8019614:	f04f 32ff 	mov.w	r2, #4294967295
 8019618:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801961c:	f10a 0a01 	add.w	sl, sl, #1
 8019620:	9304      	str	r3, [sp, #16]
 8019622:	9307      	str	r3, [sp, #28]
 8019624:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019628:	931a      	str	r3, [sp, #104]	; 0x68
 801962a:	4654      	mov	r4, sl
 801962c:	2205      	movs	r2, #5
 801962e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019632:	4858      	ldr	r0, [pc, #352]	; (8019794 <_vfiprintf_r+0x24c>)
 8019634:	f7f6 fdd4 	bl	80101e0 <memchr>
 8019638:	9a04      	ldr	r2, [sp, #16]
 801963a:	b9d8      	cbnz	r0, 8019674 <_vfiprintf_r+0x12c>
 801963c:	06d1      	lsls	r1, r2, #27
 801963e:	bf44      	itt	mi
 8019640:	2320      	movmi	r3, #32
 8019642:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019646:	0713      	lsls	r3, r2, #28
 8019648:	bf44      	itt	mi
 801964a:	232b      	movmi	r3, #43	; 0x2b
 801964c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019650:	f89a 3000 	ldrb.w	r3, [sl]
 8019654:	2b2a      	cmp	r3, #42	; 0x2a
 8019656:	d015      	beq.n	8019684 <_vfiprintf_r+0x13c>
 8019658:	9a07      	ldr	r2, [sp, #28]
 801965a:	4654      	mov	r4, sl
 801965c:	2000      	movs	r0, #0
 801965e:	f04f 0c0a 	mov.w	ip, #10
 8019662:	4621      	mov	r1, r4
 8019664:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019668:	3b30      	subs	r3, #48	; 0x30
 801966a:	2b09      	cmp	r3, #9
 801966c:	d94e      	bls.n	801970c <_vfiprintf_r+0x1c4>
 801966e:	b1b0      	cbz	r0, 801969e <_vfiprintf_r+0x156>
 8019670:	9207      	str	r2, [sp, #28]
 8019672:	e014      	b.n	801969e <_vfiprintf_r+0x156>
 8019674:	eba0 0308 	sub.w	r3, r0, r8
 8019678:	fa09 f303 	lsl.w	r3, r9, r3
 801967c:	4313      	orrs	r3, r2
 801967e:	9304      	str	r3, [sp, #16]
 8019680:	46a2      	mov	sl, r4
 8019682:	e7d2      	b.n	801962a <_vfiprintf_r+0xe2>
 8019684:	9b03      	ldr	r3, [sp, #12]
 8019686:	1d19      	adds	r1, r3, #4
 8019688:	681b      	ldr	r3, [r3, #0]
 801968a:	9103      	str	r1, [sp, #12]
 801968c:	2b00      	cmp	r3, #0
 801968e:	bfbb      	ittet	lt
 8019690:	425b      	neglt	r3, r3
 8019692:	f042 0202 	orrlt.w	r2, r2, #2
 8019696:	9307      	strge	r3, [sp, #28]
 8019698:	9307      	strlt	r3, [sp, #28]
 801969a:	bfb8      	it	lt
 801969c:	9204      	strlt	r2, [sp, #16]
 801969e:	7823      	ldrb	r3, [r4, #0]
 80196a0:	2b2e      	cmp	r3, #46	; 0x2e
 80196a2:	d10c      	bne.n	80196be <_vfiprintf_r+0x176>
 80196a4:	7863      	ldrb	r3, [r4, #1]
 80196a6:	2b2a      	cmp	r3, #42	; 0x2a
 80196a8:	d135      	bne.n	8019716 <_vfiprintf_r+0x1ce>
 80196aa:	9b03      	ldr	r3, [sp, #12]
 80196ac:	1d1a      	adds	r2, r3, #4
 80196ae:	681b      	ldr	r3, [r3, #0]
 80196b0:	9203      	str	r2, [sp, #12]
 80196b2:	2b00      	cmp	r3, #0
 80196b4:	bfb8      	it	lt
 80196b6:	f04f 33ff 	movlt.w	r3, #4294967295
 80196ba:	3402      	adds	r4, #2
 80196bc:	9305      	str	r3, [sp, #20]
 80196be:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80197a4 <_vfiprintf_r+0x25c>
 80196c2:	7821      	ldrb	r1, [r4, #0]
 80196c4:	2203      	movs	r2, #3
 80196c6:	4650      	mov	r0, sl
 80196c8:	f7f6 fd8a 	bl	80101e0 <memchr>
 80196cc:	b140      	cbz	r0, 80196e0 <_vfiprintf_r+0x198>
 80196ce:	2340      	movs	r3, #64	; 0x40
 80196d0:	eba0 000a 	sub.w	r0, r0, sl
 80196d4:	fa03 f000 	lsl.w	r0, r3, r0
 80196d8:	9b04      	ldr	r3, [sp, #16]
 80196da:	4303      	orrs	r3, r0
 80196dc:	3401      	adds	r4, #1
 80196de:	9304      	str	r3, [sp, #16]
 80196e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80196e4:	482c      	ldr	r0, [pc, #176]	; (8019798 <_vfiprintf_r+0x250>)
 80196e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80196ea:	2206      	movs	r2, #6
 80196ec:	f7f6 fd78 	bl	80101e0 <memchr>
 80196f0:	2800      	cmp	r0, #0
 80196f2:	d03f      	beq.n	8019774 <_vfiprintf_r+0x22c>
 80196f4:	4b29      	ldr	r3, [pc, #164]	; (801979c <_vfiprintf_r+0x254>)
 80196f6:	bb1b      	cbnz	r3, 8019740 <_vfiprintf_r+0x1f8>
 80196f8:	9b03      	ldr	r3, [sp, #12]
 80196fa:	3307      	adds	r3, #7
 80196fc:	f023 0307 	bic.w	r3, r3, #7
 8019700:	3308      	adds	r3, #8
 8019702:	9303      	str	r3, [sp, #12]
 8019704:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019706:	443b      	add	r3, r7
 8019708:	9309      	str	r3, [sp, #36]	; 0x24
 801970a:	e767      	b.n	80195dc <_vfiprintf_r+0x94>
 801970c:	fb0c 3202 	mla	r2, ip, r2, r3
 8019710:	460c      	mov	r4, r1
 8019712:	2001      	movs	r0, #1
 8019714:	e7a5      	b.n	8019662 <_vfiprintf_r+0x11a>
 8019716:	2300      	movs	r3, #0
 8019718:	3401      	adds	r4, #1
 801971a:	9305      	str	r3, [sp, #20]
 801971c:	4619      	mov	r1, r3
 801971e:	f04f 0c0a 	mov.w	ip, #10
 8019722:	4620      	mov	r0, r4
 8019724:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019728:	3a30      	subs	r2, #48	; 0x30
 801972a:	2a09      	cmp	r2, #9
 801972c:	d903      	bls.n	8019736 <_vfiprintf_r+0x1ee>
 801972e:	2b00      	cmp	r3, #0
 8019730:	d0c5      	beq.n	80196be <_vfiprintf_r+0x176>
 8019732:	9105      	str	r1, [sp, #20]
 8019734:	e7c3      	b.n	80196be <_vfiprintf_r+0x176>
 8019736:	fb0c 2101 	mla	r1, ip, r1, r2
 801973a:	4604      	mov	r4, r0
 801973c:	2301      	movs	r3, #1
 801973e:	e7f0      	b.n	8019722 <_vfiprintf_r+0x1da>
 8019740:	ab03      	add	r3, sp, #12
 8019742:	9300      	str	r3, [sp, #0]
 8019744:	462a      	mov	r2, r5
 8019746:	4b16      	ldr	r3, [pc, #88]	; (80197a0 <_vfiprintf_r+0x258>)
 8019748:	a904      	add	r1, sp, #16
 801974a:	4630      	mov	r0, r6
 801974c:	f3af 8000 	nop.w
 8019750:	4607      	mov	r7, r0
 8019752:	1c78      	adds	r0, r7, #1
 8019754:	d1d6      	bne.n	8019704 <_vfiprintf_r+0x1bc>
 8019756:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8019758:	07d9      	lsls	r1, r3, #31
 801975a:	d405      	bmi.n	8019768 <_vfiprintf_r+0x220>
 801975c:	89ab      	ldrh	r3, [r5, #12]
 801975e:	059a      	lsls	r2, r3, #22
 8019760:	d402      	bmi.n	8019768 <_vfiprintf_r+0x220>
 8019762:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8019764:	f7ff fa2c 	bl	8018bc0 <__retarget_lock_release_recursive>
 8019768:	89ab      	ldrh	r3, [r5, #12]
 801976a:	065b      	lsls	r3, r3, #25
 801976c:	f53f af12 	bmi.w	8019594 <_vfiprintf_r+0x4c>
 8019770:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019772:	e711      	b.n	8019598 <_vfiprintf_r+0x50>
 8019774:	ab03      	add	r3, sp, #12
 8019776:	9300      	str	r3, [sp, #0]
 8019778:	462a      	mov	r2, r5
 801977a:	4b09      	ldr	r3, [pc, #36]	; (80197a0 <_vfiprintf_r+0x258>)
 801977c:	a904      	add	r1, sp, #16
 801977e:	4630      	mov	r0, r6
 8019780:	f000 f880 	bl	8019884 <_printf_i>
 8019784:	e7e4      	b.n	8019750 <_vfiprintf_r+0x208>
 8019786:	bf00      	nop
 8019788:	08019f20 	.word	0x08019f20
 801978c:	08019f40 	.word	0x08019f40
 8019790:	08019f00 	.word	0x08019f00
 8019794:	08019f64 	.word	0x08019f64
 8019798:	08019f6e 	.word	0x08019f6e
 801979c:	00000000 	.word	0x00000000
 80197a0:	08019523 	.word	0x08019523
 80197a4:	08019f6a 	.word	0x08019f6a

080197a8 <_printf_common>:
 80197a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80197ac:	4616      	mov	r6, r2
 80197ae:	4699      	mov	r9, r3
 80197b0:	688a      	ldr	r2, [r1, #8]
 80197b2:	690b      	ldr	r3, [r1, #16]
 80197b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80197b8:	4293      	cmp	r3, r2
 80197ba:	bfb8      	it	lt
 80197bc:	4613      	movlt	r3, r2
 80197be:	6033      	str	r3, [r6, #0]
 80197c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80197c4:	4607      	mov	r7, r0
 80197c6:	460c      	mov	r4, r1
 80197c8:	b10a      	cbz	r2, 80197ce <_printf_common+0x26>
 80197ca:	3301      	adds	r3, #1
 80197cc:	6033      	str	r3, [r6, #0]
 80197ce:	6823      	ldr	r3, [r4, #0]
 80197d0:	0699      	lsls	r1, r3, #26
 80197d2:	bf42      	ittt	mi
 80197d4:	6833      	ldrmi	r3, [r6, #0]
 80197d6:	3302      	addmi	r3, #2
 80197d8:	6033      	strmi	r3, [r6, #0]
 80197da:	6825      	ldr	r5, [r4, #0]
 80197dc:	f015 0506 	ands.w	r5, r5, #6
 80197e0:	d106      	bne.n	80197f0 <_printf_common+0x48>
 80197e2:	f104 0a19 	add.w	sl, r4, #25
 80197e6:	68e3      	ldr	r3, [r4, #12]
 80197e8:	6832      	ldr	r2, [r6, #0]
 80197ea:	1a9b      	subs	r3, r3, r2
 80197ec:	42ab      	cmp	r3, r5
 80197ee:	dc26      	bgt.n	801983e <_printf_common+0x96>
 80197f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80197f4:	1e13      	subs	r3, r2, #0
 80197f6:	6822      	ldr	r2, [r4, #0]
 80197f8:	bf18      	it	ne
 80197fa:	2301      	movne	r3, #1
 80197fc:	0692      	lsls	r2, r2, #26
 80197fe:	d42b      	bmi.n	8019858 <_printf_common+0xb0>
 8019800:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8019804:	4649      	mov	r1, r9
 8019806:	4638      	mov	r0, r7
 8019808:	47c0      	blx	r8
 801980a:	3001      	adds	r0, #1
 801980c:	d01e      	beq.n	801984c <_printf_common+0xa4>
 801980e:	6823      	ldr	r3, [r4, #0]
 8019810:	68e5      	ldr	r5, [r4, #12]
 8019812:	6832      	ldr	r2, [r6, #0]
 8019814:	f003 0306 	and.w	r3, r3, #6
 8019818:	2b04      	cmp	r3, #4
 801981a:	bf08      	it	eq
 801981c:	1aad      	subeq	r5, r5, r2
 801981e:	68a3      	ldr	r3, [r4, #8]
 8019820:	6922      	ldr	r2, [r4, #16]
 8019822:	bf0c      	ite	eq
 8019824:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019828:	2500      	movne	r5, #0
 801982a:	4293      	cmp	r3, r2
 801982c:	bfc4      	itt	gt
 801982e:	1a9b      	subgt	r3, r3, r2
 8019830:	18ed      	addgt	r5, r5, r3
 8019832:	2600      	movs	r6, #0
 8019834:	341a      	adds	r4, #26
 8019836:	42b5      	cmp	r5, r6
 8019838:	d11a      	bne.n	8019870 <_printf_common+0xc8>
 801983a:	2000      	movs	r0, #0
 801983c:	e008      	b.n	8019850 <_printf_common+0xa8>
 801983e:	2301      	movs	r3, #1
 8019840:	4652      	mov	r2, sl
 8019842:	4649      	mov	r1, r9
 8019844:	4638      	mov	r0, r7
 8019846:	47c0      	blx	r8
 8019848:	3001      	adds	r0, #1
 801984a:	d103      	bne.n	8019854 <_printf_common+0xac>
 801984c:	f04f 30ff 	mov.w	r0, #4294967295
 8019850:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019854:	3501      	adds	r5, #1
 8019856:	e7c6      	b.n	80197e6 <_printf_common+0x3e>
 8019858:	18e1      	adds	r1, r4, r3
 801985a:	1c5a      	adds	r2, r3, #1
 801985c:	2030      	movs	r0, #48	; 0x30
 801985e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8019862:	4422      	add	r2, r4
 8019864:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8019868:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801986c:	3302      	adds	r3, #2
 801986e:	e7c7      	b.n	8019800 <_printf_common+0x58>
 8019870:	2301      	movs	r3, #1
 8019872:	4622      	mov	r2, r4
 8019874:	4649      	mov	r1, r9
 8019876:	4638      	mov	r0, r7
 8019878:	47c0      	blx	r8
 801987a:	3001      	adds	r0, #1
 801987c:	d0e6      	beq.n	801984c <_printf_common+0xa4>
 801987e:	3601      	adds	r6, #1
 8019880:	e7d9      	b.n	8019836 <_printf_common+0x8e>
	...

08019884 <_printf_i>:
 8019884:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019888:	460c      	mov	r4, r1
 801988a:	4691      	mov	r9, r2
 801988c:	7e27      	ldrb	r7, [r4, #24]
 801988e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8019890:	2f78      	cmp	r7, #120	; 0x78
 8019892:	4680      	mov	r8, r0
 8019894:	469a      	mov	sl, r3
 8019896:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801989a:	d807      	bhi.n	80198ac <_printf_i+0x28>
 801989c:	2f62      	cmp	r7, #98	; 0x62
 801989e:	d80a      	bhi.n	80198b6 <_printf_i+0x32>
 80198a0:	2f00      	cmp	r7, #0
 80198a2:	f000 80d8 	beq.w	8019a56 <_printf_i+0x1d2>
 80198a6:	2f58      	cmp	r7, #88	; 0x58
 80198a8:	f000 80a3 	beq.w	80199f2 <_printf_i+0x16e>
 80198ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80198b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80198b4:	e03a      	b.n	801992c <_printf_i+0xa8>
 80198b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80198ba:	2b15      	cmp	r3, #21
 80198bc:	d8f6      	bhi.n	80198ac <_printf_i+0x28>
 80198be:	a001      	add	r0, pc, #4	; (adr r0, 80198c4 <_printf_i+0x40>)
 80198c0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80198c4:	0801991d 	.word	0x0801991d
 80198c8:	08019931 	.word	0x08019931
 80198cc:	080198ad 	.word	0x080198ad
 80198d0:	080198ad 	.word	0x080198ad
 80198d4:	080198ad 	.word	0x080198ad
 80198d8:	080198ad 	.word	0x080198ad
 80198dc:	08019931 	.word	0x08019931
 80198e0:	080198ad 	.word	0x080198ad
 80198e4:	080198ad 	.word	0x080198ad
 80198e8:	080198ad 	.word	0x080198ad
 80198ec:	080198ad 	.word	0x080198ad
 80198f0:	08019a3d 	.word	0x08019a3d
 80198f4:	08019961 	.word	0x08019961
 80198f8:	08019a1f 	.word	0x08019a1f
 80198fc:	080198ad 	.word	0x080198ad
 8019900:	080198ad 	.word	0x080198ad
 8019904:	08019a5f 	.word	0x08019a5f
 8019908:	080198ad 	.word	0x080198ad
 801990c:	08019961 	.word	0x08019961
 8019910:	080198ad 	.word	0x080198ad
 8019914:	080198ad 	.word	0x080198ad
 8019918:	08019a27 	.word	0x08019a27
 801991c:	680b      	ldr	r3, [r1, #0]
 801991e:	1d1a      	adds	r2, r3, #4
 8019920:	681b      	ldr	r3, [r3, #0]
 8019922:	600a      	str	r2, [r1, #0]
 8019924:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8019928:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801992c:	2301      	movs	r3, #1
 801992e:	e0a3      	b.n	8019a78 <_printf_i+0x1f4>
 8019930:	6825      	ldr	r5, [r4, #0]
 8019932:	6808      	ldr	r0, [r1, #0]
 8019934:	062e      	lsls	r6, r5, #24
 8019936:	f100 0304 	add.w	r3, r0, #4
 801993a:	d50a      	bpl.n	8019952 <_printf_i+0xce>
 801993c:	6805      	ldr	r5, [r0, #0]
 801993e:	600b      	str	r3, [r1, #0]
 8019940:	2d00      	cmp	r5, #0
 8019942:	da03      	bge.n	801994c <_printf_i+0xc8>
 8019944:	232d      	movs	r3, #45	; 0x2d
 8019946:	426d      	negs	r5, r5
 8019948:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801994c:	485e      	ldr	r0, [pc, #376]	; (8019ac8 <_printf_i+0x244>)
 801994e:	230a      	movs	r3, #10
 8019950:	e019      	b.n	8019986 <_printf_i+0x102>
 8019952:	f015 0f40 	tst.w	r5, #64	; 0x40
 8019956:	6805      	ldr	r5, [r0, #0]
 8019958:	600b      	str	r3, [r1, #0]
 801995a:	bf18      	it	ne
 801995c:	b22d      	sxthne	r5, r5
 801995e:	e7ef      	b.n	8019940 <_printf_i+0xbc>
 8019960:	680b      	ldr	r3, [r1, #0]
 8019962:	6825      	ldr	r5, [r4, #0]
 8019964:	1d18      	adds	r0, r3, #4
 8019966:	6008      	str	r0, [r1, #0]
 8019968:	0628      	lsls	r0, r5, #24
 801996a:	d501      	bpl.n	8019970 <_printf_i+0xec>
 801996c:	681d      	ldr	r5, [r3, #0]
 801996e:	e002      	b.n	8019976 <_printf_i+0xf2>
 8019970:	0669      	lsls	r1, r5, #25
 8019972:	d5fb      	bpl.n	801996c <_printf_i+0xe8>
 8019974:	881d      	ldrh	r5, [r3, #0]
 8019976:	4854      	ldr	r0, [pc, #336]	; (8019ac8 <_printf_i+0x244>)
 8019978:	2f6f      	cmp	r7, #111	; 0x6f
 801997a:	bf0c      	ite	eq
 801997c:	2308      	moveq	r3, #8
 801997e:	230a      	movne	r3, #10
 8019980:	2100      	movs	r1, #0
 8019982:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8019986:	6866      	ldr	r6, [r4, #4]
 8019988:	60a6      	str	r6, [r4, #8]
 801998a:	2e00      	cmp	r6, #0
 801998c:	bfa2      	ittt	ge
 801998e:	6821      	ldrge	r1, [r4, #0]
 8019990:	f021 0104 	bicge.w	r1, r1, #4
 8019994:	6021      	strge	r1, [r4, #0]
 8019996:	b90d      	cbnz	r5, 801999c <_printf_i+0x118>
 8019998:	2e00      	cmp	r6, #0
 801999a:	d04d      	beq.n	8019a38 <_printf_i+0x1b4>
 801999c:	4616      	mov	r6, r2
 801999e:	fbb5 f1f3 	udiv	r1, r5, r3
 80199a2:	fb03 5711 	mls	r7, r3, r1, r5
 80199a6:	5dc7      	ldrb	r7, [r0, r7]
 80199a8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80199ac:	462f      	mov	r7, r5
 80199ae:	42bb      	cmp	r3, r7
 80199b0:	460d      	mov	r5, r1
 80199b2:	d9f4      	bls.n	801999e <_printf_i+0x11a>
 80199b4:	2b08      	cmp	r3, #8
 80199b6:	d10b      	bne.n	80199d0 <_printf_i+0x14c>
 80199b8:	6823      	ldr	r3, [r4, #0]
 80199ba:	07df      	lsls	r7, r3, #31
 80199bc:	d508      	bpl.n	80199d0 <_printf_i+0x14c>
 80199be:	6923      	ldr	r3, [r4, #16]
 80199c0:	6861      	ldr	r1, [r4, #4]
 80199c2:	4299      	cmp	r1, r3
 80199c4:	bfde      	ittt	le
 80199c6:	2330      	movle	r3, #48	; 0x30
 80199c8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80199cc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80199d0:	1b92      	subs	r2, r2, r6
 80199d2:	6122      	str	r2, [r4, #16]
 80199d4:	f8cd a000 	str.w	sl, [sp]
 80199d8:	464b      	mov	r3, r9
 80199da:	aa03      	add	r2, sp, #12
 80199dc:	4621      	mov	r1, r4
 80199de:	4640      	mov	r0, r8
 80199e0:	f7ff fee2 	bl	80197a8 <_printf_common>
 80199e4:	3001      	adds	r0, #1
 80199e6:	d14c      	bne.n	8019a82 <_printf_i+0x1fe>
 80199e8:	f04f 30ff 	mov.w	r0, #4294967295
 80199ec:	b004      	add	sp, #16
 80199ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80199f2:	4835      	ldr	r0, [pc, #212]	; (8019ac8 <_printf_i+0x244>)
 80199f4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80199f8:	6823      	ldr	r3, [r4, #0]
 80199fa:	680e      	ldr	r6, [r1, #0]
 80199fc:	061f      	lsls	r7, r3, #24
 80199fe:	f856 5b04 	ldr.w	r5, [r6], #4
 8019a02:	600e      	str	r6, [r1, #0]
 8019a04:	d514      	bpl.n	8019a30 <_printf_i+0x1ac>
 8019a06:	07d9      	lsls	r1, r3, #31
 8019a08:	bf44      	itt	mi
 8019a0a:	f043 0320 	orrmi.w	r3, r3, #32
 8019a0e:	6023      	strmi	r3, [r4, #0]
 8019a10:	b91d      	cbnz	r5, 8019a1a <_printf_i+0x196>
 8019a12:	6823      	ldr	r3, [r4, #0]
 8019a14:	f023 0320 	bic.w	r3, r3, #32
 8019a18:	6023      	str	r3, [r4, #0]
 8019a1a:	2310      	movs	r3, #16
 8019a1c:	e7b0      	b.n	8019980 <_printf_i+0xfc>
 8019a1e:	6823      	ldr	r3, [r4, #0]
 8019a20:	f043 0320 	orr.w	r3, r3, #32
 8019a24:	6023      	str	r3, [r4, #0]
 8019a26:	2378      	movs	r3, #120	; 0x78
 8019a28:	4828      	ldr	r0, [pc, #160]	; (8019acc <_printf_i+0x248>)
 8019a2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8019a2e:	e7e3      	b.n	80199f8 <_printf_i+0x174>
 8019a30:	065e      	lsls	r6, r3, #25
 8019a32:	bf48      	it	mi
 8019a34:	b2ad      	uxthmi	r5, r5
 8019a36:	e7e6      	b.n	8019a06 <_printf_i+0x182>
 8019a38:	4616      	mov	r6, r2
 8019a3a:	e7bb      	b.n	80199b4 <_printf_i+0x130>
 8019a3c:	680b      	ldr	r3, [r1, #0]
 8019a3e:	6826      	ldr	r6, [r4, #0]
 8019a40:	6960      	ldr	r0, [r4, #20]
 8019a42:	1d1d      	adds	r5, r3, #4
 8019a44:	600d      	str	r5, [r1, #0]
 8019a46:	0635      	lsls	r5, r6, #24
 8019a48:	681b      	ldr	r3, [r3, #0]
 8019a4a:	d501      	bpl.n	8019a50 <_printf_i+0x1cc>
 8019a4c:	6018      	str	r0, [r3, #0]
 8019a4e:	e002      	b.n	8019a56 <_printf_i+0x1d2>
 8019a50:	0671      	lsls	r1, r6, #25
 8019a52:	d5fb      	bpl.n	8019a4c <_printf_i+0x1c8>
 8019a54:	8018      	strh	r0, [r3, #0]
 8019a56:	2300      	movs	r3, #0
 8019a58:	6123      	str	r3, [r4, #16]
 8019a5a:	4616      	mov	r6, r2
 8019a5c:	e7ba      	b.n	80199d4 <_printf_i+0x150>
 8019a5e:	680b      	ldr	r3, [r1, #0]
 8019a60:	1d1a      	adds	r2, r3, #4
 8019a62:	600a      	str	r2, [r1, #0]
 8019a64:	681e      	ldr	r6, [r3, #0]
 8019a66:	6862      	ldr	r2, [r4, #4]
 8019a68:	2100      	movs	r1, #0
 8019a6a:	4630      	mov	r0, r6
 8019a6c:	f7f6 fbb8 	bl	80101e0 <memchr>
 8019a70:	b108      	cbz	r0, 8019a76 <_printf_i+0x1f2>
 8019a72:	1b80      	subs	r0, r0, r6
 8019a74:	6060      	str	r0, [r4, #4]
 8019a76:	6863      	ldr	r3, [r4, #4]
 8019a78:	6123      	str	r3, [r4, #16]
 8019a7a:	2300      	movs	r3, #0
 8019a7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019a80:	e7a8      	b.n	80199d4 <_printf_i+0x150>
 8019a82:	6923      	ldr	r3, [r4, #16]
 8019a84:	4632      	mov	r2, r6
 8019a86:	4649      	mov	r1, r9
 8019a88:	4640      	mov	r0, r8
 8019a8a:	47d0      	blx	sl
 8019a8c:	3001      	adds	r0, #1
 8019a8e:	d0ab      	beq.n	80199e8 <_printf_i+0x164>
 8019a90:	6823      	ldr	r3, [r4, #0]
 8019a92:	079b      	lsls	r3, r3, #30
 8019a94:	d413      	bmi.n	8019abe <_printf_i+0x23a>
 8019a96:	68e0      	ldr	r0, [r4, #12]
 8019a98:	9b03      	ldr	r3, [sp, #12]
 8019a9a:	4298      	cmp	r0, r3
 8019a9c:	bfb8      	it	lt
 8019a9e:	4618      	movlt	r0, r3
 8019aa0:	e7a4      	b.n	80199ec <_printf_i+0x168>
 8019aa2:	2301      	movs	r3, #1
 8019aa4:	4632      	mov	r2, r6
 8019aa6:	4649      	mov	r1, r9
 8019aa8:	4640      	mov	r0, r8
 8019aaa:	47d0      	blx	sl
 8019aac:	3001      	adds	r0, #1
 8019aae:	d09b      	beq.n	80199e8 <_printf_i+0x164>
 8019ab0:	3501      	adds	r5, #1
 8019ab2:	68e3      	ldr	r3, [r4, #12]
 8019ab4:	9903      	ldr	r1, [sp, #12]
 8019ab6:	1a5b      	subs	r3, r3, r1
 8019ab8:	42ab      	cmp	r3, r5
 8019aba:	dcf2      	bgt.n	8019aa2 <_printf_i+0x21e>
 8019abc:	e7eb      	b.n	8019a96 <_printf_i+0x212>
 8019abe:	2500      	movs	r5, #0
 8019ac0:	f104 0619 	add.w	r6, r4, #25
 8019ac4:	e7f5      	b.n	8019ab2 <_printf_i+0x22e>
 8019ac6:	bf00      	nop
 8019ac8:	08019f75 	.word	0x08019f75
 8019acc:	08019f86 	.word	0x08019f86

08019ad0 <_putc_r>:
 8019ad0:	b570      	push	{r4, r5, r6, lr}
 8019ad2:	460d      	mov	r5, r1
 8019ad4:	4614      	mov	r4, r2
 8019ad6:	4606      	mov	r6, r0
 8019ad8:	b118      	cbz	r0, 8019ae2 <_putc_r+0x12>
 8019ada:	6983      	ldr	r3, [r0, #24]
 8019adc:	b90b      	cbnz	r3, 8019ae2 <_putc_r+0x12>
 8019ade:	f7fe ffab 	bl	8018a38 <__sinit>
 8019ae2:	4b1c      	ldr	r3, [pc, #112]	; (8019b54 <_putc_r+0x84>)
 8019ae4:	429c      	cmp	r4, r3
 8019ae6:	d124      	bne.n	8019b32 <_putc_r+0x62>
 8019ae8:	6874      	ldr	r4, [r6, #4]
 8019aea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8019aec:	07d8      	lsls	r0, r3, #31
 8019aee:	d405      	bmi.n	8019afc <_putc_r+0x2c>
 8019af0:	89a3      	ldrh	r3, [r4, #12]
 8019af2:	0599      	lsls	r1, r3, #22
 8019af4:	d402      	bmi.n	8019afc <_putc_r+0x2c>
 8019af6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019af8:	f7ff f861 	bl	8018bbe <__retarget_lock_acquire_recursive>
 8019afc:	68a3      	ldr	r3, [r4, #8]
 8019afe:	3b01      	subs	r3, #1
 8019b00:	2b00      	cmp	r3, #0
 8019b02:	60a3      	str	r3, [r4, #8]
 8019b04:	da05      	bge.n	8019b12 <_putc_r+0x42>
 8019b06:	69a2      	ldr	r2, [r4, #24]
 8019b08:	4293      	cmp	r3, r2
 8019b0a:	db1c      	blt.n	8019b46 <_putc_r+0x76>
 8019b0c:	b2eb      	uxtb	r3, r5
 8019b0e:	2b0a      	cmp	r3, #10
 8019b10:	d019      	beq.n	8019b46 <_putc_r+0x76>
 8019b12:	6823      	ldr	r3, [r4, #0]
 8019b14:	1c5a      	adds	r2, r3, #1
 8019b16:	6022      	str	r2, [r4, #0]
 8019b18:	701d      	strb	r5, [r3, #0]
 8019b1a:	b2ed      	uxtb	r5, r5
 8019b1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8019b1e:	07da      	lsls	r2, r3, #31
 8019b20:	d405      	bmi.n	8019b2e <_putc_r+0x5e>
 8019b22:	89a3      	ldrh	r3, [r4, #12]
 8019b24:	059b      	lsls	r3, r3, #22
 8019b26:	d402      	bmi.n	8019b2e <_putc_r+0x5e>
 8019b28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019b2a:	f7ff f849 	bl	8018bc0 <__retarget_lock_release_recursive>
 8019b2e:	4628      	mov	r0, r5
 8019b30:	bd70      	pop	{r4, r5, r6, pc}
 8019b32:	4b09      	ldr	r3, [pc, #36]	; (8019b58 <_putc_r+0x88>)
 8019b34:	429c      	cmp	r4, r3
 8019b36:	d101      	bne.n	8019b3c <_putc_r+0x6c>
 8019b38:	68b4      	ldr	r4, [r6, #8]
 8019b3a:	e7d6      	b.n	8019aea <_putc_r+0x1a>
 8019b3c:	4b07      	ldr	r3, [pc, #28]	; (8019b5c <_putc_r+0x8c>)
 8019b3e:	429c      	cmp	r4, r3
 8019b40:	bf08      	it	eq
 8019b42:	68f4      	ldreq	r4, [r6, #12]
 8019b44:	e7d1      	b.n	8019aea <_putc_r+0x1a>
 8019b46:	4629      	mov	r1, r5
 8019b48:	4622      	mov	r2, r4
 8019b4a:	4630      	mov	r0, r6
 8019b4c:	f7ff fa12 	bl	8018f74 <__swbuf_r>
 8019b50:	4605      	mov	r5, r0
 8019b52:	e7e3      	b.n	8019b1c <_putc_r+0x4c>
 8019b54:	08019f20 	.word	0x08019f20
 8019b58:	08019f40 	.word	0x08019f40
 8019b5c:	08019f00 	.word	0x08019f00

08019b60 <_read_r>:
 8019b60:	b538      	push	{r3, r4, r5, lr}
 8019b62:	4d07      	ldr	r5, [pc, #28]	; (8019b80 <_read_r+0x20>)
 8019b64:	4604      	mov	r4, r0
 8019b66:	4608      	mov	r0, r1
 8019b68:	4611      	mov	r1, r2
 8019b6a:	2200      	movs	r2, #0
 8019b6c:	602a      	str	r2, [r5, #0]
 8019b6e:	461a      	mov	r2, r3
 8019b70:	f7f8 fd72 	bl	8012658 <_read>
 8019b74:	1c43      	adds	r3, r0, #1
 8019b76:	d102      	bne.n	8019b7e <_read_r+0x1e>
 8019b78:	682b      	ldr	r3, [r5, #0]
 8019b7a:	b103      	cbz	r3, 8019b7e <_read_r+0x1e>
 8019b7c:	6023      	str	r3, [r4, #0]
 8019b7e:	bd38      	pop	{r3, r4, r5, pc}
 8019b80:	200006ac 	.word	0x200006ac

08019b84 <_fstat_r>:
 8019b84:	b538      	push	{r3, r4, r5, lr}
 8019b86:	4d07      	ldr	r5, [pc, #28]	; (8019ba4 <_fstat_r+0x20>)
 8019b88:	2300      	movs	r3, #0
 8019b8a:	4604      	mov	r4, r0
 8019b8c:	4608      	mov	r0, r1
 8019b8e:	4611      	mov	r1, r2
 8019b90:	602b      	str	r3, [r5, #0]
 8019b92:	f7f8 fd8a 	bl	80126aa <_fstat>
 8019b96:	1c43      	adds	r3, r0, #1
 8019b98:	d102      	bne.n	8019ba0 <_fstat_r+0x1c>
 8019b9a:	682b      	ldr	r3, [r5, #0]
 8019b9c:	b103      	cbz	r3, 8019ba0 <_fstat_r+0x1c>
 8019b9e:	6023      	str	r3, [r4, #0]
 8019ba0:	bd38      	pop	{r3, r4, r5, pc}
 8019ba2:	bf00      	nop
 8019ba4:	200006ac 	.word	0x200006ac

08019ba8 <_isatty_r>:
 8019ba8:	b538      	push	{r3, r4, r5, lr}
 8019baa:	4d06      	ldr	r5, [pc, #24]	; (8019bc4 <_isatty_r+0x1c>)
 8019bac:	2300      	movs	r3, #0
 8019bae:	4604      	mov	r4, r0
 8019bb0:	4608      	mov	r0, r1
 8019bb2:	602b      	str	r3, [r5, #0]
 8019bb4:	f7f8 fd89 	bl	80126ca <_isatty>
 8019bb8:	1c43      	adds	r3, r0, #1
 8019bba:	d102      	bne.n	8019bc2 <_isatty_r+0x1a>
 8019bbc:	682b      	ldr	r3, [r5, #0]
 8019bbe:	b103      	cbz	r3, 8019bc2 <_isatty_r+0x1a>
 8019bc0:	6023      	str	r3, [r4, #0]
 8019bc2:	bd38      	pop	{r3, r4, r5, pc}
 8019bc4:	200006ac 	.word	0x200006ac

08019bc8 <memmove>:
 8019bc8:	4288      	cmp	r0, r1
 8019bca:	b510      	push	{r4, lr}
 8019bcc:	eb01 0402 	add.w	r4, r1, r2
 8019bd0:	d902      	bls.n	8019bd8 <memmove+0x10>
 8019bd2:	4284      	cmp	r4, r0
 8019bd4:	4623      	mov	r3, r4
 8019bd6:	d807      	bhi.n	8019be8 <memmove+0x20>
 8019bd8:	1e43      	subs	r3, r0, #1
 8019bda:	42a1      	cmp	r1, r4
 8019bdc:	d008      	beq.n	8019bf0 <memmove+0x28>
 8019bde:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019be2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019be6:	e7f8      	b.n	8019bda <memmove+0x12>
 8019be8:	4402      	add	r2, r0
 8019bea:	4601      	mov	r1, r0
 8019bec:	428a      	cmp	r2, r1
 8019bee:	d100      	bne.n	8019bf2 <memmove+0x2a>
 8019bf0:	bd10      	pop	{r4, pc}
 8019bf2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019bf6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019bfa:	e7f7      	b.n	8019bec <memmove+0x24>

08019bfc <_realloc_r>:
 8019bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019bfe:	4607      	mov	r7, r0
 8019c00:	4614      	mov	r4, r2
 8019c02:	460e      	mov	r6, r1
 8019c04:	b921      	cbnz	r1, 8019c10 <_realloc_r+0x14>
 8019c06:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8019c0a:	4611      	mov	r1, r2
 8019c0c:	f7ff b840 	b.w	8018c90 <_malloc_r>
 8019c10:	b922      	cbnz	r2, 8019c1c <_realloc_r+0x20>
 8019c12:	f7fe ffed 	bl	8018bf0 <_free_r>
 8019c16:	4625      	mov	r5, r4
 8019c18:	4628      	mov	r0, r5
 8019c1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019c1c:	f000 f814 	bl	8019c48 <_malloc_usable_size_r>
 8019c20:	42a0      	cmp	r0, r4
 8019c22:	d20f      	bcs.n	8019c44 <_realloc_r+0x48>
 8019c24:	4621      	mov	r1, r4
 8019c26:	4638      	mov	r0, r7
 8019c28:	f7ff f832 	bl	8018c90 <_malloc_r>
 8019c2c:	4605      	mov	r5, r0
 8019c2e:	2800      	cmp	r0, #0
 8019c30:	d0f2      	beq.n	8019c18 <_realloc_r+0x1c>
 8019c32:	4631      	mov	r1, r6
 8019c34:	4622      	mov	r2, r4
 8019c36:	f7fe ffc4 	bl	8018bc2 <memcpy>
 8019c3a:	4631      	mov	r1, r6
 8019c3c:	4638      	mov	r0, r7
 8019c3e:	f7fe ffd7 	bl	8018bf0 <_free_r>
 8019c42:	e7e9      	b.n	8019c18 <_realloc_r+0x1c>
 8019c44:	4635      	mov	r5, r6
 8019c46:	e7e7      	b.n	8019c18 <_realloc_r+0x1c>

08019c48 <_malloc_usable_size_r>:
 8019c48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019c4c:	1f18      	subs	r0, r3, #4
 8019c4e:	2b00      	cmp	r3, #0
 8019c50:	bfbc      	itt	lt
 8019c52:	580b      	ldrlt	r3, [r1, r0]
 8019c54:	18c0      	addlt	r0, r0, r3
 8019c56:	4770      	bx	lr

08019c58 <_init>:
 8019c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019c5a:	bf00      	nop
 8019c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019c5e:	bc08      	pop	{r3}
 8019c60:	469e      	mov	lr, r3
 8019c62:	4770      	bx	lr

08019c64 <_fini>:
 8019c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019c66:	bf00      	nop
 8019c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019c6a:	bc08      	pop	{r3}
 8019c6c:	469e      	mov	lr, r3
 8019c6e:	4770      	bx	lr
