remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:98:6: Loop 'S11' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9: Loop 'S12' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:103:8: Loop 'F11' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:104:9: Loop 'F12' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:110:6: Loop 'L5' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8: Loop 'L6' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12: Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13: Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24: Loop 'VITIS_LOOP_124_2' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25: Loop 'VITIS_LOOP_125_3' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24: Loop 'VITIS_LOOP_132_4' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25: Loop 'VITIS_LOOP_133_5' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:146:20: Loop 'VITIS_LOOP_146_6' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S11' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:98:6) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'F11' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:103:8) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'F12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:104:9) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'F12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:104:9) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'F12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:104:9) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:110:6) in function 'conv3' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0: Unrolling loop 'VITIS_LOOP_146_6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:146:20) in function 'conv3' completely with a factor of 13
remark: <unknown>:0:0: conv3(float*, float*, float*, float*) not inlined into apatb_conv3_ir because it should never be inlined (cost=never)
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50:11: Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 25 on dimension 1.
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56:11: Applying array_partition to 'filter_local': Cyclic partitioning with factor 9 on dimension 1.
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:68:11: Applying array_partition to 'conv_out': Complete partitioning on dimension 1.
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7: Sequential read of length 57600 has been inferred _XLX_SEP_ inp_img1629seqinp_img gmem0 L1_1 AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7 conv3(float*, float*, float*, float*)  _XLX_SEP_ loadreadfor.inc.load.31
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8: Sequential read of length 2304 has been inferred _XLX_SEP_ scevgepseqfilter gmem1 F1_1 AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8 conv3(float*, float*, float*, float*)  _XLX_SEP_ loadreadfor.inc17.load.16
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5: Sequential write of length 64896 has been inferred _XLX_SEP_ out_img1630seqout_img gmem0 L4 AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5 conv3(float*, float*, float*, float*)  _XLX_SEP_ storewriteVITIS_LOOP_146_6.store.24storewriteVITIS_LOOP_146_6.store.32storewriteVITIS_LOOP_146_6.store.40storewriteVITIS_LOOP_146_6.store.48storewriteVITIS_LOOP_146_6.store.56storewriteVITIS_LOOP_146_6.store.64storewriteVITIS_LOOP_146_6.store.72storewriteVITIS_LOOP_146_6.store.80storewriteVITIS_LOOP_146_6.store.88storewriteVITIS_LOOP_146_6.store.96storewriteVITIS_LOOP_146_6.store.104storewriteVITIS_LOOP_146_6.store.112storewriteVITIS_LOOP_146_6.store.120
remark: <unknown>:0:0: Access is clobbered by load _XLX_SEP_ loadreadM1.load.339bias gmem1 conv3(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8: Access is clobbered by load _XLX_SEP_ callreadscevgepseqfilter gmem1 conv3(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ callwriteout_img1630seqout_img gmem0 M1 AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144:5 conv3(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ callreadscevgepseqfilter gmem1 F1_1 AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8 conv3(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ callreadinp_img1629seqinp_img gmem0 L1_1 AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7 conv3(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7: Multiple burst reads of length 57600 and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq gmem0 L1_1 AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7 conv3(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7: Multiple burst reads of length 57600 and bit width 32 in loop 'L1_1'(AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5: Multiple burst writes of length 64896 and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq1 gmem0 L4 AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5 conv3(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5: Multiple burst writes of length 64896 and bit width 32 in loop 'L4'(AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8: Multiple burst reads of length 2304 and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq2 gmem1 F1_1 AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8 conv3(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8: Multiple burst reads of length 2304 and bit width 32 in loop 'F1_1'(AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
===-------------------------------------------------------------------------===
                         Miscellaneous Ungrouped Timers
===-------------------------------------------------------------------------===

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   7.5868 (100.0%)   0.2094 (100.0%)   7.7962 (100.0%)   7.8155 (100.0%)  Code Generation Time
   7.5868 (100.0%)   0.2094 (100.0%)   7.7962 (100.0%)   7.8155 (100.0%)  Total

===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 8.6473 seconds (8.6682 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   1.2181 ( 14.4%)   0.0301 ( 14.2%)   1.2482 ( 14.4%)   1.2535 ( 14.5%)  Build loop flatten cost model
   1.1763 ( 13.9%)   0.0350 ( 16.6%)   1.2113 ( 14.0%)   1.2116 ( 14.0%)  Reflow pragma unroll loops
   0.9492 ( 11.3%)   0.0151 (  7.1%)   0.9643 ( 11.2%)   0.9691 ( 11.2%)  PredicateAnalyzer - Predidate Analysis
   0.2487 (  2.9%)   0.0220 ( 10.4%)   0.2707 (  3.1%)   0.2714 (  3.1%)  Auto automatic array partition analysis
   0.2584 (  3.1%)   0.0079 (  3.7%)   0.2663 (  3.1%)   0.2671 (  3.1%)  Automatic array partition transformation
   0.2486 (  2.9%)   0.0180 (  8.5%)   0.2665 (  3.1%)   0.2666 (  3.1%)  Auto automatic array partition analysis
   0.2429 (  2.9%)   0.0000 (  0.0%)   0.2429 (  2.8%)   0.2434 (  2.8%)  Auto automatic array partition analysis
   0.2323 (  2.8%)   0.0001 (  0.0%)   0.2324 (  2.7%)   0.2324 (  2.7%)  Dead Store Elimination
   0.2276 (  2.7%)   0.0001 (  0.1%)   0.2277 (  2.6%)   0.2279 (  2.6%)  Global Value Numbering
   0.2115 (  2.5%)   0.0000 (  0.0%)   0.2115 (  2.4%)   0.2116 (  2.4%)  Loop Invariant Code Motion
   0.1650 (  2.0%)   0.0000 (  0.0%)   0.1650 (  1.9%)   0.1650 (  1.9%)  Global Value Numbering
   0.0918 (  1.1%)   0.0001 (  0.0%)   0.0919 (  1.1%)   0.0919 (  1.1%)  Global Value Numbering
   0.0862 (  1.0%)   0.0002 (  0.1%)   0.0864 (  1.0%)   0.0864 (  1.0%)  Induction Variable Simplification
   0.0789 (  0.9%)   0.0000 (  0.0%)   0.0789 (  0.9%)   0.0789 (  0.9%)  Loop Invariant Code Motion
   0.0780 (  0.9%)   0.0005 (  0.2%)   0.0784 (  0.9%)   0.0784 (  0.9%)  Loop Invariant Code Motion
   0.0781 (  0.9%)   0.0000 (  0.0%)   0.0781 (  0.9%)   0.0781 (  0.9%)  Loop Invariant Code Motion
   0.0777 (  0.9%)   0.0001 (  0.0%)   0.0777 (  0.9%)   0.0777 (  0.9%)  Global Value Numbering
   0.0562 (  0.7%)   0.0001 (  0.0%)   0.0562 (  0.7%)   0.0562 (  0.6%)  Global Value Numbering
   0.0559 (  0.7%)   0.0000 (  0.0%)   0.0559 (  0.6%)   0.0559 (  0.6%)  Global Value Numbering
   0.0544 (  0.6%)   0.0001 (  0.0%)   0.0545 (  0.6%)   0.0545 (  0.6%)  Global Value Numbering
   0.0543 (  0.6%)   0.0000 (  0.0%)   0.0543 (  0.6%)   0.0543 (  0.6%)  Global Value Numbering
   0.0540 (  0.6%)   0.0000 (  0.0%)   0.0540 (  0.6%)   0.0540 (  0.6%)  Global Value Numbering
   0.0539 (  0.6%)   0.0001 (  0.0%)   0.0540 (  0.6%)   0.0540 (  0.6%)  Global Value Numbering
   0.0540 (  0.6%)   0.0000 (  0.0%)   0.0540 (  0.6%)   0.0540 (  0.6%)  Global Value Numbering
   0.0538 (  0.6%)   0.0000 (  0.0%)   0.0539 (  0.6%)   0.0539 (  0.6%)  Global Value Numbering
   0.0538 (  0.6%)   0.0000 (  0.0%)   0.0538 (  0.6%)   0.0538 (  0.6%)  Global Value Numbering
   0.0537 (  0.6%)   0.0000 (  0.0%)   0.0537 (  0.6%)   0.0537 (  0.6%)  Global Value Numbering
   0.0535 (  0.6%)   0.0001 (  0.1%)   0.0537 (  0.6%)   0.0536 (  0.6%)  Global Value Numbering
   0.0533 (  0.6%)   0.0001 (  0.0%)   0.0534 (  0.6%)   0.0534 (  0.6%)  Global Value Numbering
   0.0533 (  0.6%)   0.0000 (  0.0%)   0.0533 (  0.6%)   0.0533 (  0.6%)  Global Value Numbering
   0.0506 (  0.6%)   0.0000 (  0.0%)   0.0506 (  0.6%)   0.0515 (  0.6%)  Generate HLS compatible IR
   0.0424 (  0.5%)   0.0000 (  0.0%)   0.0424 (  0.5%)   0.0425 (  0.5%)  Lower intermediate type generated by HLSGen
   0.0271 (  0.3%)   0.0010 (  0.5%)   0.0281 (  0.3%)   0.0281 (  0.3%)  ArrayPartition - Partition Arrays into Banks
   0.0278 (  0.3%)   0.0000 (  0.0%)   0.0278 (  0.3%)   0.0278 (  0.3%)  Dead Store Elimination
   0.0235 (  0.3%)   0.0000 (  0.0%)   0.0235 (  0.3%)   0.0240 (  0.3%)  Lower HLS related loops
   0.0231 (  0.3%)   0.0001 (  0.0%)   0.0232 (  0.3%)   0.0232 (  0.3%)  Value Propagation
   0.0231 (  0.3%)   0.0000 (  0.0%)   0.0231 (  0.3%)   0.0231 (  0.3%)  Value Propagation
   0.0217 (  0.3%)   0.0000 (  0.0%)   0.0217 (  0.3%)   0.0217 (  0.3%)  Value Propagation
   0.0212 (  0.3%)   0.0001 (  0.0%)   0.0213 (  0.2%)   0.0213 (  0.2%)  Value Propagation
   0.0211 (  0.3%)   0.0000 (  0.0%)   0.0212 (  0.2%)   0.0212 (  0.2%)  Dead Store Elimination
   0.0200 (  0.2%)   0.0010 (  0.5%)   0.0210 (  0.2%)   0.0210 (  0.2%)  Undecay arrays
   0.0209 (  0.2%)   0.0000 (  0.0%)   0.0210 (  0.2%)   0.0210 (  0.2%)  Value Propagation
   0.0207 (  0.2%)   0.0000 (  0.0%)   0.0207 (  0.2%)   0.0207 (  0.2%)  Value Propagation
   0.0203 (  0.2%)   0.0000 (  0.0%)   0.0203 (  0.2%)   0.0204 (  0.2%)  Value Propagation
   0.0204 (  0.2%)   0.0000 (  0.0%)   0.0204 (  0.2%)   0.0204 (  0.2%)  Value Propagation
   0.0203 (  0.2%)   0.0000 (  0.0%)   0.0203 (  0.2%)   0.0203 (  0.2%)  Value Propagation
   0.0142 (  0.2%)   0.0039 (  1.9%)   0.0182 (  0.2%)   0.0191 (  0.2%)  Auto automatic array partition analysis
   0.0182 (  0.2%)   0.0001 (  0.0%)   0.0183 (  0.2%)   0.0183 (  0.2%)  Value Propagation
   0.0182 (  0.2%)   0.0001 (  0.0%)   0.0183 (  0.2%)   0.0183 (  0.2%)  Value Propagation
   0.0182 (  0.2%)   0.0000 (  0.0%)   0.0182 (  0.2%)   0.0182 (  0.2%)  Value Propagation
   0.0181 (  0.2%)   0.0000 (  0.0%)   0.0182 (  0.2%)   0.0182 (  0.2%)  Value Propagation
   0.0180 (  0.2%)   0.0000 (  0.0%)   0.0180 (  0.2%)   0.0180 (  0.2%)  Value Propagation
   0.0179 (  0.2%)   0.0000 (  0.0%)   0.0179 (  0.2%)   0.0179 (  0.2%)  Value Propagation
   0.0178 (  0.2%)   0.0000 (  0.0%)   0.0178 (  0.2%)   0.0178 (  0.2%)  Value Propagation
   0.0178 (  0.2%)   0.0000 (  0.0%)   0.0178 (  0.2%)   0.0178 (  0.2%)  Value Propagation
   0.0167 (  0.2%)   0.0001 (  0.0%)   0.0168 (  0.2%)   0.0168 (  0.2%)  Value Propagation
   0.0152 (  0.2%)   0.0010 (  0.5%)   0.0162 (  0.2%)   0.0165 (  0.2%)  Detach IR Wrapper
   0.0152 (  0.2%)   0.0010 (  0.5%)   0.0162 (  0.2%)   0.0162 (  0.2%)  Aggressive Dead Code Elimination
   0.0151 (  0.2%)   0.0010 (  0.5%)   0.0161 (  0.2%)   0.0161 (  0.2%)  Aggressive Dead Code Elimination
   0.0160 (  0.2%)   0.0000 (  0.0%)   0.0160 (  0.2%)   0.0160 (  0.2%)  Loop Invariant Code Motion
   0.0158 (  0.2%)   0.0000 (  0.0%)   0.0158 (  0.2%)   0.0158 (  0.2%)  Loop Invariant Code Motion
   0.0156 (  0.2%)   0.0000 (  0.0%)   0.0156 (  0.2%)   0.0156 (  0.2%)  Loop Invariant Code Motion
   0.0125 (  0.1%)   0.0003 (  0.1%)   0.0128 (  0.1%)   0.0130 (  0.2%)  Analyze sequential accesses
   0.0128 (  0.2%)   0.0000 (  0.0%)   0.0129 (  0.1%)   0.0129 (  0.1%)  Jump Threading
   0.0118 (  0.1%)   0.0010 (  0.5%)   0.0128 (  0.1%)   0.0128 (  0.1%)  AutoDepPragmaInfer - Auto Dependence Pragma Infer
   0.0117 (  0.1%)   0.0010 (  0.5%)   0.0127 (  0.1%)   0.0127 (  0.1%)  Bitcode for HLS
   0.0121 (  0.1%)   0.0000 (  0.0%)   0.0121 (  0.1%)   0.0121 (  0.1%)  Global Value Numbering
   0.0115 (  0.1%)   0.0001 (  0.0%)   0.0116 (  0.1%)   0.0116 (  0.1%)  Global Value Numbering
   0.0103 (  0.1%)   0.0010 (  0.5%)   0.0113 (  0.1%)   0.0113 (  0.1%)  Global Value Numbering
   0.0111 (  0.1%)   0.0000 (  0.0%)   0.0111 (  0.1%)   0.0111 (  0.1%)  Induction Variable Simplification
   0.0102 (  0.1%)   0.0000 (  0.0%)   0.0102 (  0.1%)   0.0102 (  0.1%)  Simplify the CFG
   0.0100 (  0.1%)   0.0000 (  0.0%)   0.0100 (  0.1%)   0.0100 (  0.1%)  Global Value Numbering
   0.0095 (  0.1%)   0.0000 (  0.0%)   0.0095 (  0.1%)   0.0097 (  0.1%)  Combine redundant instructions
   0.0087 (  0.1%)   0.0010 (  0.5%)   0.0097 (  0.1%)   0.0097 (  0.1%)  Aggressive Dead Code Elimination
   0.0091 (  0.1%)   0.0000 (  0.0%)   0.0092 (  0.1%)   0.0092 (  0.1%)  Simplify the CFG
   0.0087 (  0.1%)   0.0001 (  0.0%)   0.0088 (  0.1%)   0.0088 (  0.1%)  Merge accesses
   0.0086 (  0.1%)   0.0000 (  0.0%)   0.0086 (  0.1%)   0.0086 (  0.1%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0086 (  0.1%)   0.0000 (  0.0%)   0.0086 (  0.1%)   0.0086 (  0.1%)  AlignMemory - Align memory accesses
   0.0076 (  0.1%)   0.0010 (  0.5%)   0.0086 (  0.1%)   0.0086 (  0.1%)  Value Propagation
   0.0085 (  0.1%)   0.0000 (  0.0%)   0.0086 (  0.1%)   0.0086 (  0.1%)  Dead Store Elimination
   0.0085 (  0.1%)   0.0000 (  0.0%)   0.0085 (  0.1%)   0.0085 (  0.1%)  Reflow pragma unroll loops
   0.0063 (  0.1%)   0.0020 (  1.0%)   0.0083 (  0.1%)   0.0083 (  0.1%)  Global Value Numbering
   0.0062 (  0.1%)   0.0020 (  1.0%)   0.0083 (  0.1%)   0.0083 (  0.1%)  Global Value Numbering
   0.0072 (  0.1%)   0.0011 (  0.5%)   0.0082 (  0.1%)   0.0082 (  0.1%)  Global Value Numbering
   0.0073 (  0.1%)   0.0010 (  0.5%)   0.0082 (  0.1%)   0.0082 (  0.1%)  Global Value Numbering
   0.0080 (  0.1%)   0.0001 (  0.0%)   0.0081 (  0.1%)   0.0081 (  0.1%)  Global Value Numbering
   0.0070 (  0.1%)   0.0010 (  0.5%)   0.0080 (  0.1%)   0.0081 (  0.1%)  Global Value Numbering
   0.0080 (  0.1%)   0.0000 (  0.0%)   0.0080 (  0.1%)   0.0080 (  0.1%)  Global Value Numbering
   0.0080 (  0.1%)   0.0000 (  0.0%)   0.0080 (  0.1%)   0.0080 (  0.1%)  Global Value Numbering
   0.0079 (  0.1%)   0.0000 (  0.0%)   0.0079 (  0.1%)   0.0079 (  0.1%)  Dead Store Elimination
   0.0079 (  0.1%)   0.0001 (  0.0%)   0.0079 (  0.1%)   0.0079 (  0.1%)  Dead Store Elimination
   0.0079 (  0.1%)   0.0000 (  0.0%)   0.0079 (  0.1%)   0.0079 (  0.1%)  Dead Store Elimination
   0.0078 (  0.1%)   0.0000 (  0.0%)   0.0078 (  0.1%)   0.0078 (  0.1%)  Dead Store Elimination
   0.0069 (  0.1%)   0.0009 (  0.4%)   0.0078 (  0.1%)   0.0078 (  0.1%)  Simplify the CFG
   0.0077 (  0.1%)   0.0000 (  0.0%)   0.0077 (  0.1%)   0.0077 (  0.1%)  Dead Store Elimination
   0.0077 (  0.1%)   0.0000 (  0.0%)   0.0077 (  0.1%)   0.0077 (  0.1%)  Dead Store Elimination
   0.0077 (  0.1%)   0.0000 (  0.0%)   0.0077 (  0.1%)   0.0077 (  0.1%)  Global Value Numbering
   0.0077 (  0.1%)   0.0000 (  0.0%)   0.0077 (  0.1%)   0.0077 (  0.1%)  Global Value Numbering
   0.0076 (  0.1%)   0.0000 (  0.0%)   0.0076 (  0.1%)   0.0076 (  0.1%)  Dead Store Elimination
   0.0076 (  0.1%)   0.0000 (  0.0%)   0.0076 (  0.1%)   0.0076 (  0.1%)  Dead Store Elimination
   0.0076 (  0.1%)   0.0000 (  0.0%)   0.0076 (  0.1%)   0.0076 (  0.1%)  Dead Store Elimination
   0.0076 (  0.1%)   0.0000 (  0.0%)   0.0076 (  0.1%)   0.0076 (  0.1%)  AlignMemory - Align memory accesses
   0.0076 (  0.1%)   0.0000 (  0.0%)   0.0076 (  0.1%)   0.0076 (  0.1%)  Global Value Numbering
   0.0075 (  0.1%)   0.0000 (  0.0%)   0.0075 (  0.1%)   0.0075 (  0.1%)  Global Value Numbering
   0.0075 (  0.1%)   0.0000 (  0.0%)   0.0075 (  0.1%)   0.0075 (  0.1%)  Global Value Numbering
   0.0074 (  0.1%)   0.0000 (  0.0%)   0.0074 (  0.1%)   0.0075 (  0.1%)  Simplify the CFG
   0.0074 (  0.1%)   0.0000 (  0.0%)   0.0074 (  0.1%)   0.0074 (  0.1%)  AlignMemory - Align memory accesses
   0.0074 (  0.1%)   0.0000 (  0.0%)   0.0074 (  0.1%)   0.0074 (  0.1%)  Simplify the CFG
   0.0073 (  0.1%)   0.0000 (  0.0%)   0.0074 (  0.1%)   0.0074 (  0.1%)  Simplify the CFG
   0.0074 (  0.1%)   0.0000 (  0.0%)   0.0074 (  0.1%)   0.0074 (  0.1%)  Simplify the CFG
   0.0074 (  0.1%)   0.0000 (  0.0%)   0.0074 (  0.1%)   0.0074 (  0.1%)  Global Value Numbering
   0.0073 (  0.1%)   0.0000 (  0.0%)   0.0073 (  0.1%)   0.0073 (  0.1%)  Global Value Numbering
   0.0073 (  0.1%)   0.0000 (  0.0%)   0.0073 (  0.1%)   0.0073 (  0.1%)  Induction Variable Simplification
   0.0073 (  0.1%)   0.0001 (  0.0%)   0.0073 (  0.1%)   0.0073 (  0.1%)  Global Value Numbering
   0.0073 (  0.1%)   0.0000 (  0.0%)   0.0073 (  0.1%)   0.0073 (  0.1%)  Simplify the CFG
   0.0073 (  0.1%)   0.0000 (  0.0%)   0.0073 (  0.1%)   0.0073 (  0.1%)  Simplify the CFG
   0.0073 (  0.1%)   0.0000 (  0.0%)   0.0073 (  0.1%)   0.0073 (  0.1%)  Simplify the CFG
   0.0063 (  0.1%)   0.0010 (  0.5%)   0.0073 (  0.1%)   0.0073 (  0.1%)  Reflow pragma unroll loops
   0.0073 (  0.1%)   0.0000 (  0.0%)   0.0073 (  0.1%)   0.0073 (  0.1%)  Simplify the CFG
   0.0073 (  0.1%)   0.0000 (  0.0%)   0.0073 (  0.1%)   0.0073 (  0.1%)  Global Value Numbering
   0.0071 (  0.1%)   0.0000 (  0.0%)   0.0072 (  0.1%)   0.0073 (  0.1%)  Simplify the CFG
   0.0072 (  0.1%)   0.0000 (  0.0%)   0.0072 (  0.1%)   0.0072 (  0.1%)  Reflow pragma unroll loops
   0.0071 (  0.1%)   0.0000 (  0.0%)   0.0071 (  0.1%)   0.0071 (  0.1%)  AlignMemory - Align memory accesses
   0.0071 (  0.1%)   0.0000 (  0.0%)   0.0071 (  0.1%)   0.0071 (  0.1%)  AlignMemory - Align memory accesses
   0.0071 (  0.1%)   0.0000 (  0.0%)   0.0071 (  0.1%)   0.0071 (  0.1%)  Global Value Numbering
   0.0071 (  0.1%)   0.0000 (  0.0%)   0.0071 (  0.1%)   0.0071 (  0.1%)  Simplify the CFG
   0.0071 (  0.1%)   0.0000 (  0.0%)   0.0071 (  0.1%)   0.0071 (  0.1%)  Simplify the CFG
   0.0070 (  0.1%)   0.0000 (  0.0%)   0.0071 (  0.1%)   0.0071 (  0.1%)  Simplify the CFG
   0.0070 (  0.1%)   0.0000 (  0.0%)   0.0070 (  0.1%)   0.0070 (  0.1%)  Memory SSA
   0.0070 (  0.1%)   0.0000 (  0.0%)   0.0070 (  0.1%)   0.0070 (  0.1%)  Simplify the CFG
   0.0069 (  0.1%)   0.0000 (  0.0%)   0.0069 (  0.1%)   0.0069 (  0.1%)  Loop-Closed SSA Form Pass
   0.0069 (  0.1%)   0.0000 (  0.0%)   0.0069 (  0.1%)   0.0069 (  0.1%)  Global Value Numbering
   0.0069 (  0.1%)   0.0000 (  0.0%)   0.0069 (  0.1%)   0.0069 (  0.1%)  Global Value Numbering
   0.0065 (  0.1%)   0.0003 (  0.1%)   0.0067 (  0.1%)   0.0067 (  0.1%)  Induction Variable Simplification
   0.0067 (  0.1%)   0.0000 (  0.0%)   0.0067 (  0.1%)   0.0067 (  0.1%)  Jump Threading
   0.0066 (  0.1%)   0.0000 (  0.0%)   0.0066 (  0.1%)   0.0066 (  0.1%)  Memory SSA
   0.0063 (  0.1%)   0.0001 (  0.1%)   0.0064 (  0.1%)   0.0064 (  0.1%)  Reflow pipeline loop automatically
   0.0064 (  0.1%)   0.0000 (  0.0%)   0.0064 (  0.1%)   0.0064 (  0.1%)  Induction Variable Simplification
   0.0056 (  0.1%)   0.0007 (  0.3%)   0.0063 (  0.1%)   0.0063 (  0.1%)  Induction Variable Simplification
   0.0062 (  0.1%)   0.0000 (  0.0%)   0.0062 (  0.1%)   0.0062 (  0.1%)  Induction Variable Simplification
   0.0062 (  0.1%)   0.0000 (  0.0%)   0.0062 (  0.1%)   0.0062 (  0.1%)  Memory SSA
   0.0061 (  0.1%)   0.0000 (  0.0%)   0.0061 (  0.1%)   0.0061 (  0.1%)  Automatically infer occurrence information
   0.0061 (  0.1%)   0.0000 (  0.0%)   0.0061 (  0.1%)   0.0061 (  0.1%)  Aggressive Dead Code Elimination
   0.0053 (  0.1%)   0.0007 (  0.3%)   0.0061 (  0.1%)   0.0060 (  0.1%)  Loop-Closed SSA Form Pass
   0.0060 (  0.1%)   0.0000 (  0.0%)   0.0060 (  0.1%)   0.0060 (  0.1%)  Memory SSA
   0.0054 (  0.1%)   0.0002 (  0.1%)   0.0055 (  0.1%)   0.0060 (  0.1%)  Loop Load Elimination
   0.0059 (  0.1%)   0.0000 (  0.0%)   0.0059 (  0.1%)   0.0059 (  0.1%)  Synthesis checker
   0.0058 (  0.1%)   0.0001 (  0.0%)   0.0059 (  0.1%)   0.0059 (  0.1%)  Memory SSA
   0.0058 (  0.1%)   0.0000 (  0.0%)   0.0058 (  0.1%)   0.0058 (  0.1%)  Collect complexity metrics for FE reflow
   0.0058 (  0.1%)   0.0000 (  0.0%)   0.0058 (  0.1%)   0.0058 (  0.1%)  Loop-Closed SSA Form Pass
   0.0057 (  0.1%)   0.0001 (  0.1%)   0.0058 (  0.1%)   0.0058 (  0.1%)  Merge accesses
   0.0056 (  0.1%)   0.0000 (  0.0%)   0.0056 (  0.1%)   0.0056 (  0.1%)  Memory SSA
   0.0056 (  0.1%)   0.0000 (  0.0%)   0.0056 (  0.1%)   0.0056 (  0.1%)  AlignMemory - Align memory accesses
   0.0055 (  0.1%)   0.0000 (  0.0%)   0.0055 (  0.1%)   0.0055 (  0.1%)  Array out of bound check
   0.0053 (  0.1%)   0.0001 (  0.1%)   0.0054 (  0.1%)   0.0054 (  0.1%)  Synthesis checker
   0.0053 (  0.1%)   0.0000 (  0.0%)   0.0053 (  0.1%)   0.0053 (  0.1%)  AlignMemory - Align memory accesses
   0.0053 (  0.1%)   0.0000 (  0.0%)   0.0053 (  0.1%)   0.0053 (  0.1%)  AlignMemory - Align memory accesses
   0.0052 (  0.1%)   0.0000 (  0.0%)   0.0052 (  0.1%)   0.0052 (  0.1%)  Array out of bound check
   0.0052 (  0.1%)   0.0000 (  0.0%)   0.0052 (  0.1%)   0.0052 (  0.1%)  Lower HLS related attributes
   0.0051 (  0.1%)   0.0000 (  0.0%)   0.0051 (  0.1%)   0.0051 (  0.1%)  Eliminate dead debug information intrinsic
   0.0051 (  0.1%)   0.0000 (  0.0%)   0.0051 (  0.1%)   0.0051 (  0.1%)  Merge accesses
   0.0047 (  0.1%)   0.0004 (  0.2%)   0.0051 (  0.1%)   0.0051 (  0.1%)  do loop unroll according tripcount threshold config
   0.0047 (  0.1%)   0.0003 (  0.1%)   0.0050 (  0.1%)   0.0050 (  0.1%)  Merge accesses
   0.0050 (  0.1%)   0.0000 (  0.0%)   0.0050 (  0.1%)   0.0050 (  0.1%)  Array out of bound check
   0.0050 (  0.1%)   0.0000 (  0.0%)   0.0050 (  0.1%)   0.0050 (  0.1%)  Array out of bound check
   0.0049 (  0.1%)   0.0000 (  0.0%)   0.0049 (  0.1%)   0.0049 (  0.1%)  Array out of bound check
   0.0048 (  0.1%)   0.0000 (  0.0%)   0.0048 (  0.1%)   0.0048 (  0.1%)  Array out of bound check
   0.0047 (  0.1%)   0.0000 (  0.0%)   0.0047 (  0.1%)   0.0047 (  0.1%)  Array out of bound check
   0.0045 (  0.1%)   0.0000 (  0.0%)   0.0045 (  0.1%)   0.0045 (  0.1%)  AlignMemory - Align memory accesses
   0.0045 (  0.1%)   0.0000 (  0.0%)   0.0045 (  0.1%)   0.0045 (  0.1%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0045 (  0.1%)   0.0000 (  0.0%)   0.0045 (  0.1%)   0.0045 (  0.1%)  LegacyShiftRegisterRecognize - Recognize shift registers and memory
   0.0044 (  0.1%)   0.0000 (  0.0%)   0.0044 (  0.1%)   0.0044 (  0.1%)  Induction Variable Simplification
   0.0038 (  0.0%)   0.0001 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Combine redundant instructions
   0.0038 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Early GVN Hoisting of Expressions
   0.0038 (  0.0%)   0.0000 (  0.0%)   0.0038 (  0.0%)   0.0038 (  0.0%)  AutoDepPragmaInfer - Auto Dependence Pragma Infer
   0.0033 (  0.0%)   0.0005 (  0.2%)   0.0038 (  0.0%)   0.0038 (  0.0%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0017 (  0.0%)   0.0020 (  1.0%)   0.0037 (  0.0%)   0.0037 (  0.0%)  Early GVN Hoisting of Expressions
   0.0036 (  0.0%)   0.0000 (  0.0%)   0.0037 (  0.0%)   0.0037 (  0.0%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  Merge accesses in the same region
   0.0034 (  0.0%)   0.0000 (  0.0%)   0.0034 (  0.0%)   0.0034 (  0.0%)  Combine redundant instructions
   0.0023 (  0.0%)   0.0011 (  0.5%)   0.0034 (  0.0%)   0.0034 (  0.0%)  Early GVN Hoisting of Expressions
   0.0023 (  0.0%)   0.0011 (  0.5%)   0.0033 (  0.0%)   0.0033 (  0.0%)  Early GVN Hoisting of Expressions
   0.0033 (  0.0%)   0.0000 (  0.0%)   0.0033 (  0.0%)   0.0033 (  0.0%)  Loop-Closed SSA Form Pass
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0033 (  0.0%)  DefaultInterfaceBuilderNew - Build Default Top Interface
   0.0032 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.0%)   0.0032 (  0.0%)  Remove unreachable basic blocks under switch
   0.0032 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.0%)   0.0032 (  0.0%)  Interprocedural Sparse Conditional Constant Propagation
   0.0032 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.0%)   0.0032 (  0.0%)  SROA
   0.0031 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Combine redundant instructions
   0.0018 (  0.0%)   0.0013 (  0.6%)   0.0031 (  0.0%)   0.0031 (  0.0%)   automatic function inline driven by performance to break up circuit dependence
   0.0031 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Remove unreachable basic blocks under switch
   0.0027 (  0.0%)   0.0003 (  0.2%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Interprocedural Sparse Conditional Constant Propagation
   0.0030 (  0.0%)   0.0000 (  0.0%)   0.0030 (  0.0%)   0.0030 (  0.0%)  Merge accesses
   0.0030 (  0.0%)   0.0000 (  0.0%)   0.0030 (  0.0%)   0.0030 (  0.0%)  ProduceBurstMessages - Produce Burst Messages
   0.0029 (  0.0%)   0.0000 (  0.0%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0029 (  0.0%)   0.0000 (  0.0%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Early GVN Hoisting of Expressions
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  Early GVN Hoisting of Expressions
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  Early GVN Hoisting of Expressions
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  Early GVN Hoisting of Expressions
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  Aggressive Dead Code Elimination
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  Combine redundant instructions
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0028 (  0.0%)  Loop-Closed SSA Form Pass
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Loop-Closed SSA Form Pass
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Normalize condition on switch-cases and muxes
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Memory Summary
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Early GVN Hoisting of Expressions
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0026 (  0.0%)  Automatic data reuse optimization
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Loop-Closed SSA Form Pass
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Loop-Closed SSA Form Pass
   0.0020 (  0.0%)   0.0006 (  0.3%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Memory Summary
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Loop-Closed SSA Form Pass
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Combine redundant instructions
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0024 (  0.0%)  Aggressive Dead Code Elimination
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Remove redundant instructions
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Simplify the CFG
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Aggressive Dead Code Elimination
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Aggressive Dead Code Elimination
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Aggressive Dead Code Elimination
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Merge accesses in the same region
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Aggressive Dead Code Elimination
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Value Propagation
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Loop-Closed SSA Form Pass
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Aggressive Dead Code Elimination
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Simple constant propagation
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Remove unreachable basic blocks under switch
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Memory Summary
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0022 (  0.0%)  Loop-Closed SSA Form Pass
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Aggressive Dead Code Elimination
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Aggressive Dead Code Elimination
   0.0012 (  0.0%)   0.0004 (  0.2%)   0.0016 (  0.0%)   0.0021 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Simplify the CFG
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Combine redundant instructions
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Loop-Closed SSA Form Pass
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Aggressive Dead Code Elimination
   0.0011 (  0.0%)   0.0008 (  0.4%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Aggressive Dead Code Elimination
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0019 (  0.0%)  Aggressive Dead Code Elimination
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0019 (  0.0%)  Simple constant propagation
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Loop-Closed SSA Form Pass
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Aggressive Dead Code Elimination
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Aggressive Dead Code Elimination
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Memory Summary
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Aggressive Dead Code Elimination
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Optimize multiple instructions
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  SeqAccessesInference - Infer Sequential accesses for HLS C/C++
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Aggressive Dead Code Elimination
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Aggressive Dead Code Elimination
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Aggressive Dead Code Elimination
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Loop-Closed SSA Form Pass
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Aggressive Dead Code Elimination
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Aggressive Dead Code Elimination
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0018 (  0.0%)  Aggressive Dead Code Elimination
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Aggressive Dead Code Elimination
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Aggressive Dead Code Elimination
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Produce message if basic block has too many instructions
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Aggressive Dead Code Elimination
   0.0017 (  0.0%)   0.0001 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Early GVN Hoisting of Expressions
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Combine redundant instructions
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Remove redundant instructions
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Aggressive Dead Code Elimination
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Aggressive Dead Code Elimination
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Aggressive Dead Code Elimination
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Combine redundant instructions
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Aggressive Dead Code Elimination
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Combine redundant instructions
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Combine redundant instructions
   0.0016 (  0.0%)   0.0001 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Combine redundant instructions
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Aggressive Dead Code Elimination
   0.0006 (  0.0%)   0.0011 (  0.5%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Dominator Tree Construction
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Aggressive Dead Code Elimination
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Combine redundant instructions
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Combine redundant instructions
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Aggressive Dead Code Elimination
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Aggressive Dead Code Elimination
   0.0013 (  0.0%)   0.0003 (  0.1%)   0.0016 (  0.0%)   0.0016 (  0.0%)  WidenBurst - Widen bursts
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Aggressive Dead Code Elimination
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0016 (  0.0%)  Divergence Analysis
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Aggressive Dead Code Elimination
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Combine redundant instructions
   0.0015 (  0.0%)   0.0001 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Lazy Value Information Analysis
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0016 (  0.0%)  Combine redundant instructions
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0015 (  0.0%)  Combine redundant instructions
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Combine redundant instructions
   0.0015 (  0.0%)   0.0001 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Combine redundant instructions
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Collect complexity metrics for FE reflow
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Remove redundant instructions
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Aggressive Dead Code Elimination
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Combine redundant instructions
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Combine redundant instructions
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Aggressive Dead Code Elimination
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Aggressive Dead Code Elimination
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Aggressive Dead Code Elimination
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Simplify the CFG
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Combine redundant instructions
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Optimize multiple instructions
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Remove redundant instructions
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Optimize multiple instructions
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Aggressive Dead Code Elimination
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Remove redundant instructions
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Optimize multiple instructions
   0.0013 (  0.0%)   0.0001 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Aggressive Dead Code Elimination
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Remove redundant instructions
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Optimize multiple instructions
   0.0004 (  0.0%)   0.0009 (  0.4%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Recursively inline barriers caller to kernel
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Remove redundant instructions
   0.0004 (  0.0%)   0.0010 (  0.5%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Optimize multiple instructions
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Remove redundant instructions
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Aggressive Dead Code Elimination
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Aggressive Dead Code Elimination
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Optimize multiple instructions
   0.0003 (  0.0%)   0.0010 (  0.5%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Optimize multiple instructions
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Combine redundant instructions
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Combine redundant instructions
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  CallGraph Construction
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Reflow pragma unroll loops
   0.0002 (  0.0%)   0.0010 (  0.5%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Optimize multiple instructions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Deduce function attributes
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Collect complexity metrics for FE reflow
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Optimize multiple instructions
   0.0012 (  0.0%)   0.0001 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Value Propagation
   0.0005 (  0.0%)   0.0004 (  0.2%)   0.0009 (  0.0%)   0.0012 (  0.0%)  Generate IR Wrapper
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Aggressive Dead Code Elimination
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Aggressive Dead Code Elimination
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Optimize multiple instructions
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Combine redundant instructions
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Remove redundant instructions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  CallGraph Construction
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Aggressive Dead Code Elimination
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Combine redundant instructions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Aggressive Dead Code Elimination
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Aggressive Dead Code Elimination
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Remove redundant instructions
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Aggressive Dead Code Elimination
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Optimize multiple instructions
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Aggressive Dead Code Elimination
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Optimize multiple instructions
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Aggressive Dead Code Elimination
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Optimize multiple instructions
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Optimize multiple instructions
   0.0001 (  0.0%)   0.0010 (  0.5%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Aggressive Dead Code Elimination
   0.0010 (  0.0%)   0.0001 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Memory SSA
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Dead Store Elimination
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Memory SSA
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  LegacyShiftRegisterRecognize - Recognize shift registers and memory
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Natural Loop Information
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Dead Store Elimination
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Optimize multiple instructions
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Memory SSA
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Optimize multiple instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Remove redundant instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Optimize multiple instructions
   0.0010 (  0.0%)   0.0001 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Remove redundant instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Deduce function attributes
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Memory SSA
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Optimize multiple instructions
   0.0004 (  0.0%)   0.0001 (  0.0%)   0.0005 (  0.0%)   0.0010 (  0.0%)  Combine redundant instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Optimize multiple instructions
   0.0004 (  0.0%)   0.0006 (  0.3%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Interleave memory accesses
   0.0010 (  0.0%)   0.0001 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Rotate Loops
   0.0003 (  0.0%)   0.0007 (  0.3%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Memory SSA
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Optimize multiple instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Remove redundant instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Optimize multiple instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Remove redundant instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Dead Store Elimination
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Optimize multiple instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Optimize multiple instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Remove redundant instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Dead Store Elimination
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0009 (  0.0%)  Dead Store Elimination
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0009 (  0.0%)  Dead Store Elimination
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Structure stription
   0.0009 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Memory SSA
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Optimize multiple instructions
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Eliminate dead debug information intrinsic
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove redundant instructions
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Eliminate dead debug information intrinsic
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Loop-Closed SSA Form Pass
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Eliminate dead debug information intrinsic
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Dead Store Elimination
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Dead Store Elimination
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Eliminate dead debug information intrinsic
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Dead Code Elimination
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0009 (  0.0%)  Memory SSA
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove redundant instructions
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0009 (  0.4%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Collect complexity metrics for FE reflow
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove redundant instructions
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  RemoveConflictingBurst - Remove port conflicting bursts
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  CallGraph Construction
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dead Store Elimination
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dead Store Elimination
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Remove redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Remove redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Remove redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Eliminate dead debug information intrinsic
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0008 (  0.4%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Collect complexity metrics for FE reflow
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Loop-Closed SSA Form Pass
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  CallGraph Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dead Store Elimination
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Memory SSA
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Merge accesses in the same region
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0008 (  0.4%)   0.0008 (  0.0%)   0.0008 (  0.0%)  CallGraph Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Remove redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Divergence Analysis
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Collect complexity metrics for FE reflow
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dead Store Elimination
   0.0002 (  0.0%)   0.0006 (  0.3%)   0.0008 (  0.0%)   0.0008 (  0.0%)  CallGraph Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Eliminate dead debug information intrinsic
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dead Store Elimination
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  CallGraph Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dead Store Elimination
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Collect complexity metrics for FE reflow
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dead Store Elimination
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Eliminate dead debug information intrinsic
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Pragma preprocessing after clang
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Deduce function attributes
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0008 (  0.0%)  Memory SSA
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0007 (  0.0%)  Divergence Analysis
   0.0000 (  0.0%)   0.0007 (  0.3%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Eliminate dead debug information intrinsic
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  CallGraph Construction
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Eliminate dead debug information intrinsic
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Eliminate dead debug information intrinsic
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Eliminate dead debug information intrinsic
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Divergence Analysis
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Eliminate dead debug information intrinsic
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Eliminate dead debug information intrinsic
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Eliminate dead debug information intrinsic
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Eliminate dead debug information intrinsic
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Memory SSA
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Divergence Analysis
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Eliminate pointer selection
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dead Store Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Remove redundant instructions
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Remove redundant instructions
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Simplify the CFG
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Eliminate dead debug information intrinsic
   0.0002 (  0.0%)   0.0002 (  0.1%)   0.0004 (  0.0%)   0.0007 (  0.0%)  Promote Memory to Register
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Memory SSA
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Loop-Closed SSA Form Pass
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Eliminate dead debug information intrinsic
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Jump Threading
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Collect complexity metrics for FE reflow
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Divergence Analysis
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  CallGraph Construction
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Collect complexity metrics for FE reflow
   0.0004 (  0.0%)   0.0003 (  0.1%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Memory SSA
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Loop-Closed SSA Form Pass
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Eliminate dead debug information intrinsic
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Collect complexity metrics for FE reflow
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Eliminate dead debug information intrinsic
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  CallGraph Construction
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Extract cfgs in dataflow
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0007 (  0.3%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Collect complexity metrics for FE reflow
   0.0000 (  0.0%)   0.0006 (  0.3%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Memory Summary
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Eliminate dead debug information intrinsic
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Loop-Closed SSA Form Pass
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Localize variables
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Collect complexity metrics for FE reflow
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Print module to file
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Eliminate dead debug information intrinsic
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0006 (  0.0%)  Lower HLS related intrinsics
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Eliminate dead debug information intrinsic
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  CallGraph Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Eliminate dead debug information intrinsic
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Memory SSA
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Remove unreachable basic blocks under switch
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Loop-Closed SSA Form Pass
   0.0003 (  0.0%)   0.0004 (  0.2%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Post-Dominator Tree Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Localize variables
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0006 (  0.0%)  Combine redundant instructions
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Memory SSA
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Localize variables
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Collect complexity metrics for FE reflow
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Eliminate dead debug information intrinsic
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  CallGraph Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Loop-Closed SSA Form Pass
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Reduce the height of tree
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Eliminate dead debug information intrinsic
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Eliminate dead debug information intrinsic
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  MemSSAOpt - Memory SSA based optimizations
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Eliminate pointer selection
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Loop-Closed SSA Form Pass
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominator Tree Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Collect complexity metrics for FE reflow
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  CallGraph Construction
   0.0005 (  0.0%)   0.0001 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  CallGraph Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0005 (  0.0%)  Memory SSA
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  verify cache pragmas
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Eliminate dead debug information intrinsic
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Collect complexity metrics for FE reflow
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0005 (  0.0%)  Optimize multiple instructions
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Loop-Closed SSA Form Pass
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  CallGraph Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0005 (  0.0%)  Auto automatic array partition filter analysis
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Loop Invariant Code Motion
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  CallGraph Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0005 (  0.0%)  ROM inference pass
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dead Code Elimination
   0.0004 (  0.0%)   0.0001 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Simplify the CFG
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Scalar Evolution Analysis
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0004 (  0.0%)   0.0001 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Function Alias Analysis Results
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  CallGraph Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Remove unreachable basic blocks under switch
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dead Code Elimination
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0004 (  0.0%)   0.0001 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Global Variable Optimizer
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Canonicalize natural loops
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dump HBM driver helper code
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Simplify the CFG
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Remove unreachable basic blocks under switch
   0.0004 (  0.0%)   0.0001 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Simplify the CFG
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0004 (  0.0%)  dump pragma info via xml format
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Remove unreachable basic blocks under switch
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Collect complexity metrics for FE reflow
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Simplify the CFG
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Remove unreachable basic blocks under switch
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Remove unreachable basic blocks under switch
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Simplify the CFG
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Remove unreachable basic blocks under switch
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Extract dataflow loop
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Remove unreachable basic blocks under switch
   0.0003 (  0.0%)   0.0001 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Remove unreachable basic blocks under switch
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Loop-Closed SSA Form Pass
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0002 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Normalize condition on switch-cases and muxes
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  InterfaceEncodingChange - Change Interface Encoding format
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)  Infer set function attributes
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Simplify the CFG
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0004 (  0.2%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Deduce function attributes
   0.0000 (  0.0%)   0.0004 (  0.2%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Lower directive scopes
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Array abnormal access check
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Eliminate pointer selection
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Disaggregation preprocessing
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Lower tasks into dataflow form
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Infer PPPO for array-to-streams
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Infer loop trip count
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Simplify the CFG
   0.0002 (  0.0%)   0.0002 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Detect single entry single exit regions
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0004 (  0.0%)  Reduce the height of tree
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0002 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0003 (  0.2%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Loop Invariant Code Motion
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Array abnormal access check
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Auto automatic array partition filter analysis
   0.0000 (  0.0%)   0.0003 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Loop-Closed SSA Form Pass
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Auto automatic array partition filter analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)   automatic parallel and pipeline insertion based performance constraint
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Auto automatic array partition filter analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Remove unreachable basic blocks under switch
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Auto automatic array partition filter analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Remove unreachable basic blocks under switch
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Resolve full load/store
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominance Frontier Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Auto automatic array partition filter analysis
   0.0002 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Array abnormal access check
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0002 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Array abnormal access check
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Simplify types in the LLVM IR, redundant type hierarchy
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Array abnormal access check
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Array abnormal access check
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Array abnormal access check
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Special handling of axis with side-channels
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Produce message if basic block has too many instructions
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Collect complexity metrics for FE reflow
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Infer PPPO for array-to-streams
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Canonicalize natural loops
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Automatic inliner in reflow
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)  Dead Global Elimination
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Canonicalize natural loops
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dead Global Elimination
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Straight line strength reduction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  ReflowCheckVarPragmaConflicts - check variable pragma conflicts in reflow
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dead Global Elimination
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  AccessGroup - Group the memory access for the same object
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  SimplifyPredicate - Simplify predicate
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Infer PPPO for array-to-streams
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  LowerPredicate - Lower predicates to control-flow
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  SimplifyPredicate - Simplify predicate
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  AccessGroup - Group the memory access for the same object
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dead Global Elimination
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  InterfaceCheck - Check Interface
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)  Global Variable Optimizer
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Eliminate pointer selection
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Eliminate pointer selection
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Pragma preprocessing after clang
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Inliner for always_inline functions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Eliminate pointer selection for FIFO
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Eliminate pointer selection
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0002 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  ROM inference pass
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Interprocedural Sparse Conditional Constant Propagation
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Eliminate pointer selection
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Remove redundant instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Object Decomposition
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0002 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Eliminate pointer selection
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Unswitch loops
   0.0000 (  0.0%)   0.0002 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0002 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Combine redundant instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Eliminate pointer selection
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0002 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Eliminate pointer selection
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalarize vector operations
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0002 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0002 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Resolve full load/store
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Promote 'by reference' arguments to scalars
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Lazy Value Information Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  demangle Name to normal Name
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  SROA
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominance Frontier Construction
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominance Frontier Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function duplication
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Detect single entry single exit regions
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)  Dead Global Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Global Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Generate Loops to iterate over workitems
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Detect single entry single exit regions
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Global Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominance Frontier Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominance Frontier Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LowerPredicate - Lower predicates to control-flow
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Detect single entry single exit regions
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  SROA
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Simplify loop CFG
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ReflowCheckPragmaConflicts - check pragma conflicts in reflow
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Simplify loop CFG
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Global Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Detect single entry single exit regions
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LegalizeName - Check interface name in terms of HDL syntax
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Global Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  SROA
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Global Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Eliminate dead stores globally
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Simplify loop CFG
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimize multiple instructions
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Detect single entry single exit regions
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Rotate Loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  SROA
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Simple constant propagation
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Reflow auto unroll loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Simplify types in the LLVM IR, redundant type hierarchy
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  ShiftRegInference - Automatic Shift Register Inference
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Rotate Loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Detect single entry single exit regions
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominance Frontier Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimize multiple instructions
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Undecay arrays
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominance Frontier Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Aggressive Dead Code Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Performance Evaluation
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Eliminate dead stores globally
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Simplify types in the LLVM IR, redundant type hierarchy
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Preprocessing before loop rotation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  AttrPropagation - Propagate Pointer Parameter Attribute
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Auto automatic array partition filter analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Detect single entry single exit regions
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Rotate Loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominance Frontier Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Infer direct input/output accesses
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Eliminate dead stores globally
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Simplify loop CFG
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dead Argument Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Object Decomposition
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Simplify loop CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Loop Access Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dataflow Process Duplication
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  InferXCLAttributes - Infer XCL attributes
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer PPPO for array-to-streams
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ShiftRegInference - Automatic Shift Register Inference
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer PPPO for array-to-streams
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Simplify loop CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SROA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Disaggregation preprocessing
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Simplify loop CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower BINDOP scope bundle
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Predicate analysis under a loop context
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Predicate analysis under a loop context
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Transform SSA value on top function to variable with pointer type
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Critical Path Aanlysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  dataflow canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Normalize loop index
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Change xcl attribute to call sideeffect
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower fence group
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Unify function exit nodes
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Struct object aggregation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Analyze occurrence information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate dead stores globally
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Predicate SPIR Kernels
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Expand private memory for each workitem in SPMD program
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Vectorize the SPMD regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower printf for the fpga target
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Shrink Synchronization Regions in SPMD program to reduce CFG complexity
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ArrayReshape - Reshape Arrays into Wider Arrays
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Predicate analysis under a loop context
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SPIRUpdateIntrRange - Update SPIR Intrinsics Metadata
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SPIRUpdateIntrRange - Update SPIR Intrinsics Metadata
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Resolve full load/store
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Build Synchronization Regions in SPMD program
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  DeSPMD - Insert barriers into uniform loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Critical Path Aanlysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Inliner for always_inline functions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Internalize Global Symbols
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Collect basic metrics for FE reflow
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Critical Path Aanlysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Critical Path Aanlysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Critical Path Aanlysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower llvm.assume to _ssdm_AssertFail
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  clean some traps produced by clang
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower black box
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function duplication
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ArrayPartition - Partition Arrays into Banks
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Extract occurrence region
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Stream object marker
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delinearization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  normalize array partition result to reduce redundant sub array arguments
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer workgroup size for opencl Kernel
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  InferXCLAttrImplications - Infer XCL attribute implications
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Struct object aggregation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Inline sub function calls recursively
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Entirety access check on array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower memory intrinsic
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower HLS related intrinsics
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower HLS related intrinsics
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Array Access Range Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower HLS related intrinsics
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Aggressive dead store elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Assumption Cache Tracker
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  top function attribute attaching
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Structure Decomposition
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate guard varible
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Outline pipeline stages
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate guard varible
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Evaluate _ssdm_string2bits
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Entirety access check on array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Target Transform Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Profile summary info
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Target Library Information
   8.4360 (100.0%)   0.2113 (100.0%)   8.6473 (100.0%)   8.6682 (100.0%)  Total

===-------------------------------------------------------------------------===
                                LLVM IR Parsing
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0042 seconds (0.0057 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0030 (100.0%)   0.0012 (100.0%)   0.0042 (100.0%)   0.0057 (100.0%)  Parse IR
   0.0030 (100.0%)   0.0012 (100.0%)   0.0042 (100.0%)   0.0057 (100.0%)  Total

===-------------------------------------------------------------------------===
                          Clang front-end time report
===-------------------------------------------------------------------------===
  Total Execution Time: 7.8003 seconds (7.8211 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   7.5895 (100.0%)   0.2107 (100.0%)   7.8003 (100.0%)   7.8211 (100.0%)  Clang front-end timer
   7.5895 (100.0%)   0.2107 (100.0%)   7.8003 (100.0%)   7.8211 (100.0%)  Total

