
Timer_RotaryEncoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006738  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ae8  08006844  08006844  00007844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800732c  0800732c  00009068  2**0
                  CONTENTS
  4 .ARM          00000008  0800732c  0800732c  0000832c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007334  08007334  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007334  08007334  00008334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007338  08007338  00008338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800733c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000850  20000068  080073a4  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008b8  080073a4  000098b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001105c  00000000  00000000  00009091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a21  00000000  00000000  0001a0ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001098  00000000  00000000  0001cb10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d0b  00000000  00000000  0001dba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018fa0  00000000  00000000  0001e8b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014ffc  00000000  00000000  00037853  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dda1  00000000  00000000  0004c84f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da5f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c88  00000000  00000000  000da634  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000df2bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	0800682c 	.word	0x0800682c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	0800682c 	.word	0x0800682c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	@ 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	3a01      	subs	r2, #1
 8000216:	bf28      	it	cs
 8000218:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800021c:	d2ed      	bcs.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_fmul>:
 8000378:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800037c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000380:	bf1e      	ittt	ne
 8000382:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000386:	ea92 0f0c 	teqne	r2, ip
 800038a:	ea93 0f0c 	teqne	r3, ip
 800038e:	d06f      	beq.n	8000470 <__aeabi_fmul+0xf8>
 8000390:	441a      	add	r2, r3
 8000392:	ea80 0c01 	eor.w	ip, r0, r1
 8000396:	0240      	lsls	r0, r0, #9
 8000398:	bf18      	it	ne
 800039a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800039e:	d01e      	beq.n	80003de <__aeabi_fmul+0x66>
 80003a0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003ac:	fba0 3101 	umull	r3, r1, r0, r1
 80003b0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003b4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003b8:	bf3e      	ittt	cc
 80003ba:	0049      	lslcc	r1, r1, #1
 80003bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c0:	005b      	lslcc	r3, r3, #1
 80003c2:	ea40 0001 	orr.w	r0, r0, r1
 80003c6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ca:	2afd      	cmp	r2, #253	@ 0xfd
 80003cc:	d81d      	bhi.n	800040a <__aeabi_fmul+0x92>
 80003ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003d6:	bf08      	it	eq
 80003d8:	f020 0001 	biceq.w	r0, r0, #1
 80003dc:	4770      	bx	lr
 80003de:	f090 0f00 	teq	r0, #0
 80003e2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003e6:	bf08      	it	eq
 80003e8:	0249      	lsleq	r1, r1, #9
 80003ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f2:	3a7f      	subs	r2, #127	@ 0x7f
 80003f4:	bfc2      	ittt	gt
 80003f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003fe:	4770      	bxgt	lr
 8000400:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	3a01      	subs	r2, #1
 800040a:	dc5d      	bgt.n	80004c8 <__aeabi_fmul+0x150>
 800040c:	f112 0f19 	cmn.w	r2, #25
 8000410:	bfdc      	itt	le
 8000412:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000416:	4770      	bxle	lr
 8000418:	f1c2 0200 	rsb	r2, r2, #0
 800041c:	0041      	lsls	r1, r0, #1
 800041e:	fa21 f102 	lsr.w	r1, r1, r2
 8000422:	f1c2 0220 	rsb	r2, r2, #32
 8000426:	fa00 fc02 	lsl.w	ip, r0, r2
 800042a:	ea5f 0031 	movs.w	r0, r1, rrx
 800042e:	f140 0000 	adc.w	r0, r0, #0
 8000432:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000436:	bf08      	it	eq
 8000438:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043c:	4770      	bx	lr
 800043e:	f092 0f00 	teq	r2, #0
 8000442:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000446:	bf02      	ittt	eq
 8000448:	0040      	lsleq	r0, r0, #1
 800044a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800044e:	3a01      	subeq	r2, #1
 8000450:	d0f9      	beq.n	8000446 <__aeabi_fmul+0xce>
 8000452:	ea40 000c 	orr.w	r0, r0, ip
 8000456:	f093 0f00 	teq	r3, #0
 800045a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0049      	lsleq	r1, r1, #1
 8000462:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000466:	3b01      	subeq	r3, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xe6>
 800046a:	ea41 010c 	orr.w	r1, r1, ip
 800046e:	e78f      	b.n	8000390 <__aeabi_fmul+0x18>
 8000470:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000474:	ea92 0f0c 	teq	r2, ip
 8000478:	bf18      	it	ne
 800047a:	ea93 0f0c 	teqne	r3, ip
 800047e:	d00a      	beq.n	8000496 <__aeabi_fmul+0x11e>
 8000480:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000484:	bf18      	it	ne
 8000486:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800048a:	d1d8      	bne.n	800043e <__aeabi_fmul+0xc6>
 800048c:	ea80 0001 	eor.w	r0, r0, r1
 8000490:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000494:	4770      	bx	lr
 8000496:	f090 0f00 	teq	r0, #0
 800049a:	bf17      	itett	ne
 800049c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004a0:	4608      	moveq	r0, r1
 80004a2:	f091 0f00 	teqne	r1, #0
 80004a6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004aa:	d014      	beq.n	80004d6 <__aeabi_fmul+0x15e>
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	d101      	bne.n	80004b6 <__aeabi_fmul+0x13e>
 80004b2:	0242      	lsls	r2, r0, #9
 80004b4:	d10f      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004b6:	ea93 0f0c 	teq	r3, ip
 80004ba:	d103      	bne.n	80004c4 <__aeabi_fmul+0x14c>
 80004bc:	024b      	lsls	r3, r1, #9
 80004be:	bf18      	it	ne
 80004c0:	4608      	movne	r0, r1
 80004c2:	d108      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004cc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004d0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004d4:	4770      	bx	lr
 80004d6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004da:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004de:	4770      	bx	lr

080004e0 <__aeabi_fdiv>:
 80004e0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e8:	bf1e      	ittt	ne
 80004ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ee:	ea92 0f0c 	teqne	r2, ip
 80004f2:	ea93 0f0c 	teqne	r3, ip
 80004f6:	d069      	beq.n	80005cc <__aeabi_fdiv+0xec>
 80004f8:	eba2 0203 	sub.w	r2, r2, r3
 80004fc:	ea80 0c01 	eor.w	ip, r0, r1
 8000500:	0249      	lsls	r1, r1, #9
 8000502:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000506:	d037      	beq.n	8000578 <__aeabi_fdiv+0x98>
 8000508:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800050c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000510:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000518:	428b      	cmp	r3, r1
 800051a:	bf38      	it	cc
 800051c:	005b      	lslcc	r3, r3, #1
 800051e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000522:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000526:	428b      	cmp	r3, r1
 8000528:	bf24      	itt	cs
 800052a:	1a5b      	subcs	r3, r3, r1
 800052c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000530:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000534:	bf24      	itt	cs
 8000536:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800053e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000542:	bf24      	itt	cs
 8000544:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800054c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000550:	bf24      	itt	cs
 8000552:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000556:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055a:	011b      	lsls	r3, r3, #4
 800055c:	bf18      	it	ne
 800055e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000562:	d1e0      	bne.n	8000526 <__aeabi_fdiv+0x46>
 8000564:	2afd      	cmp	r2, #253	@ 0xfd
 8000566:	f63f af50 	bhi.w	800040a <__aeabi_fmul+0x92>
 800056a:	428b      	cmp	r3, r1
 800056c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800057c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000580:	327f      	adds	r2, #127	@ 0x7f
 8000582:	bfc2      	ittt	gt
 8000584:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000588:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800058c:	4770      	bxgt	lr
 800058e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	3a01      	subs	r2, #1
 8000598:	e737      	b.n	800040a <__aeabi_fmul+0x92>
 800059a:	f092 0f00 	teq	r2, #0
 800059e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005a2:	bf02      	ittt	eq
 80005a4:	0040      	lsleq	r0, r0, #1
 80005a6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80005aa:	3a01      	subeq	r2, #1
 80005ac:	d0f9      	beq.n	80005a2 <__aeabi_fdiv+0xc2>
 80005ae:	ea40 000c 	orr.w	r0, r0, ip
 80005b2:	f093 0f00 	teq	r3, #0
 80005b6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0049      	lsleq	r1, r1, #1
 80005be:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005c2:	3b01      	subeq	r3, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xda>
 80005c6:	ea41 010c 	orr.w	r1, r1, ip
 80005ca:	e795      	b.n	80004f8 <__aeabi_fdiv+0x18>
 80005cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d0:	ea92 0f0c 	teq	r2, ip
 80005d4:	d108      	bne.n	80005e8 <__aeabi_fdiv+0x108>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	f47f af7d 	bne.w	80004d6 <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	f47f af70 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e776      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005e8:	ea93 0f0c 	teq	r3, ip
 80005ec:	d104      	bne.n	80005f8 <__aeabi_fdiv+0x118>
 80005ee:	024b      	lsls	r3, r1, #9
 80005f0:	f43f af4c 	beq.w	800048c <__aeabi_fmul+0x114>
 80005f4:	4608      	mov	r0, r1
 80005f6:	e76e      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005f8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005fc:	bf18      	it	ne
 80005fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000602:	d1ca      	bne.n	800059a <__aeabi_fdiv+0xba>
 8000604:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000608:	f47f af5c 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 800060c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000610:	f47f af3c 	bne.w	800048c <__aeabi_fmul+0x114>
 8000614:	e75f      	b.n	80004d6 <__aeabi_fmul+0x15e>
 8000616:	bf00      	nop

08000618 <__gesf2>:
 8000618:	f04f 3cff 	mov.w	ip, #4294967295
 800061c:	e006      	b.n	800062c <__cmpsf2+0x4>
 800061e:	bf00      	nop

08000620 <__lesf2>:
 8000620:	f04f 0c01 	mov.w	ip, #1
 8000624:	e002      	b.n	800062c <__cmpsf2+0x4>
 8000626:	bf00      	nop

08000628 <__cmpsf2>:
 8000628:	f04f 0c01 	mov.w	ip, #1
 800062c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000630:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000634:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000638:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800063c:	bf18      	it	ne
 800063e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000642:	d011      	beq.n	8000668 <__cmpsf2+0x40>
 8000644:	b001      	add	sp, #4
 8000646:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800064a:	bf18      	it	ne
 800064c:	ea90 0f01 	teqne	r0, r1
 8000650:	bf58      	it	pl
 8000652:	ebb2 0003 	subspl.w	r0, r2, r3
 8000656:	bf88      	it	hi
 8000658:	17c8      	asrhi	r0, r1, #31
 800065a:	bf38      	it	cc
 800065c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000660:	bf18      	it	ne
 8000662:	f040 0001 	orrne.w	r0, r0, #1
 8000666:	4770      	bx	lr
 8000668:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800066c:	d102      	bne.n	8000674 <__cmpsf2+0x4c>
 800066e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000672:	d105      	bne.n	8000680 <__cmpsf2+0x58>
 8000674:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000678:	d1e4      	bne.n	8000644 <__cmpsf2+0x1c>
 800067a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800067e:	d0e1      	beq.n	8000644 <__cmpsf2+0x1c>
 8000680:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <__aeabi_cfrcmple>:
 8000688:	4684      	mov	ip, r0
 800068a:	4608      	mov	r0, r1
 800068c:	4661      	mov	r1, ip
 800068e:	e7ff      	b.n	8000690 <__aeabi_cfcmpeq>

08000690 <__aeabi_cfcmpeq>:
 8000690:	b50f      	push	{r0, r1, r2, r3, lr}
 8000692:	f7ff ffc9 	bl	8000628 <__cmpsf2>
 8000696:	2800      	cmp	r0, #0
 8000698:	bf48      	it	mi
 800069a:	f110 0f00 	cmnmi.w	r0, #0
 800069e:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006a0 <__aeabi_fcmpeq>:
 80006a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a4:	f7ff fff4 	bl	8000690 <__aeabi_cfcmpeq>
 80006a8:	bf0c      	ite	eq
 80006aa:	2001      	moveq	r0, #1
 80006ac:	2000      	movne	r0, #0
 80006ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b2:	bf00      	nop

080006b4 <__aeabi_fcmplt>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff ffea 	bl	8000690 <__aeabi_cfcmpeq>
 80006bc:	bf34      	ite	cc
 80006be:	2001      	movcc	r0, #1
 80006c0:	2000      	movcs	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_fcmple>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffe0 	bl	8000690 <__aeabi_cfcmpeq>
 80006d0:	bf94      	ite	ls
 80006d2:	2001      	movls	r0, #1
 80006d4:	2000      	movhi	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_fcmpge>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffd2 	bl	8000688 <__aeabi_cfrcmple>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_fcmpgt>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffc8 	bl	8000688 <__aeabi_cfrcmple>
 80006f8:	bf34      	ite	cc
 80006fa:	2001      	movcc	r0, #1
 80006fc:	2000      	movcs	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_f2uiz>:
 8000704:	0042      	lsls	r2, r0, #1
 8000706:	d20e      	bcs.n	8000726 <__aeabi_f2uiz+0x22>
 8000708:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800070c:	d30b      	bcc.n	8000726 <__aeabi_f2uiz+0x22>
 800070e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000712:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000716:	d409      	bmi.n	800072c <__aeabi_f2uiz+0x28>
 8000718:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800071c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000720:	fa23 f002 	lsr.w	r0, r3, r2
 8000724:	4770      	bx	lr
 8000726:	f04f 0000 	mov.w	r0, #0
 800072a:	4770      	bx	lr
 800072c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000730:	d101      	bne.n	8000736 <__aeabi_f2uiz+0x32>
 8000732:	0242      	lsls	r2, r0, #9
 8000734:	d102      	bne.n	800073c <__aeabi_f2uiz+0x38>
 8000736:	f04f 30ff 	mov.w	r0, #4294967295
 800073a:	4770      	bx	lr
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop

08000744 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800074a:	4b10      	ldr	r3, [pc, #64]	@ (800078c <MX_DMA_Init+0x48>)
 800074c:	695b      	ldr	r3, [r3, #20]
 800074e:	4a0f      	ldr	r2, [pc, #60]	@ (800078c <MX_DMA_Init+0x48>)
 8000750:	f043 0301 	orr.w	r3, r3, #1
 8000754:	6153      	str	r3, [r2, #20]
 8000756:	4b0d      	ldr	r3, [pc, #52]	@ (800078c <MX_DMA_Init+0x48>)
 8000758:	695b      	ldr	r3, [r3, #20]
 800075a:	f003 0301 	and.w	r3, r3, #1
 800075e:	607b      	str	r3, [r7, #4]
 8000760:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000762:	2200      	movs	r2, #0
 8000764:	2100      	movs	r1, #0
 8000766:	200c      	movs	r0, #12
 8000768:	f001 fe71 	bl	800244e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800076c:	200c      	movs	r0, #12
 800076e:	f001 fe8a 	bl	8002486 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000772:	2200      	movs	r2, #0
 8000774:	2100      	movs	r1, #0
 8000776:	200d      	movs	r0, #13
 8000778:	f001 fe69 	bl	800244e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800077c:	200d      	movs	r0, #13
 800077e:	f001 fe82 	bl	8002486 <HAL_NVIC_EnableIRQ>

}
 8000782:	bf00      	nop
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	40021000 	.word	0x40021000

08000790 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b088      	sub	sp, #32
 8000794:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000796:	f107 0310 	add.w	r3, r7, #16
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	605a      	str	r2, [r3, #4]
 80007a0:	609a      	str	r2, [r3, #8]
 80007a2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000820 <MX_GPIO_Init+0x90>)
 80007a6:	699b      	ldr	r3, [r3, #24]
 80007a8:	4a1d      	ldr	r2, [pc, #116]	@ (8000820 <MX_GPIO_Init+0x90>)
 80007aa:	f043 0320 	orr.w	r3, r3, #32
 80007ae:	6193      	str	r3, [r2, #24]
 80007b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000820 <MX_GPIO_Init+0x90>)
 80007b2:	699b      	ldr	r3, [r3, #24]
 80007b4:	f003 0320 	and.w	r3, r3, #32
 80007b8:	60fb      	str	r3, [r7, #12]
 80007ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007bc:	4b18      	ldr	r3, [pc, #96]	@ (8000820 <MX_GPIO_Init+0x90>)
 80007be:	699b      	ldr	r3, [r3, #24]
 80007c0:	4a17      	ldr	r2, [pc, #92]	@ (8000820 <MX_GPIO_Init+0x90>)
 80007c2:	f043 0304 	orr.w	r3, r3, #4
 80007c6:	6193      	str	r3, [r2, #24]
 80007c8:	4b15      	ldr	r3, [pc, #84]	@ (8000820 <MX_GPIO_Init+0x90>)
 80007ca:	699b      	ldr	r3, [r3, #24]
 80007cc:	f003 0304 	and.w	r3, r3, #4
 80007d0:	60bb      	str	r3, [r7, #8]
 80007d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d4:	4b12      	ldr	r3, [pc, #72]	@ (8000820 <MX_GPIO_Init+0x90>)
 80007d6:	699b      	ldr	r3, [r3, #24]
 80007d8:	4a11      	ldr	r2, [pc, #68]	@ (8000820 <MX_GPIO_Init+0x90>)
 80007da:	f043 0308 	orr.w	r3, r3, #8
 80007de:	6193      	str	r3, [r2, #24]
 80007e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000820 <MX_GPIO_Init+0x90>)
 80007e2:	699b      	ldr	r3, [r3, #24]
 80007e4:	f003 0308 	and.w	r3, r3, #8
 80007e8:	607b      	str	r3, [r7, #4]
 80007ea:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : button1_Pin button2_Pin */
  GPIO_InitStruct.Pin = button1_Pin|button2_Pin;
 80007ec:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80007f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;  // 改为下降沿触发
 80007f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <MX_GPIO_Init+0x94>)
 80007f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;           // 改为上拉
 80007f6:	2301      	movs	r3, #1
 80007f8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007fa:	f107 0310 	add.w	r3, r7, #16
 80007fe:	4619      	mov	r1, r3
 8000800:	4809      	ldr	r0, [pc, #36]	@ (8000828 <MX_GPIO_Init+0x98>)
 8000802:	f002 f8fd 	bl	8002a00 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000806:	2200      	movs	r2, #0
 8000808:	2100      	movs	r1, #0
 800080a:	2028      	movs	r0, #40	@ 0x28
 800080c:	f001 fe1f 	bl	800244e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000810:	2028      	movs	r0, #40	@ 0x28
 8000812:	f001 fe38 	bl	8002486 <HAL_NVIC_EnableIRQ>

}
 8000816:	bf00      	nop
 8000818:	3720      	adds	r7, #32
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40021000 	.word	0x40021000
 8000824:	10210000 	.word	0x10210000
 8000828:	40010c00 	.word	0x40010c00

0800082c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000830:	4b12      	ldr	r3, [pc, #72]	@ (800087c <MX_I2C1_Init+0x50>)
 8000832:	4a13      	ldr	r2, [pc, #76]	@ (8000880 <MX_I2C1_Init+0x54>)
 8000834:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000836:	4b11      	ldr	r3, [pc, #68]	@ (800087c <MX_I2C1_Init+0x50>)
 8000838:	4a12      	ldr	r2, [pc, #72]	@ (8000884 <MX_I2C1_Init+0x58>)
 800083a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800083c:	4b0f      	ldr	r3, [pc, #60]	@ (800087c <MX_I2C1_Init+0x50>)
 800083e:	2200      	movs	r2, #0
 8000840:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000842:	4b0e      	ldr	r3, [pc, #56]	@ (800087c <MX_I2C1_Init+0x50>)
 8000844:	2200      	movs	r2, #0
 8000846:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000848:	4b0c      	ldr	r3, [pc, #48]	@ (800087c <MX_I2C1_Init+0x50>)
 800084a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800084e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000850:	4b0a      	ldr	r3, [pc, #40]	@ (800087c <MX_I2C1_Init+0x50>)
 8000852:	2200      	movs	r2, #0
 8000854:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000856:	4b09      	ldr	r3, [pc, #36]	@ (800087c <MX_I2C1_Init+0x50>)
 8000858:	2200      	movs	r2, #0
 800085a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800085c:	4b07      	ldr	r3, [pc, #28]	@ (800087c <MX_I2C1_Init+0x50>)
 800085e:	2200      	movs	r2, #0
 8000860:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000862:	4b06      	ldr	r3, [pc, #24]	@ (800087c <MX_I2C1_Init+0x50>)
 8000864:	2200      	movs	r2, #0
 8000866:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000868:	4804      	ldr	r0, [pc, #16]	@ (800087c <MX_I2C1_Init+0x50>)
 800086a:	f002 fa87 	bl	8002d7c <HAL_I2C_Init>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000874:	f000 fdba 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000878:	bf00      	nop
 800087a:	bd80      	pop	{r7, pc}
 800087c:	20000084 	.word	0x20000084
 8000880:	40005400 	.word	0x40005400
 8000884:	00061a80 	.word	0x00061a80

08000888 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b088      	sub	sp, #32
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000890:	f107 0310 	add.w	r3, r7, #16
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4a15      	ldr	r2, [pc, #84]	@ (80008f8 <HAL_I2C_MspInit+0x70>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d123      	bne.n	80008f0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a8:	4b14      	ldr	r3, [pc, #80]	@ (80008fc <HAL_I2C_MspInit+0x74>)
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	4a13      	ldr	r2, [pc, #76]	@ (80008fc <HAL_I2C_MspInit+0x74>)
 80008ae:	f043 0308 	orr.w	r3, r3, #8
 80008b2:	6193      	str	r3, [r2, #24]
 80008b4:	4b11      	ldr	r3, [pc, #68]	@ (80008fc <HAL_I2C_MspInit+0x74>)
 80008b6:	699b      	ldr	r3, [r3, #24]
 80008b8:	f003 0308 	and.w	r3, r3, #8
 80008bc:	60fb      	str	r3, [r7, #12]
 80008be:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80008c0:	23c0      	movs	r3, #192	@ 0xc0
 80008c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008c4:	2312      	movs	r3, #18
 80008c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008c8:	2303      	movs	r3, #3
 80008ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008cc:	f107 0310 	add.w	r3, r7, #16
 80008d0:	4619      	mov	r1, r3
 80008d2:	480b      	ldr	r0, [pc, #44]	@ (8000900 <HAL_I2C_MspInit+0x78>)
 80008d4:	f002 f894 	bl	8002a00 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008d8:	4b08      	ldr	r3, [pc, #32]	@ (80008fc <HAL_I2C_MspInit+0x74>)
 80008da:	69db      	ldr	r3, [r3, #28]
 80008dc:	4a07      	ldr	r2, [pc, #28]	@ (80008fc <HAL_I2C_MspInit+0x74>)
 80008de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80008e2:	61d3      	str	r3, [r2, #28]
 80008e4:	4b05      	ldr	r3, [pc, #20]	@ (80008fc <HAL_I2C_MspInit+0x74>)
 80008e6:	69db      	ldr	r3, [r3, #28]
 80008e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80008ec:	60bb      	str	r3, [r7, #8]
 80008ee:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80008f0:	bf00      	nop
 80008f2:	3720      	adds	r7, #32
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	40005400 	.word	0x40005400
 80008fc:	40021000 	.word	0x40021000
 8000900:	40010c00 	.word	0x40010c00

08000904 <MapAngleToPWM>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// 将角度映射到PWM值
uint16_t MapAngleToPWM(uint16_t angle)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	4603      	mov	r3, r0
 800090c:	80fb      	strh	r3, [r7, #6]
    if(angle > SERVO_MAX_ANGLE) angle = SERVO_MAX_ANGLE;
 800090e:	88fb      	ldrh	r3, [r7, #6]
 8000910:	2bb4      	cmp	r3, #180	@ 0xb4
 8000912:	d901      	bls.n	8000918 <MapAngleToPWM+0x14>
 8000914:	23b4      	movs	r3, #180	@ 0xb4
 8000916:	80fb      	strh	r3, [r7, #6]
    if(angle < SERVO_MIN_ANGLE) angle = SERVO_MIN_ANGLE;
    
    // 线性映射: PWM = MIN + (angle / 180) * (MAX - MIN)
    return SERVO_PWM_MIN + (uint16_t)((float)angle / SERVO_MAX_ANGLE * (SERVO_PWM_MAX - SERVO_PWM_MIN));
 8000918:	88fb      	ldrh	r3, [r7, #6]
 800091a:	4618      	mov	r0, r3
 800091c:	f7ff fcd4 	bl	80002c8 <__aeabi_ui2f>
 8000920:	4603      	mov	r3, r0
 8000922:	490b      	ldr	r1, [pc, #44]	@ (8000950 <MapAngleToPWM+0x4c>)
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff fddb 	bl	80004e0 <__aeabi_fdiv>
 800092a:	4603      	mov	r3, r0
 800092c:	4909      	ldr	r1, [pc, #36]	@ (8000954 <MapAngleToPWM+0x50>)
 800092e:	4618      	mov	r0, r3
 8000930:	f7ff fd22 	bl	8000378 <__aeabi_fmul>
 8000934:	4603      	mov	r3, r0
 8000936:	4618      	mov	r0, r3
 8000938:	f7ff fee4 	bl	8000704 <__aeabi_f2uiz>
 800093c:	4603      	mov	r3, r0
 800093e:	b29b      	uxth	r3, r3
 8000940:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000944:	b29b      	uxth	r3, r3
}
 8000946:	4618      	mov	r0, r3
 8000948:	3708      	adds	r7, #8
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	43340000 	.word	0x43340000
 8000954:	44fa0000 	.word	0x44fa0000

08000958 <SetServoAngle>:

// 设置舵机角度
void SetServoAngle(uint16_t angle)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	80fb      	strh	r3, [r7, #6]
    if(angle > SERVO_MAX_ANGLE) angle = SERVO_MAX_ANGLE;
 8000962:	88fb      	ldrh	r3, [r7, #6]
 8000964:	2bb4      	cmp	r3, #180	@ 0xb4
 8000966:	d901      	bls.n	800096c <SetServoAngle+0x14>
 8000968:	23b4      	movs	r3, #180	@ 0xb4
 800096a:	80fb      	strh	r3, [r7, #6]
    if(angle < SERVO_MIN_ANGLE) angle = SERVO_MIN_ANGLE;

    uint16_t pwm_value = MapAngleToPWM(angle);
 800096c:	88fb      	ldrh	r3, [r7, #6]
 800096e:	4618      	mov	r0, r3
 8000970:	f7ff ffc8 	bl	8000904 <MapAngleToPWM>
 8000974:	4603      	mov	r3, r0
 8000976:	81fb      	strh	r3, [r7, #14]
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, pwm_value);
 8000978:	4b03      	ldr	r3, [pc, #12]	@ (8000988 <SetServoAngle+0x30>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	89fa      	ldrh	r2, [r7, #14]
 800097e:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000980:	bf00      	nop
 8000982:	3710      	adds	r7, #16
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	2000060c 	.word	0x2000060c

0800098c <UpdateServoPosition>:

// 更新舵机位置
void UpdateServoPosition(void)
{
 800098c:	b590      	push	{r4, r7, lr}
 800098e:	b087      	sub	sp, #28
 8000990:	af00      	add	r7, sp, #0
    if(servo_state == SERVO_RETURNING)
 8000992:	4b5b      	ldr	r3, [pc, #364]	@ (8000b00 <UpdateServoPosition+0x174>)
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	2b01      	cmp	r3, #1
 8000998:	d11b      	bne.n	80009d2 <UpdateServoPosition+0x46>
    {
        // 舵机回到原位状态
        if(servo_current_angle > 0)
 800099a:	4b5a      	ldr	r3, [pc, #360]	@ (8000b04 <UpdateServoPosition+0x178>)
 800099c:	881b      	ldrh	r3, [r3, #0]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d00b      	beq.n	80009ba <UpdateServoPosition+0x2e>
        {
            servo_current_angle--;
 80009a2:	4b58      	ldr	r3, [pc, #352]	@ (8000b04 <UpdateServoPosition+0x178>)
 80009a4:	881b      	ldrh	r3, [r3, #0]
 80009a6:	3b01      	subs	r3, #1
 80009a8:	b29a      	uxth	r2, r3
 80009aa:	4b56      	ldr	r3, [pc, #344]	@ (8000b04 <UpdateServoPosition+0x178>)
 80009ac:	801a      	strh	r2, [r3, #0]
            SetServoAngle(servo_current_angle);
 80009ae:	4b55      	ldr	r3, [pc, #340]	@ (8000b04 <UpdateServoPosition+0x178>)
 80009b0:	881b      	ldrh	r3, [r3, #0]
 80009b2:	4618      	mov	r0, r3
 80009b4:	f7ff ffd0 	bl	8000958 <SetServoAngle>
 80009b8:	e09f      	b.n	8000afa <UpdateServoPosition+0x16e>
        }
        else
        {
            // 回到原位后，开始按角度范围运动
            servo_state = SERVO_RUNNING;
 80009ba:	4b51      	ldr	r3, [pc, #324]	@ (8000b00 <UpdateServoPosition+0x174>)
 80009bc:	2202      	movs	r2, #2
 80009be:	701a      	strb	r2, [r3, #0]
            servo_direction = 0;  // 正向运动
 80009c0:	4b51      	ldr	r3, [pc, #324]	@ (8000b08 <UpdateServoPosition+0x17c>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	701a      	strb	r2, [r3, #0]
            last_motion_time = HAL_GetTick();
 80009c6:	f001 fc3d 	bl	8002244 <HAL_GetTick>
 80009ca:	4603      	mov	r3, r0
 80009cc:	4a4f      	ldr	r2, [pc, #316]	@ (8000b0c <UpdateServoPosition+0x180>)
 80009ce:	6013      	str	r3, [r2, #0]
 80009d0:	e093      	b.n	8000afa <UpdateServoPosition+0x16e>
        }
    }
    else if(servo_state == SERVO_RUNNING)
 80009d2:	4b4b      	ldr	r3, [pc, #300]	@ (8000b00 <UpdateServoPosition+0x174>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	2b02      	cmp	r3, #2
 80009d8:	f040 808a 	bne.w	8000af0 <UpdateServoPosition+0x164>
    {
        // 舵机往复运动逻辑 - 平滑运动
        uint32_t current_time = HAL_GetTick();
 80009dc:	f001 fc32 	bl	8002244 <HAL_GetTick>
 80009e0:	6178      	str	r0, [r7, #20]

        // 检查是否超过运行时间
        if(current_time >= servo_run_end_time)
 80009e2:	4b4b      	ldr	r3, [pc, #300]	@ (8000b10 <UpdateServoPosition+0x184>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	697a      	ldr	r2, [r7, #20]
 80009e8:	429a      	cmp	r2, r3
 80009ea:	d311      	bcc.n	8000a10 <UpdateServoPosition+0x84>
        {
            // 运行时间到，停止舵机
            servo_state = SERVO_IDLE;
 80009ec:	4b44      	ldr	r3, [pc, #272]	@ (8000b00 <UpdateServoPosition+0x174>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	701a      	strb	r2, [r3, #0]
            servo_current_angle = 0;
 80009f2:	4b44      	ldr	r3, [pc, #272]	@ (8000b04 <UpdateServoPosition+0x178>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	801a      	strh	r2, [r3, #0]
            SetServoAngle(servo_current_angle);
 80009f8:	4b42      	ldr	r3, [pc, #264]	@ (8000b04 <UpdateServoPosition+0x178>)
 80009fa:	881b      	ldrh	r3, [r3, #0]
 80009fc:	4618      	mov	r0, r3
 80009fe:	f7ff ffab 	bl	8000958 <SetServoAngle>

            // 发送运行结束信息
            HAL_UART_Transmit(&huart2, (uint8_t *)"Servo run completed\r\n", strlen("Servo run completed\r\n"), 10);
 8000a02:	230a      	movs	r3, #10
 8000a04:	2215      	movs	r2, #21
 8000a06:	4943      	ldr	r1, [pc, #268]	@ (8000b14 <UpdateServoPosition+0x188>)
 8000a08:	4843      	ldr	r0, [pc, #268]	@ (8000b18 <UpdateServoPosition+0x18c>)
 8000a0a:	f004 f9c5 	bl	8004d98 <HAL_UART_Transmit>
            return;
 8000a0e:	e074      	b.n	8000afa <UpdateServoPosition+0x16e>
        }

        // 计算运动进度（0-1之间）
        uint32_t motion_cycle_time = servo_motion_time * 2; // 一个完整周期的时间
 8000a10:	4b42      	ldr	r3, [pc, #264]	@ (8000b1c <UpdateServoPosition+0x190>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	005b      	lsls	r3, r3, #1
 8000a16:	613b      	str	r3, [r7, #16]
        uint32_t cycle_elapsed = (current_time - last_motion_time) % motion_cycle_time;
 8000a18:	4b3c      	ldr	r3, [pc, #240]	@ (8000b0c <UpdateServoPosition+0x180>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	697a      	ldr	r2, [r7, #20]
 8000a1e:	1ad3      	subs	r3, r2, r3
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	fbb3 f2f2 	udiv	r2, r3, r2
 8000a26:	6939      	ldr	r1, [r7, #16]
 8000a28:	fb01 f202 	mul.w	r2, r1, r2
 8000a2c:	1a9b      	subs	r3, r3, r2
 8000a2e:	60fb      	str	r3, [r7, #12]
        float progress = (float)cycle_elapsed / motion_cycle_time;
 8000a30:	68f8      	ldr	r0, [r7, #12]
 8000a32:	f7ff fc49 	bl	80002c8 <__aeabi_ui2f>
 8000a36:	4604      	mov	r4, r0
 8000a38:	6938      	ldr	r0, [r7, #16]
 8000a3a:	f7ff fc45 	bl	80002c8 <__aeabi_ui2f>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	4619      	mov	r1, r3
 8000a42:	4620      	mov	r0, r4
 8000a44:	f7ff fd4c 	bl	80004e0 <__aeabi_fdiv>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	60bb      	str	r3, [r7, #8]

        if(progress < 0.5f)
 8000a4c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8000a50:	68b8      	ldr	r0, [r7, #8]
 8000a52:	f7ff fe2f 	bl	80006b4 <__aeabi_fcmplt>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d01c      	beq.n	8000a96 <UpdateServoPosition+0x10a>
        {
            // 前半周期：从0度到设定角度
            servo_direction = 0;
 8000a5c:	4b2a      	ldr	r3, [pc, #168]	@ (8000b08 <UpdateServoPosition+0x17c>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	701a      	strb	r2, [r3, #0]
            float phase_progress = progress * 2.0f; // 0-1
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	4619      	mov	r1, r3
 8000a66:	4618      	mov	r0, r3
 8000a68:	f7ff fb7e 	bl	8000168 <__addsf3>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	603b      	str	r3, [r7, #0]
            servo_current_angle = (uint16_t)(servo_angle_range * phase_progress);
 8000a70:	4b2b      	ldr	r3, [pc, #172]	@ (8000b20 <UpdateServoPosition+0x194>)
 8000a72:	881b      	ldrh	r3, [r3, #0]
 8000a74:	4618      	mov	r0, r3
 8000a76:	f7ff fc2b 	bl	80002d0 <__aeabi_i2f>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	6839      	ldr	r1, [r7, #0]
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff fc7a 	bl	8000378 <__aeabi_fmul>
 8000a84:	4603      	mov	r3, r0
 8000a86:	4618      	mov	r0, r3
 8000a88:	f7ff fe3c 	bl	8000704 <__aeabi_f2uiz>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	b29a      	uxth	r2, r3
 8000a90:	4b1c      	ldr	r3, [pc, #112]	@ (8000b04 <UpdateServoPosition+0x178>)
 8000a92:	801a      	strh	r2, [r3, #0]
 8000a94:	e026      	b.n	8000ae4 <UpdateServoPosition+0x158>
        }
        else
        {
            // 后半周期：从设定角度到0度
            servo_direction = 1;
 8000a96:	4b1c      	ldr	r3, [pc, #112]	@ (8000b08 <UpdateServoPosition+0x17c>)
 8000a98:	2201      	movs	r2, #1
 8000a9a:	701a      	strb	r2, [r3, #0]
            float phase_progress = (progress - 0.5f) * 2.0f; // 0-1
 8000a9c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8000aa0:	68b8      	ldr	r0, [r7, #8]
 8000aa2:	f7ff fb5f 	bl	8000164 <__aeabi_fsub>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff fb5c 	bl	8000168 <__addsf3>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	607b      	str	r3, [r7, #4]
            servo_current_angle = (uint16_t)(servo_angle_range * (1.0f - phase_progress));
 8000ab4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b20 <UpdateServoPosition+0x194>)
 8000ab6:	881b      	ldrh	r3, [r3, #0]
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff fc09 	bl	80002d0 <__aeabi_i2f>
 8000abe:	4604      	mov	r4, r0
 8000ac0:	6879      	ldr	r1, [r7, #4]
 8000ac2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8000ac6:	f7ff fb4d 	bl	8000164 <__aeabi_fsub>
 8000aca:	4603      	mov	r3, r0
 8000acc:	4619      	mov	r1, r3
 8000ace:	4620      	mov	r0, r4
 8000ad0:	f7ff fc52 	bl	8000378 <__aeabi_fmul>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f7ff fe14 	bl	8000704 <__aeabi_f2uiz>
 8000adc:	4603      	mov	r3, r0
 8000ade:	b29a      	uxth	r2, r3
 8000ae0:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <UpdateServoPosition+0x178>)
 8000ae2:	801a      	strh	r2, [r3, #0]
        }

        SetServoAngle(servo_current_angle);
 8000ae4:	4b07      	ldr	r3, [pc, #28]	@ (8000b04 <UpdateServoPosition+0x178>)
 8000ae6:	881b      	ldrh	r3, [r3, #0]
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f7ff ff35 	bl	8000958 <SetServoAngle>
 8000aee:	e004      	b.n	8000afa <UpdateServoPosition+0x16e>
    }
    else
    {
        // 舵机停止状态，保持在当前位置
        SetServoAngle(servo_current_angle);
 8000af0:	4b04      	ldr	r3, [pc, #16]	@ (8000b04 <UpdateServoPosition+0x178>)
 8000af2:	881b      	ldrh	r3, [r3, #0]
 8000af4:	4618      	mov	r0, r3
 8000af6:	f7ff ff2f 	bl	8000958 <SetServoAngle>
    }
}
 8000afa:	371c      	adds	r7, #28
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd90      	pop	{r4, r7, pc}
 8000b00:	200000d8 	.word	0x200000d8
 8000b04:	200000da 	.word	0x200000da
 8000b08:	200000dc 	.word	0x200000dc
 8000b0c:	200000e0 	.word	0x200000e0
 8000b10:	200000e4 	.word	0x200000e4
 8000b14:	08006844 	.word	0x08006844
 8000b18:	20000654 	.word	0x20000654
 8000b1c:	20000000 	.word	0x20000000
 8000b20:	20000004 	.word	0x20000004

08000b24 <ParseBluetoothData>:

// 解析蓝牙接收的数据
void ParseBluetoothData(uint8_t* data, uint16_t size)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b09c      	sub	sp, #112	@ 0x70
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
 8000b2c:	460b      	mov	r3, r1
 8000b2e:	807b      	strh	r3, [r7, #2]
    // 确保数据以null结尾
    if(size < sizeof(receiveData))
 8000b30:	887b      	ldrh	r3, [r7, #2]
 8000b32:	2b31      	cmp	r3, #49	@ 0x31
 8000b34:	d805      	bhi.n	8000b42 <ParseBluetoothData+0x1e>
    {
        data[size] = '\0';
 8000b36:	887b      	ldrh	r3, [r7, #2]
 8000b38:	687a      	ldr	r2, [r7, #4]
 8000b3a:	4413      	add	r3, r2
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	701a      	strb	r2, [r3, #0]
 8000b40:	e003      	b.n	8000b4a <ParseBluetoothData+0x26>
    }
    else
    {
        data[sizeof(receiveData)-1] = '\0';
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	3331      	adds	r3, #49	@ 0x31
 8000b46:	2200      	movs	r2, #0
 8000b48:	701a      	strb	r2, [r3, #0]
    }
    
    // 移除换行符和回车符
    for(int i = 0; i < size; i++)
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000b4e:	e014      	b.n	8000b7a <ParseBluetoothData+0x56>
    {
        if(data[i] == '\r' || data[i] == '\n')
 8000b50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	4413      	add	r3, r2
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	2b0d      	cmp	r3, #13
 8000b5a:	d005      	beq.n	8000b68 <ParseBluetoothData+0x44>
 8000b5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	4413      	add	r3, r2
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	2b0a      	cmp	r3, #10
 8000b66:	d105      	bne.n	8000b74 <ParseBluetoothData+0x50>
        {
            data[i] = '\0';
 8000b68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b6a:	687a      	ldr	r2, [r7, #4]
 8000b6c:	4413      	add	r3, r2
 8000b6e:	2200      	movs	r2, #0
 8000b70:	701a      	strb	r2, [r3, #0]
            break;
 8000b72:	e006      	b.n	8000b82 <ParseBluetoothData+0x5e>
    for(int i = 0; i < size; i++)
 8000b74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b76:	3301      	adds	r3, #1
 8000b78:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000b7a:	887b      	ldrh	r3, [r7, #2]
 8000b7c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	dbe6      	blt.n	8000b50 <ParseBluetoothData+0x2c>
        }
    }
    
    // 检查是否为空行
    if(strlen((char*)data) == 0)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	f000 813e 	beq.w	8000e08 <ParseBluetoothData+0x2e4>
    {
        return;
    }
    
    // 检查是否是特殊命令
    if(strncmp((char*)data, "TEST", 4) == 0)
 8000b8c:	2204      	movs	r2, #4
 8000b8e:	49a1      	ldr	r1, [pc, #644]	@ (8000e14 <ParseBluetoothData+0x2f0>)
 8000b90:	6878      	ldr	r0, [r7, #4]
 8000b92:	f005 f9b3 	bl	8005efc <strncmp>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	f000 8137 	beq.w	8000e0c <ParseBluetoothData+0x2e8>
    {
        return;
    }
    else if(strncmp((char*)data, "START", 5) == 0)
 8000b9e:	2205      	movs	r2, #5
 8000ba0:	499d      	ldr	r1, [pc, #628]	@ (8000e18 <ParseBluetoothData+0x2f4>)
 8000ba2:	6878      	ldr	r0, [r7, #4]
 8000ba4:	f005 f9aa 	bl	8005efc <strncmp>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d11f      	bne.n	8000bee <ParseBluetoothData+0xca>
    {
        // 蓝牙启动命令
        if(servo_state == SERVO_IDLE)
 8000bae:	4b9b      	ldr	r3, [pc, #620]	@ (8000e1c <ParseBluetoothData+0x2f8>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d114      	bne.n	8000be0 <ParseBluetoothData+0xbc>
        {
            servo_state = SERVO_RETURNING;
 8000bb6:	4b99      	ldr	r3, [pc, #612]	@ (8000e1c <ParseBluetoothData+0x2f8>)
 8000bb8:	2201      	movs	r2, #1
 8000bba:	701a      	strb	r2, [r3, #0]
            servo_current_angle = 0;
 8000bbc:	4b98      	ldr	r3, [pc, #608]	@ (8000e20 <ParseBluetoothData+0x2fc>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	801a      	strh	r2, [r3, #0]
            servo_direction = 0;
 8000bc2:	4b98      	ldr	r3, [pc, #608]	@ (8000e24 <ParseBluetoothData+0x300>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	701a      	strb	r2, [r3, #0]
            last_motion_time = HAL_GetTick();
 8000bc8:	f001 fb3c 	bl	8002244 <HAL_GetTick>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	4a96      	ldr	r2, [pc, #600]	@ (8000e28 <ParseBluetoothData+0x304>)
 8000bd0:	6013      	str	r3, [r2, #0]
            HAL_UART_Transmit(&huart2, (uint8_t *)"ACK: Servo started\r\n", strlen("ACK: Servo started\r\n"), 10);
 8000bd2:	230a      	movs	r3, #10
 8000bd4:	2214      	movs	r2, #20
 8000bd6:	4995      	ldr	r1, [pc, #596]	@ (8000e2c <ParseBluetoothData+0x308>)
 8000bd8:	4895      	ldr	r0, [pc, #596]	@ (8000e30 <ParseBluetoothData+0x30c>)
 8000bda:	f004 f8dd 	bl	8004d98 <HAL_UART_Transmit>
        }
        else
        {
            HAL_UART_Transmit(&huart2, (uint8_t *)"INFO: Servo already running\r\n", strlen("INFO: Servo already running\r\n"), 10);
        }
        return;
 8000bde:	e116      	b.n	8000e0e <ParseBluetoothData+0x2ea>
            HAL_UART_Transmit(&huart2, (uint8_t *)"INFO: Servo already running\r\n", strlen("INFO: Servo already running\r\n"), 10);
 8000be0:	230a      	movs	r3, #10
 8000be2:	221d      	movs	r2, #29
 8000be4:	4993      	ldr	r1, [pc, #588]	@ (8000e34 <ParseBluetoothData+0x310>)
 8000be6:	4892      	ldr	r0, [pc, #584]	@ (8000e30 <ParseBluetoothData+0x30c>)
 8000be8:	f004 f8d6 	bl	8004d98 <HAL_UART_Transmit>
        return;
 8000bec:	e10f      	b.n	8000e0e <ParseBluetoothData+0x2ea>
    }
    else if(strncmp((char*)data, "STOP", 4) == 0)
 8000bee:	2204      	movs	r2, #4
 8000bf0:	4991      	ldr	r1, [pc, #580]	@ (8000e38 <ParseBluetoothData+0x314>)
 8000bf2:	6878      	ldr	r0, [r7, #4]
 8000bf4:	f005 f982 	bl	8005efc <strncmp>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d109      	bne.n	8000c12 <ParseBluetoothData+0xee>
    {
        // 蓝牙停止命令
        servo_state = SERVO_IDLE;
 8000bfe:	4b87      	ldr	r3, [pc, #540]	@ (8000e1c <ParseBluetoothData+0x2f8>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit(&huart2, (uint8_t *)"ACK: Servo stopped\r\n", strlen("ACK: Servo stopped\r\n"), 10);
 8000c04:	230a      	movs	r3, #10
 8000c06:	2214      	movs	r2, #20
 8000c08:	498c      	ldr	r1, [pc, #560]	@ (8000e3c <ParseBluetoothData+0x318>)
 8000c0a:	4889      	ldr	r0, [pc, #548]	@ (8000e30 <ParseBluetoothData+0x30c>)
 8000c0c:	f004 f8c4 	bl	8004d98 <HAL_UART_Transmit>
        return;
 8000c10:	e0fd      	b.n	8000e0e <ParseBluetoothData+0x2ea>
    }
    
    // 解析参数命令
    if(strncmp((char*)data, "A", 1) == 0) // 角度设置：A90
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	781a      	ldrb	r2, [r3, #0]
 8000c16:	4b8a      	ldr	r3, [pc, #552]	@ (8000e40 <ParseBluetoothData+0x31c>)
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	1ad3      	subs	r3, r2, r3
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d138      	bne.n	8000c92 <ParseBluetoothData+0x16e>
    {
        int value = atoi((char*)data + 1);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	3301      	adds	r3, #1
 8000c24:	4618      	mov	r0, r3
 8000c26:	f005 f893 	bl	8005d50 <atoi>
 8000c2a:	65f8      	str	r0, [r7, #92]	@ 0x5c
        if(value >= 0 && value <= 180)
 8000c2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	db28      	blt.n	8000c84 <ParseBluetoothData+0x160>
 8000c32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000c34:	2bb4      	cmp	r3, #180	@ 0xb4
 8000c36:	dc25      	bgt.n	8000c84 <ParseBluetoothData+0x160>
        {
            bluetooth_angle = (uint16_t)value;
 8000c38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000c3a:	b29a      	uxth	r2, r3
 8000c3c:	4b81      	ldr	r3, [pc, #516]	@ (8000e44 <ParseBluetoothData+0x320>)
 8000c3e:	801a      	strh	r2, [r3, #0]
            bluetooth_angle_valid = 1;
 8000c40:	4b81      	ldr	r3, [pc, #516]	@ (8000e48 <ParseBluetoothData+0x324>)
 8000c42:	2201      	movs	r2, #1
 8000c44:	701a      	strb	r2, [r3, #0]
            servo_angle_range = bluetooth_angle;
 8000c46:	4b7f      	ldr	r3, [pc, #508]	@ (8000e44 <ParseBluetoothData+0x320>)
 8000c48:	881a      	ldrh	r2, [r3, #0]
 8000c4a:	4b80      	ldr	r3, [pc, #512]	@ (8000e4c <ParseBluetoothData+0x328>)
 8000c4c:	801a      	strh	r2, [r3, #0]
            __HAL_TIM_SET_COUNTER(&htim1, bluetooth_angle);
 8000c4e:	4b7d      	ldr	r3, [pc, #500]	@ (8000e44 <ParseBluetoothData+0x320>)
 8000c50:	881a      	ldrh	r2, [r3, #0]
 8000c52:	4b7f      	ldr	r3, [pc, #508]	@ (8000e50 <ParseBluetoothData+0x32c>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	625a      	str	r2, [r3, #36]	@ 0x24
            
            char ack_msg[50];
            snprintf(ack_msg, sizeof(ack_msg), "ACK: Angle set to %d\r\n", bluetooth_angle);
 8000c58:	4b7a      	ldr	r3, [pc, #488]	@ (8000e44 <ParseBluetoothData+0x320>)
 8000c5a:	881b      	ldrh	r3, [r3, #0]
 8000c5c:	f107 000c 	add.w	r0, r7, #12
 8000c60:	4a7c      	ldr	r2, [pc, #496]	@ (8000e54 <ParseBluetoothData+0x330>)
 8000c62:	2132      	movs	r1, #50	@ 0x32
 8000c64:	f005 f8fc 	bl	8005e60 <sniprintf>
            HAL_UART_Transmit(&huart2, (uint8_t *)ack_msg, strlen(ack_msg), 10);
 8000c68:	f107 030c 	add.w	r3, r7, #12
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff fa6d 	bl	800014c <strlen>
 8000c72:	4603      	mov	r3, r0
 8000c74:	b29a      	uxth	r2, r3
 8000c76:	f107 010c 	add.w	r1, r7, #12
 8000c7a:	230a      	movs	r3, #10
 8000c7c:	486c      	ldr	r0, [pc, #432]	@ (8000e30 <ParseBluetoothData+0x30c>)
 8000c7e:	f004 f88b 	bl	8004d98 <HAL_UART_Transmit>
        {
 8000c82:	e0c4      	b.n	8000e0e <ParseBluetoothData+0x2ea>
        }
        else
        {
            HAL_UART_Transmit(&huart2, (uint8_t *)"ERROR: Angle must be 0-180\r\n", strlen("ERROR: Angle must be 0-180\r\n"), 10);
 8000c84:	230a      	movs	r3, #10
 8000c86:	221c      	movs	r2, #28
 8000c88:	4973      	ldr	r1, [pc, #460]	@ (8000e58 <ParseBluetoothData+0x334>)
 8000c8a:	4869      	ldr	r0, [pc, #420]	@ (8000e30 <ParseBluetoothData+0x30c>)
 8000c8c:	f004 f884 	bl	8004d98 <HAL_UART_Transmit>
 8000c90:	e0bd      	b.n	8000e0e <ParseBluetoothData+0x2ea>
        }
    }
    else if(strncmp((char*)data, "T", 1) == 0) // 时间设置：T10
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	781a      	ldrb	r2, [r3, #0]
 8000c96:	4b71      	ldr	r3, [pc, #452]	@ (8000e5c <ParseBluetoothData+0x338>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	1ad3      	subs	r3, r2, r3
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d130      	bne.n	8000d02 <ParseBluetoothData+0x1de>
    {
        int value = atoi((char*)data + 1);
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f005 f853 	bl	8005d50 <atoi>
 8000caa:	6638      	str	r0, [r7, #96]	@ 0x60
        if(value >= 1 && value <= 60)
 8000cac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	dd20      	ble.n	8000cf4 <ParseBluetoothData+0x1d0>
 8000cb2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000cb4:	2b3c      	cmp	r3, #60	@ 0x3c
 8000cb6:	dc1d      	bgt.n	8000cf4 <ParseBluetoothData+0x1d0>
        {
            bluetooth_time = (uint16_t)value;
 8000cb8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000cba:	b29a      	uxth	r2, r3
 8000cbc:	4b68      	ldr	r3, [pc, #416]	@ (8000e60 <ParseBluetoothData+0x33c>)
 8000cbe:	801a      	strh	r2, [r3, #0]
            // bluetooth_time_valid = 1;
            servo_run_duration = bluetooth_time;
 8000cc0:	4b67      	ldr	r3, [pc, #412]	@ (8000e60 <ParseBluetoothData+0x33c>)
 8000cc2:	881a      	ldrh	r2, [r3, #0]
 8000cc4:	4b67      	ldr	r3, [pc, #412]	@ (8000e64 <ParseBluetoothData+0x340>)
 8000cc6:	801a      	strh	r2, [r3, #0]
            
            char ack_msg[50];
            snprintf(ack_msg, sizeof(ack_msg), "ACK: Run time set to %d minutes\r\n", bluetooth_time);
 8000cc8:	4b65      	ldr	r3, [pc, #404]	@ (8000e60 <ParseBluetoothData+0x33c>)
 8000cca:	881b      	ldrh	r3, [r3, #0]
 8000ccc:	f107 000c 	add.w	r0, r7, #12
 8000cd0:	4a65      	ldr	r2, [pc, #404]	@ (8000e68 <ParseBluetoothData+0x344>)
 8000cd2:	2132      	movs	r1, #50	@ 0x32
 8000cd4:	f005 f8c4 	bl	8005e60 <sniprintf>
            HAL_UART_Transmit(&huart2, (uint8_t *)ack_msg, strlen(ack_msg), 10);
 8000cd8:	f107 030c 	add.w	r3, r7, #12
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff fa35 	bl	800014c <strlen>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	b29a      	uxth	r2, r3
 8000ce6:	f107 010c 	add.w	r1, r7, #12
 8000cea:	230a      	movs	r3, #10
 8000cec:	4850      	ldr	r0, [pc, #320]	@ (8000e30 <ParseBluetoothData+0x30c>)
 8000cee:	f004 f853 	bl	8004d98 <HAL_UART_Transmit>
        {
 8000cf2:	e08c      	b.n	8000e0e <ParseBluetoothData+0x2ea>
        }
        else
        {
            HAL_UART_Transmit(&huart2, (uint8_t *)"ERROR: Time must be 1-60 minutes\r\n", strlen("ERROR: Time must be 1-60 minutes\r\n"), 10);
 8000cf4:	230a      	movs	r3, #10
 8000cf6:	2222      	movs	r2, #34	@ 0x22
 8000cf8:	495c      	ldr	r1, [pc, #368]	@ (8000e6c <ParseBluetoothData+0x348>)
 8000cfa:	484d      	ldr	r0, [pc, #308]	@ (8000e30 <ParseBluetoothData+0x30c>)
 8000cfc:	f004 f84c 	bl	8004d98 <HAL_UART_Transmit>
 8000d00:	e085      	b.n	8000e0e <ParseBluetoothData+0x2ea>
        }
    }
    else if(strncmp((char*)data, "S", 1) == 0) // 速度设置：S5
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	781a      	ldrb	r2, [r3, #0]
 8000d06:	4b5a      	ldr	r3, [pc, #360]	@ (8000e70 <ParseBluetoothData+0x34c>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	1ad3      	subs	r3, r2, r3
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d136      	bne.n	8000d7e <ParseBluetoothData+0x25a>
    {
        int value = atoi((char*)data + 1);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	3301      	adds	r3, #1
 8000d14:	4618      	mov	r0, r3
 8000d16:	f005 f81b 	bl	8005d50 <atoi>
 8000d1a:	6678      	str	r0, [r7, #100]	@ 0x64
        if(value >= 1 && value <= 10)
 8000d1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	dd26      	ble.n	8000d70 <ParseBluetoothData+0x24c>
 8000d22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000d24:	2b0a      	cmp	r3, #10
 8000d26:	dc23      	bgt.n	8000d70 <ParseBluetoothData+0x24c>
        {
            bluetooth_speed = (uint16_t)value;
 8000d28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000d2a:	b29a      	uxth	r2, r3
 8000d2c:	4b51      	ldr	r3, [pc, #324]	@ (8000e74 <ParseBluetoothData+0x350>)
 8000d2e:	801a      	strh	r2, [r3, #0]
            // bluetooth_speed_valid = 1;
            servo_motion_time = bluetooth_speed * 1000;
 8000d30:	4b50      	ldr	r3, [pc, #320]	@ (8000e74 <ParseBluetoothData+0x350>)
 8000d32:	881b      	ldrh	r3, [r3, #0]
 8000d34:	461a      	mov	r2, r3
 8000d36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d3a:	fb02 f303 	mul.w	r3, r2, r3
 8000d3e:	461a      	mov	r2, r3
 8000d40:	4b4d      	ldr	r3, [pc, #308]	@ (8000e78 <ParseBluetoothData+0x354>)
 8000d42:	601a      	str	r2, [r3, #0]
            
            char ack_msg[50];
            snprintf(ack_msg, sizeof(ack_msg), "ACK: Speed set to %d seconds\r\n", bluetooth_speed);
 8000d44:	4b4b      	ldr	r3, [pc, #300]	@ (8000e74 <ParseBluetoothData+0x350>)
 8000d46:	881b      	ldrh	r3, [r3, #0]
 8000d48:	f107 000c 	add.w	r0, r7, #12
 8000d4c:	4a4b      	ldr	r2, [pc, #300]	@ (8000e7c <ParseBluetoothData+0x358>)
 8000d4e:	2132      	movs	r1, #50	@ 0x32
 8000d50:	f005 f886 	bl	8005e60 <sniprintf>
            HAL_UART_Transmit(&huart2, (uint8_t *)ack_msg, strlen(ack_msg), 10);
 8000d54:	f107 030c 	add.w	r3, r7, #12
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff f9f7 	bl	800014c <strlen>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	b29a      	uxth	r2, r3
 8000d62:	f107 010c 	add.w	r1, r7, #12
 8000d66:	230a      	movs	r3, #10
 8000d68:	4831      	ldr	r0, [pc, #196]	@ (8000e30 <ParseBluetoothData+0x30c>)
 8000d6a:	f004 f815 	bl	8004d98 <HAL_UART_Transmit>
        {
 8000d6e:	e04e      	b.n	8000e0e <ParseBluetoothData+0x2ea>
        }
        else
        {
            HAL_UART_Transmit(&huart2, (uint8_t *)"ERROR: Speed must be 1-10 seconds\r\n", strlen("ERROR: Speed must be 1-10 seconds\r\n"), 10);
 8000d70:	230a      	movs	r3, #10
 8000d72:	2223      	movs	r2, #35	@ 0x23
 8000d74:	4942      	ldr	r1, [pc, #264]	@ (8000e80 <ParseBluetoothData+0x35c>)
 8000d76:	482e      	ldr	r0, [pc, #184]	@ (8000e30 <ParseBluetoothData+0x30c>)
 8000d78:	f004 f80e 	bl	8004d98 <HAL_UART_Transmit>
 8000d7c:	e047      	b.n	8000e0e <ParseBluetoothData+0x2ea>
        }
    }
    else
    {
        // 兼容旧格式：纯数字输入
        int value = atoi((char*)data);
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f004 ffe6 	bl	8005d50 <atoi>
 8000d84:	66b8      	str	r0, [r7, #104]	@ 0x68
        
        if(value >= 0 && value <= 180)
 8000d86:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	db28      	blt.n	8000dde <ParseBluetoothData+0x2ba>
 8000d8c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000d8e:	2bb4      	cmp	r3, #180	@ 0xb4
 8000d90:	dc25      	bgt.n	8000dde <ParseBluetoothData+0x2ba>
        {
            // 角度值
            bluetooth_angle = (uint16_t)value;
 8000d92:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000d94:	b29a      	uxth	r2, r3
 8000d96:	4b2b      	ldr	r3, [pc, #172]	@ (8000e44 <ParseBluetoothData+0x320>)
 8000d98:	801a      	strh	r2, [r3, #0]
            bluetooth_angle_valid = 1;
 8000d9a:	4b2b      	ldr	r3, [pc, #172]	@ (8000e48 <ParseBluetoothData+0x324>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	701a      	strb	r2, [r3, #0]
            servo_angle_range = bluetooth_angle;
 8000da0:	4b28      	ldr	r3, [pc, #160]	@ (8000e44 <ParseBluetoothData+0x320>)
 8000da2:	881a      	ldrh	r2, [r3, #0]
 8000da4:	4b29      	ldr	r3, [pc, #164]	@ (8000e4c <ParseBluetoothData+0x328>)
 8000da6:	801a      	strh	r2, [r3, #0]
            __HAL_TIM_SET_COUNTER(&htim1, bluetooth_angle);
 8000da8:	4b26      	ldr	r3, [pc, #152]	@ (8000e44 <ParseBluetoothData+0x320>)
 8000daa:	881a      	ldrh	r2, [r3, #0]
 8000dac:	4b28      	ldr	r3, [pc, #160]	@ (8000e50 <ParseBluetoothData+0x32c>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	625a      	str	r2, [r3, #36]	@ 0x24
            
            char ack_msg[50];
            snprintf(ack_msg, sizeof(ack_msg), "ACK: Angle set to %d\r\n", bluetooth_angle);
 8000db2:	4b24      	ldr	r3, [pc, #144]	@ (8000e44 <ParseBluetoothData+0x320>)
 8000db4:	881b      	ldrh	r3, [r3, #0]
 8000db6:	f107 000c 	add.w	r0, r7, #12
 8000dba:	4a26      	ldr	r2, [pc, #152]	@ (8000e54 <ParseBluetoothData+0x330>)
 8000dbc:	2132      	movs	r1, #50	@ 0x32
 8000dbe:	f005 f84f 	bl	8005e60 <sniprintf>
            HAL_UART_Transmit(&huart2, (uint8_t *)ack_msg, strlen(ack_msg), 10);
 8000dc2:	f107 030c 	add.w	r3, r7, #12
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff f9c0 	bl	800014c <strlen>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	b29a      	uxth	r2, r3
 8000dd0:	f107 010c 	add.w	r1, r7, #12
 8000dd4:	230a      	movs	r3, #10
 8000dd6:	4816      	ldr	r0, [pc, #88]	@ (8000e30 <ParseBluetoothData+0x30c>)
 8000dd8:	f003 ffde 	bl	8004d98 <HAL_UART_Transmit>
        {
 8000ddc:	e017      	b.n	8000e0e <ParseBluetoothData+0x2ea>
        }
        else
        {
            char error_msg[80];
            snprintf(error_msg, sizeof(error_msg), "ERROR: Invalid value %d. Use A90, T10, S5 format\r\n", value);
 8000dde:	f107 000c 	add.w	r0, r7, #12
 8000de2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000de4:	4a27      	ldr	r2, [pc, #156]	@ (8000e84 <ParseBluetoothData+0x360>)
 8000de6:	2150      	movs	r1, #80	@ 0x50
 8000de8:	f005 f83a 	bl	8005e60 <sniprintf>
            HAL_UART_Transmit(&huart2, (uint8_t *)error_msg, strlen(error_msg), 10);
 8000dec:	f107 030c 	add.w	r3, r7, #12
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff f9ab 	bl	800014c <strlen>
 8000df6:	4603      	mov	r3, r0
 8000df8:	b29a      	uxth	r2, r3
 8000dfa:	f107 010c 	add.w	r1, r7, #12
 8000dfe:	230a      	movs	r3, #10
 8000e00:	480b      	ldr	r0, [pc, #44]	@ (8000e30 <ParseBluetoothData+0x30c>)
 8000e02:	f003 ffc9 	bl	8004d98 <HAL_UART_Transmit>
 8000e06:	e002      	b.n	8000e0e <ParseBluetoothData+0x2ea>
        return;
 8000e08:	bf00      	nop
 8000e0a:	e000      	b.n	8000e0e <ParseBluetoothData+0x2ea>
        return;
 8000e0c:	bf00      	nop
        }
    }
}
 8000e0e:	3770      	adds	r7, #112	@ 0x70
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	0800685c 	.word	0x0800685c
 8000e18:	08006864 	.word	0x08006864
 8000e1c:	200000d8 	.word	0x200000d8
 8000e20:	200000da 	.word	0x200000da
 8000e24:	200000dc 	.word	0x200000dc
 8000e28:	200000e0 	.word	0x200000e0
 8000e2c:	0800686c 	.word	0x0800686c
 8000e30:	20000654 	.word	0x20000654
 8000e34:	08006884 	.word	0x08006884
 8000e38:	080068a4 	.word	0x080068a4
 8000e3c:	080068ac 	.word	0x080068ac
 8000e40:	080068c4 	.word	0x080068c4
 8000e44:	200000e8 	.word	0x200000e8
 8000e48:	200000ea 	.word	0x200000ea
 8000e4c:	20000004 	.word	0x20000004
 8000e50:	200005c4 	.word	0x200005c4
 8000e54:	080068c8 	.word	0x080068c8
 8000e58:	080068e0 	.word	0x080068e0
 8000e5c:	08006900 	.word	0x08006900
 8000e60:	200000ec 	.word	0x200000ec
 8000e64:	20000006 	.word	0x20000006
 8000e68:	08006904 	.word	0x08006904
 8000e6c:	08006928 	.word	0x08006928
 8000e70:	0800694c 	.word	0x0800694c
 8000e74:	200000ee 	.word	0x200000ee
 8000e78:	20000000 	.word	0x20000000
 8000e7c:	08006950 	.word	0x08006950
 8000e80:	08006970 	.word	0x08006970
 8000e84:	08006994 	.word	0x08006994

08000e88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b0ba      	sub	sp, #232	@ 0xe8
 8000e8c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e8e:	f001 f981 	bl	8002194 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e92:	f000 fa3b 	bl	800130c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e96:	f7ff fc7b 	bl	8000790 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e9a:	f7ff fc53 	bl	8000744 <MX_DMA_Init>
  MX_TIM1_Init();
 8000e9e:	f000 feb9 	bl	8001c14 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000ea2:	f001 f819 	bl	8001ed8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000ea6:	f7ff fcc1 	bl	800082c <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8000eaa:	f001 f83f 	bl	8001f2c <MX_USART3_UART_Init>
  MX_TIM4_Init();
 8000eae:	f000 ff09 	bl	8001cc4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
    // 启动DMA接收 (IDLE中断模式)
    HAL_UARTEx_ReceiveToIdle_DMA(&huart3, receiveData, sizeof(receiveData));
 8000eb2:	2232      	movs	r2, #50	@ 0x32
 8000eb4:	49a8      	ldr	r1, [pc, #672]	@ (8001158 <main+0x2d0>)
 8000eb6:	48a9      	ldr	r0, [pc, #676]	@ (800115c <main+0x2d4>)
 8000eb8:	f003 fff9 	bl	8004eae <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT); // 禁用半传输中断，防止干扰
 8000ebc:	4ba8      	ldr	r3, [pc, #672]	@ (8001160 <main+0x2d8>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	681a      	ldr	r2, [r3, #0]
 8000ec2:	4ba7      	ldr	r3, [pc, #668]	@ (8001160 <main+0x2d8>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f022 0204 	bic.w	r2, r2, #4
 8000eca:	601a      	str	r2, [r3, #0]
    
    HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8000ecc:	213c      	movs	r1, #60	@ 0x3c
 8000ece:	48a5      	ldr	r0, [pc, #660]	@ (8001164 <main+0x2dc>)
 8000ed0:	f003 f9ec 	bl	80042ac <HAL_TIM_Encoder_Start>
    OLED_Init();
 8000ed4:	f000 fab8 	bl	8001448 <OLED_Init>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000ed8:	2108      	movs	r1, #8
 8000eda:	48a3      	ldr	r0, [pc, #652]	@ (8001168 <main+0x2e0>)
 8000edc:	f003 f8a2 	bl	8004024 <HAL_TIM_PWM_Start>

    // 初始化变量
    uint16_t cnt_encoder = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde

    // 初始化舵机到0度位置
    SetServoAngle(0);
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	f7ff fd36 	bl	8000958 <SetServoAngle>
    servo_current_angle = 0;
 8000eec:	4b9f      	ldr	r3, [pc, #636]	@ (800116c <main+0x2e4>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	801a      	strh	r2, [r3, #0]
    
    // 串口测试 - 发送启动信息
    HAL_UART_Transmit(&huart2, (uint8_t *)"STM32 Started\r\n", strlen("STM32 Started\r\n"), 1000);
 8000ef2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ef6:	220f      	movs	r2, #15
 8000ef8:	499d      	ldr	r1, [pc, #628]	@ (8001170 <main+0x2e8>)
 8000efa:	489e      	ldr	r0, [pc, #632]	@ (8001174 <main+0x2ec>)
 8000efc:	f003 ff4c 	bl	8004d98 <HAL_UART_Transmit>
    HAL_Delay(1000);
 8000f00:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f04:	f001 f9a8 	bl	8002258 <HAL_Delay>
    HAL_UART_Transmit(&huart2, (uint8_t *)"System Ready\r\n", strlen("System Ready\r\n"), 1000);
 8000f08:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f0c:	220e      	movs	r2, #14
 8000f0e:	499a      	ldr	r1, [pc, #616]	@ (8001178 <main+0x2f0>)
 8000f10:	4898      	ldr	r0, [pc, #608]	@ (8001174 <main+0x2ec>)
 8000f12:	f003 ff41 	bl	8004d98 <HAL_UART_Transmit>
    HAL_Delay(1000);
 8000f16:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f1a:	f001 f99d 	bl	8002258 <HAL_Delay>
    HAL_UART_Transmit(&huart2, (uint8_t *)"Setting Mode - Use encoder to set angle\r\n", strlen("Setting Mode - Use encoder to set angle\r\n"), 1000);
 8000f1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f22:	2229      	movs	r2, #41	@ 0x29
 8000f24:	4995      	ldr	r1, [pc, #596]	@ (800117c <main+0x2f4>)
 8000f26:	4893      	ldr	r0, [pc, #588]	@ (8001174 <main+0x2ec>)
 8000f28:	f003 ff36 	bl	8004d98 <HAL_UART_Transmit>
    HAL_Delay(1000);
 8000f2c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f30:	f001 f992 	bl	8002258 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
        // 读取编码器值
        current_count = __HAL_TIM_GET_COUNTER(&htim1);
 8000f34:	4b8b      	ldr	r3, [pc, #556]	@ (8001164 <main+0x2dc>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f3a:	b29a      	uxth	r2, r3
 8000f3c:	4b90      	ldr	r3, [pc, #576]	@ (8001180 <main+0x2f8>)
 8000f3e:	801a      	strh	r2, [r3, #0]

        // 处理边界情况 - 限制在0-180度范围内
        if (current_count > UNDERFLOW_THRESHOLD) {
 8000f40:	4b8f      	ldr	r3, [pc, #572]	@ (8001180 <main+0x2f8>)
 8000f42:	881b      	ldrh	r3, [r3, #0]
 8000f44:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d907      	bls.n	8000f5c <main+0xd4>
            current_count = 0;
 8000f4c:	4b8c      	ldr	r3, [pc, #560]	@ (8001180 <main+0x2f8>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	801a      	strh	r2, [r3, #0]
            __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000f52:	4b84      	ldr	r3, [pc, #528]	@ (8001164 <main+0x2dc>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	2200      	movs	r2, #0
 8000f58:	625a      	str	r2, [r3, #36]	@ 0x24
 8000f5a:	e00a      	b.n	8000f72 <main+0xea>
        } else if (current_count > 180) {
 8000f5c:	4b88      	ldr	r3, [pc, #544]	@ (8001180 <main+0x2f8>)
 8000f5e:	881b      	ldrh	r3, [r3, #0]
 8000f60:	2bb4      	cmp	r3, #180	@ 0xb4
 8000f62:	d906      	bls.n	8000f72 <main+0xea>
            current_count = 180;
 8000f64:	4b86      	ldr	r3, [pc, #536]	@ (8001180 <main+0x2f8>)
 8000f66:	22b4      	movs	r2, #180	@ 0xb4
 8000f68:	801a      	strh	r2, [r3, #0]
            __HAL_TIM_SET_COUNTER(&htim1, 180);
 8000f6a:	4b7e      	ldr	r3, [pc, #504]	@ (8001164 <main+0x2dc>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	22b4      	movs	r2, #180	@ 0xb4
 8000f70:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        // 只有当计数值真正改变时才更新显示
        if (cnt_encoder != current_count)
 8000f72:	4b83      	ldr	r3, [pc, #524]	@ (8001180 <main+0x2f8>)
 8000f74:	881b      	ldrh	r3, [r3, #0]
 8000f76:	f8b7 20de 	ldrh.w	r2, [r7, #222]	@ 0xde
 8000f7a:	429a      	cmp	r2, r3
 8000f7c:	d01c      	beq.n	8000fb8 <main+0x130>
        {
            cnt_encoder = current_count;
 8000f7e:	4b80      	ldr	r3, [pc, #512]	@ (8001180 <main+0x2f8>)
 8000f80:	881b      	ldrh	r3, [r3, #0]
 8000f82:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
            // 只在设置模式下显示编码器值
            if(setting_mode)
 8000f86:	4b7f      	ldr	r3, [pc, #508]	@ (8001184 <main+0x2fc>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d014      	beq.n	8000fb8 <main+0x130>
            {
                char encoder_msg[30];
                snprintf(encoder_msg, sizeof(encoder_msg), "Encoder: %d\r\n", cnt_encoder);
 8000f8e:	f8b7 30de 	ldrh.w	r3, [r7, #222]	@ 0xde
 8000f92:	f107 00b4 	add.w	r0, r7, #180	@ 0xb4
 8000f96:	4a7c      	ldr	r2, [pc, #496]	@ (8001188 <main+0x300>)
 8000f98:	211e      	movs	r1, #30
 8000f9a:	f004 ff61 	bl	8005e60 <sniprintf>
                HAL_UART_Transmit(&huart2, (uint8_t *)encoder_msg, strlen(encoder_msg), 100);
 8000f9e:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff f8d2 	bl	800014c <strlen>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	b29a      	uxth	r2, r3
 8000fac:	f107 01b4 	add.w	r1, r7, #180	@ 0xb4
 8000fb0:	2364      	movs	r3, #100	@ 0x64
 8000fb2:	4870      	ldr	r0, [pc, #448]	@ (8001174 <main+0x2ec>)
 8000fb4:	f003 fef0 	bl	8004d98 <HAL_UART_Transmit>
        static uint8_t btn2_pressed = 0;
        static uint32_t btn2_press_start = 0;
        static uint8_t btn2_long_press = 0;
        
        // 检测按钮1
        if(HAL_GPIO_ReadPin(button1_GPIO_Port, button1_Pin) == GPIO_PIN_RESET)
 8000fb8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000fbc:	4873      	ldr	r0, [pc, #460]	@ (800118c <main+0x304>)
 8000fbe:	f001 fea3 	bl	8002d08 <HAL_GPIO_ReadPin>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d156      	bne.n	8001076 <main+0x1ee>
        {
            if(!btn1_pressed && (HAL_GetTick() - last_btn1_time > 200))
 8000fc8:	4b71      	ldr	r3, [pc, #452]	@ (8001190 <main+0x308>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d155      	bne.n	800107c <main+0x1f4>
 8000fd0:	f001 f938 	bl	8002244 <HAL_GetTick>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	4b6f      	ldr	r3, [pc, #444]	@ (8001194 <main+0x30c>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	1ad3      	subs	r3, r2, r3
 8000fdc:	2bc8      	cmp	r3, #200	@ 0xc8
 8000fde:	d94d      	bls.n	800107c <main+0x1f4>
            {
                btn1_pressed = 1;
 8000fe0:	4b6b      	ldr	r3, [pc, #428]	@ (8001190 <main+0x308>)
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	701a      	strb	r2, [r3, #0]
                last_btn1_time = HAL_GetTick();
 8000fe6:	f001 f92d 	bl	8002244 <HAL_GetTick>
 8000fea:	4603      	mov	r3, r0
 8000fec:	4a69      	ldr	r2, [pc, #420]	@ (8001194 <main+0x30c>)
 8000fee:	6013      	str	r3, [r2, #0]
                
                // 按钮1按下 - 启动舵机
                if(setting_mode)
 8000ff0:	4b64      	ldr	r3, [pc, #400]	@ (8001184 <main+0x2fc>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d01e      	beq.n	8001036 <main+0x1ae>
                {
                    setting_mode = 0;
 8000ff8:	4b62      	ldr	r3, [pc, #392]	@ (8001184 <main+0x2fc>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	701a      	strb	r2, [r3, #0]
                    servo_state = SERVO_RETURNING;
 8000ffe:	4b66      	ldr	r3, [pc, #408]	@ (8001198 <main+0x310>)
 8001000:	2201      	movs	r2, #1
 8001002:	701a      	strb	r2, [r3, #0]
                    servo_current_angle = 0;
 8001004:	4b59      	ldr	r3, [pc, #356]	@ (800116c <main+0x2e4>)
 8001006:	2200      	movs	r2, #0
 8001008:	801a      	strh	r2, [r3, #0]
                    servo_direction = 0;
 800100a:	4b64      	ldr	r3, [pc, #400]	@ (800119c <main+0x314>)
 800100c:	2200      	movs	r2, #0
 800100e:	701a      	strb	r2, [r3, #0]
                    
                    // 显示当前设置的角度范围
                    char start_msg[50];
                    snprintf(start_msg, sizeof(start_msg), "Button1: Start Servo, Angle Range: %d\r\n", servo_angle_range);
 8001010:	4b63      	ldr	r3, [pc, #396]	@ (80011a0 <main+0x318>)
 8001012:	881b      	ldrh	r3, [r3, #0]
 8001014:	4638      	mov	r0, r7
 8001016:	4a63      	ldr	r2, [pc, #396]	@ (80011a4 <main+0x31c>)
 8001018:	2132      	movs	r1, #50	@ 0x32
 800101a:	f004 ff21 	bl	8005e60 <sniprintf>
                    HAL_UART_Transmit(&huart2, (uint8_t *)start_msg, strlen(start_msg), 100);
 800101e:	463b      	mov	r3, r7
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff f893 	bl	800014c <strlen>
 8001026:	4603      	mov	r3, r0
 8001028:	b29a      	uxth	r2, r3
 800102a:	4639      	mov	r1, r7
 800102c:	2364      	movs	r3, #100	@ 0x64
 800102e:	4851      	ldr	r0, [pc, #324]	@ (8001174 <main+0x2ec>)
 8001030:	f003 feb2 	bl	8004d98 <HAL_UART_Transmit>
 8001034:	e022      	b.n	800107c <main+0x1f4>
                }
                else if(servo_state == SERVO_IDLE)
 8001036:	4b58      	ldr	r3, [pc, #352]	@ (8001198 <main+0x310>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d11e      	bne.n	800107c <main+0x1f4>
                {
                    servo_state = SERVO_RETURNING;
 800103e:	4b56      	ldr	r3, [pc, #344]	@ (8001198 <main+0x310>)
 8001040:	2201      	movs	r2, #1
 8001042:	701a      	strb	r2, [r3, #0]
                    servo_current_angle = 0;
 8001044:	4b49      	ldr	r3, [pc, #292]	@ (800116c <main+0x2e4>)
 8001046:	2200      	movs	r2, #0
 8001048:	801a      	strh	r2, [r3, #0]
                    servo_direction = 0;
 800104a:	4b54      	ldr	r3, [pc, #336]	@ (800119c <main+0x314>)
 800104c:	2200      	movs	r2, #0
 800104e:	701a      	strb	r2, [r3, #0]
                    
                    // 显示当前设置的角度范围
                    char restart_msg[50];
                    snprintf(restart_msg, sizeof(restart_msg), "Button1: Restart Servo, Angle Range: %d\r\n", servo_angle_range);
 8001050:	4b53      	ldr	r3, [pc, #332]	@ (80011a0 <main+0x318>)
 8001052:	881b      	ldrh	r3, [r3, #0]
 8001054:	4638      	mov	r0, r7
 8001056:	4a54      	ldr	r2, [pc, #336]	@ (80011a8 <main+0x320>)
 8001058:	2132      	movs	r1, #50	@ 0x32
 800105a:	f004 ff01 	bl	8005e60 <sniprintf>
                    HAL_UART_Transmit(&huart2, (uint8_t *)restart_msg, strlen(restart_msg), 100);
 800105e:	463b      	mov	r3, r7
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff f873 	bl	800014c <strlen>
 8001066:	4603      	mov	r3, r0
 8001068:	b29a      	uxth	r2, r3
 800106a:	4639      	mov	r1, r7
 800106c:	2364      	movs	r3, #100	@ 0x64
 800106e:	4841      	ldr	r0, [pc, #260]	@ (8001174 <main+0x2ec>)
 8001070:	f003 fe92 	bl	8004d98 <HAL_UART_Transmit>
 8001074:	e002      	b.n	800107c <main+0x1f4>
                }
            }
        }
        else
        {
            btn1_pressed = 0;
 8001076:	4b46      	ldr	r3, [pc, #280]	@ (8001190 <main+0x308>)
 8001078:	2200      	movs	r2, #0
 800107a:	701a      	strb	r2, [r3, #0]
        }
        
        // 检测按钮2
        if(HAL_GPIO_ReadPin(button2_GPIO_Port, button2_Pin) == GPIO_PIN_RESET)
 800107c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001080:	4842      	ldr	r0, [pc, #264]	@ (800118c <main+0x304>)
 8001082:	f001 fe41 	bl	8002d08 <HAL_GPIO_ReadPin>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d12c      	bne.n	80010e6 <main+0x25e>
        {
            if(!btn2_pressed)
 800108c:	4b47      	ldr	r3, [pc, #284]	@ (80011ac <main+0x324>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d10b      	bne.n	80010ac <main+0x224>
            {
                btn2_pressed = 1;
 8001094:	4b45      	ldr	r3, [pc, #276]	@ (80011ac <main+0x324>)
 8001096:	2201      	movs	r2, #1
 8001098:	701a      	strb	r2, [r3, #0]
                btn2_press_start = HAL_GetTick();
 800109a:	f001 f8d3 	bl	8002244 <HAL_GetTick>
 800109e:	4603      	mov	r3, r0
 80010a0:	4a43      	ldr	r2, [pc, #268]	@ (80011b0 <main+0x328>)
 80010a2:	6013      	str	r3, [r2, #0]
                btn2_long_press = 0;
 80010a4:	4b43      	ldr	r3, [pc, #268]	@ (80011b4 <main+0x32c>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	701a      	strb	r2, [r3, #0]
 80010aa:	e044      	b.n	8001136 <main+0x2ae>
            }
            else
            {
                // 检查长按
                if((HAL_GetTick() - btn2_press_start > 2000) && !btn2_long_press)
 80010ac:	f001 f8ca 	bl	8002244 <HAL_GetTick>
 80010b0:	4602      	mov	r2, r0
 80010b2:	4b3f      	ldr	r3, [pc, #252]	@ (80011b0 <main+0x328>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80010bc:	d93b      	bls.n	8001136 <main+0x2ae>
 80010be:	4b3d      	ldr	r3, [pc, #244]	@ (80011b4 <main+0x32c>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d137      	bne.n	8001136 <main+0x2ae>
                {
                    // 长按：返回设置模式
                    setting_mode = 1;
 80010c6:	4b2f      	ldr	r3, [pc, #188]	@ (8001184 <main+0x2fc>)
 80010c8:	2201      	movs	r2, #1
 80010ca:	701a      	strb	r2, [r3, #0]
                    servo_state = SERVO_IDLE;
 80010cc:	4b32      	ldr	r3, [pc, #200]	@ (8001198 <main+0x310>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
                    btn2_long_press = 1;
 80010d2:	4b38      	ldr	r3, [pc, #224]	@ (80011b4 <main+0x32c>)
 80010d4:	2201      	movs	r2, #1
 80010d6:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Transmit(&huart2, (uint8_t *)"Button2: Setting Mode - Use encoder to set angle\r\n", strlen("Button2: Setting Mode - Use encoder to set angle\r\n"), 100);
 80010d8:	2364      	movs	r3, #100	@ 0x64
 80010da:	2232      	movs	r2, #50	@ 0x32
 80010dc:	4936      	ldr	r1, [pc, #216]	@ (80011b8 <main+0x330>)
 80010de:	4825      	ldr	r0, [pc, #148]	@ (8001174 <main+0x2ec>)
 80010e0:	f003 fe5a 	bl	8004d98 <HAL_UART_Transmit>
 80010e4:	e027      	b.n	8001136 <main+0x2ae>
                }
            }
        }
        else
        {
            if(btn2_pressed)
 80010e6:	4b31      	ldr	r3, [pc, #196]	@ (80011ac <main+0x324>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d020      	beq.n	8001130 <main+0x2a8>
            {
                // 按钮释放，检查是否为长按
                if(btn2_press_start > 0)
 80010ee:	4b30      	ldr	r3, [pc, #192]	@ (80011b0 <main+0x328>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d01c      	beq.n	8001130 <main+0x2a8>
                {
                    uint32_t press_duration = HAL_GetTick() - btn2_press_start;
 80010f6:	f001 f8a5 	bl	8002244 <HAL_GetTick>
 80010fa:	4602      	mov	r2, r0
 80010fc:	4b2c      	ldr	r3, [pc, #176]	@ (80011b0 <main+0x328>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
                    
                    if(press_duration > 2000) // 长按2秒
 8001106:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800110a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800110e:	d80c      	bhi.n	800112a <main+0x2a2>
                    {
                        // 长按已在按下时处理
                    }
                    else if(!btn2_long_press)
 8001110:	4b28      	ldr	r3, [pc, #160]	@ (80011b4 <main+0x32c>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d108      	bne.n	800112a <main+0x2a2>
                    {
                        // 短按：停止舵机
                        servo_state = SERVO_IDLE;
 8001118:	4b1f      	ldr	r3, [pc, #124]	@ (8001198 <main+0x310>)
 800111a:	2200      	movs	r2, #0
 800111c:	701a      	strb	r2, [r3, #0]
                        // 不改变servo_current_angle，保持在当前位置
                        HAL_UART_Transmit(&huart2, (uint8_t *)"Button2: Stop Servo\r\n", strlen("Button2: Stop Servo\r\n"), 100);
 800111e:	2364      	movs	r3, #100	@ 0x64
 8001120:	2215      	movs	r2, #21
 8001122:	4926      	ldr	r1, [pc, #152]	@ (80011bc <main+0x334>)
 8001124:	4813      	ldr	r0, [pc, #76]	@ (8001174 <main+0x2ec>)
 8001126:	f003 fe37 	bl	8004d98 <HAL_UART_Transmit>
                    }
                    btn2_press_start = 0;
 800112a:	4b21      	ldr	r3, [pc, #132]	@ (80011b0 <main+0x328>)
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
                }
            }
            btn2_pressed = 0;
 8001130:	4b1e      	ldr	r3, [pc, #120]	@ (80011ac <main+0x324>)
 8001132:	2200      	movs	r2, #0
 8001134:	701a      	strb	r2, [r3, #0]
        }
        
        // 在设置模式下，通过编码器或蓝牙设定舵机角度范围
        if(setting_mode)
 8001136:	4b13      	ldr	r3, [pc, #76]	@ (8001184 <main+0x2fc>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d04f      	beq.n	80011de <main+0x356>
        {
            // 如果蓝牙设置了角度，优先使用蓝牙值（仅使用一次）
            if(bluetooth_angle_valid)
 800113e:	4b20      	ldr	r3, [pc, #128]	@ (80011c0 <main+0x338>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d040      	beq.n	80011c8 <main+0x340>
            {
                servo_angle_range = bluetooth_angle;
 8001146:	4b1f      	ldr	r3, [pc, #124]	@ (80011c4 <main+0x33c>)
 8001148:	881a      	ldrh	r2, [r3, #0]
 800114a:	4b15      	ldr	r3, [pc, #84]	@ (80011a0 <main+0x318>)
 800114c:	801a      	strh	r2, [r3, #0]
                // 立即清除标志，允许编码器继续调整
                bluetooth_angle_valid = 0;
 800114e:	4b1c      	ldr	r3, [pc, #112]	@ (80011c0 <main+0x338>)
 8001150:	2200      	movs	r2, #0
 8001152:	701a      	strb	r2, [r3, #0]
 8001154:	e043      	b.n	80011de <main+0x356>
 8001156:	bf00      	nop
 8001158:	200000f0 	.word	0x200000f0
 800115c:	2000069c 	.word	0x2000069c
 8001160:	200006e4 	.word	0x200006e4
 8001164:	200005c4 	.word	0x200005c4
 8001168:	2000060c 	.word	0x2000060c
 800116c:	200000da 	.word	0x200000da
 8001170:	080069c8 	.word	0x080069c8
 8001174:	20000654 	.word	0x20000654
 8001178:	080069d8 	.word	0x080069d8
 800117c:	080069e8 	.word	0x080069e8
 8001180:	20000122 	.word	0x20000122
 8001184:	20000008 	.word	0x20000008
 8001188:	08006a14 	.word	0x08006a14
 800118c:	40010c00 	.word	0x40010c00
 8001190:	20000124 	.word	0x20000124
 8001194:	20000128 	.word	0x20000128
 8001198:	200000d8 	.word	0x200000d8
 800119c:	200000dc 	.word	0x200000dc
 80011a0:	20000004 	.word	0x20000004
 80011a4:	08006a24 	.word	0x08006a24
 80011a8:	08006a4c 	.word	0x08006a4c
 80011ac:	2000012c 	.word	0x2000012c
 80011b0:	20000130 	.word	0x20000130
 80011b4:	20000134 	.word	0x20000134
 80011b8:	08006a78 	.word	0x08006a78
 80011bc:	08006aac 	.word	0x08006aac
 80011c0:	200000ea 	.word	0x200000ea
 80011c4:	200000e8 	.word	0x200000e8
            }
            else
            {
                // 使用编码器值直接对应角度（0-180度）
                servo_angle_range = current_count;
 80011c8:	4b40      	ldr	r3, [pc, #256]	@ (80012cc <main+0x444>)
 80011ca:	881a      	ldrh	r2, [r3, #0]
 80011cc:	4b40      	ldr	r3, [pc, #256]	@ (80012d0 <main+0x448>)
 80011ce:	801a      	strh	r2, [r3, #0]
                if(servo_angle_range > 180) servo_angle_range = 180;
 80011d0:	4b3f      	ldr	r3, [pc, #252]	@ (80012d0 <main+0x448>)
 80011d2:	881b      	ldrh	r3, [r3, #0]
 80011d4:	2bb4      	cmp	r3, #180	@ 0xb4
 80011d6:	d902      	bls.n	80011de <main+0x356>
 80011d8:	4b3d      	ldr	r3, [pc, #244]	@ (80012d0 <main+0x448>)
 80011da:	22b4      	movs	r2, #180	@ 0xb4
 80011dc:	801a      	strh	r2, [r3, #0]
            }
        }
        
        // 舵机位置更新
        UpdateServoPosition();
 80011de:	f7ff fbd5 	bl	800098c <UpdateServoPosition>
        
        // OLED显示更新
        OLED_NewFrame();
 80011e2:	f000 f987 	bl	80014f4 <OLED_NewFrame>
        
        if(setting_mode)
 80011e6:	4b3b      	ldr	r3, [pc, #236]	@ (80012d4 <main+0x44c>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d02a      	beq.n	8001244 <main+0x3bc>
        {
            // 设置模式显示
            OLED_PrintString(0, 0, "SETTING MODE", &font16x16, OLED_COLOR_NORMAL);
 80011ee:	2300      	movs	r3, #0
 80011f0:	9300      	str	r3, [sp, #0]
 80011f2:	4b39      	ldr	r3, [pc, #228]	@ (80012d8 <main+0x450>)
 80011f4:	4a39      	ldr	r2, [pc, #228]	@ (80012dc <main+0x454>)
 80011f6:	2100      	movs	r1, #0
 80011f8:	2000      	movs	r0, #0
 80011fa:	f000 fba0 	bl	800193e <OLED_PrintString>
            
            char angle_buf[30];
            snprintf(angle_buf, sizeof(angle_buf), "Angle: %d", servo_angle_range);
 80011fe:	4b34      	ldr	r3, [pc, #208]	@ (80012d0 <main+0x448>)
 8001200:	881b      	ldrh	r3, [r3, #0]
 8001202:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8001206:	4a36      	ldr	r2, [pc, #216]	@ (80012e0 <main+0x458>)
 8001208:	211e      	movs	r1, #30
 800120a:	f004 fe29 	bl	8005e60 <sniprintf>
            OLED_PrintString(0, 20, angle_buf, &font16x16, OLED_COLOR_NORMAL);
 800120e:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8001212:	2300      	movs	r3, #0
 8001214:	9300      	str	r3, [sp, #0]
 8001216:	4b30      	ldr	r3, [pc, #192]	@ (80012d8 <main+0x450>)
 8001218:	2114      	movs	r1, #20
 800121a:	2000      	movs	r0, #0
 800121c:	f000 fb8f 	bl	800193e <OLED_PrintString>
            
            char time_buf[30];
            snprintf(time_buf, sizeof(time_buf), "Time: %dmin", servo_run_duration);
 8001220:	4b30      	ldr	r3, [pc, #192]	@ (80012e4 <main+0x45c>)
 8001222:	881b      	ldrh	r3, [r3, #0]
 8001224:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8001228:	4a2f      	ldr	r2, [pc, #188]	@ (80012e8 <main+0x460>)
 800122a:	211e      	movs	r1, #30
 800122c:	f004 fe18 	bl	8005e60 <sniprintf>
            OLED_PrintString(0, 40, time_buf, &font16x16, OLED_COLOR_NORMAL);
 8001230:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8001234:	2300      	movs	r3, #0
 8001236:	9300      	str	r3, [sp, #0]
 8001238:	4b27      	ldr	r3, [pc, #156]	@ (80012d8 <main+0x450>)
 800123a:	2128      	movs	r1, #40	@ 0x28
 800123c:	2000      	movs	r0, #0
 800123e:	f000 fb7e 	bl	800193e <OLED_PrintString>
 8001242:	e03d      	b.n	80012c0 <main+0x438>
        }
        else
        {
            // 运行模式显示
            OLED_PrintString(0, 0, "RUNNING MODE", &font16x16, OLED_COLOR_NORMAL);
 8001244:	2300      	movs	r3, #0
 8001246:	9300      	str	r3, [sp, #0]
 8001248:	4b23      	ldr	r3, [pc, #140]	@ (80012d8 <main+0x450>)
 800124a:	4a28      	ldr	r2, [pc, #160]	@ (80012ec <main+0x464>)
 800124c:	2100      	movs	r1, #0
 800124e:	2000      	movs	r0, #0
 8001250:	f000 fb75 	bl	800193e <OLED_PrintString>
            
            // 显示状态
            const char* state_str = (servo_state == SERVO_IDLE) ? "IDLE" : 
 8001254:	4b26      	ldr	r3, [pc, #152]	@ (80012f0 <main+0x468>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d007      	beq.n	800126c <main+0x3e4>
                                   (servo_state == SERVO_RETURNING) ? "RETURNING" : "RUNNING";
 800125c:	4b24      	ldr	r3, [pc, #144]	@ (80012f0 <main+0x468>)
 800125e:	781b      	ldrb	r3, [r3, #0]
            const char* state_str = (servo_state == SERVO_IDLE) ? "IDLE" : 
 8001260:	2b01      	cmp	r3, #1
 8001262:	d101      	bne.n	8001268 <main+0x3e0>
 8001264:	4b23      	ldr	r3, [pc, #140]	@ (80012f4 <main+0x46c>)
 8001266:	e002      	b.n	800126e <main+0x3e6>
 8001268:	4b23      	ldr	r3, [pc, #140]	@ (80012f8 <main+0x470>)
 800126a:	e000      	b.n	800126e <main+0x3e6>
 800126c:	4b23      	ldr	r3, [pc, #140]	@ (80012fc <main+0x474>)
 800126e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
            char state_buf[30];
            snprintf(state_buf, sizeof(state_buf), "State: %s", state_str);
 8001272:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8001276:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800127a:	4a21      	ldr	r2, [pc, #132]	@ (8001300 <main+0x478>)
 800127c:	211e      	movs	r1, #30
 800127e:	f004 fdef 	bl	8005e60 <sniprintf>
            OLED_PrintString(0, 20, state_buf, &font16x16, OLED_COLOR_NORMAL);
 8001282:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8001286:	2300      	movs	r3, #0
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	4b13      	ldr	r3, [pc, #76]	@ (80012d8 <main+0x450>)
 800128c:	2114      	movs	r1, #20
 800128e:	2000      	movs	r0, #0
 8001290:	f000 fb55 	bl	800193e <OLED_PrintString>
            
            // 显示当前角度
            char angle_buf[30];
            snprintf(angle_buf, sizeof(angle_buf), "Angle: %d/%d", servo_current_angle, servo_angle_range);
 8001294:	4b1b      	ldr	r3, [pc, #108]	@ (8001304 <main+0x47c>)
 8001296:	881b      	ldrh	r3, [r3, #0]
 8001298:	461a      	mov	r2, r3
 800129a:	4b0d      	ldr	r3, [pc, #52]	@ (80012d0 <main+0x448>)
 800129c:	881b      	ldrh	r3, [r3, #0]
 800129e:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 80012a2:	9300      	str	r3, [sp, #0]
 80012a4:	4613      	mov	r3, r2
 80012a6:	4a18      	ldr	r2, [pc, #96]	@ (8001308 <main+0x480>)
 80012a8:	211e      	movs	r1, #30
 80012aa:	f004 fdd9 	bl	8005e60 <sniprintf>
            OLED_PrintString(0, 40, angle_buf, &font16x16, OLED_COLOR_NORMAL);
 80012ae:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80012b2:	2300      	movs	r3, #0
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	4b08      	ldr	r3, [pc, #32]	@ (80012d8 <main+0x450>)
 80012b8:	2128      	movs	r1, #40	@ 0x28
 80012ba:	2000      	movs	r0, #0
 80012bc:	f000 fb3f 	bl	800193e <OLED_PrintString>
        }
        
        OLED_ShowFrame();
 80012c0:	f000 f924 	bl	800150c <OLED_ShowFrame>
        
        // 简单延时
        HAL_Delay(1);
 80012c4:	2001      	movs	r0, #1
 80012c6:	f000 ffc7 	bl	8002258 <HAL_Delay>
    {
 80012ca:	e633      	b.n	8000f34 <main+0xac>
 80012cc:	20000122 	.word	0x20000122
 80012d0:	20000004 	.word	0x20000004
 80012d4:	20000008 	.word	0x20000008
 80012d8:	080071bc 	.word	0x080071bc
 80012dc:	08006ac4 	.word	0x08006ac4
 80012e0:	08006ad4 	.word	0x08006ad4
 80012e4:	20000006 	.word	0x20000006
 80012e8:	08006ae0 	.word	0x08006ae0
 80012ec:	08006aec 	.word	0x08006aec
 80012f0:	200000d8 	.word	0x200000d8
 80012f4:	08006afc 	.word	0x08006afc
 80012f8:	08006b08 	.word	0x08006b08
 80012fc:	08006b10 	.word	0x08006b10
 8001300:	08006b18 	.word	0x08006b18
 8001304:	200000da 	.word	0x200000da
 8001308:	08006b24 	.word	0x08006b24

0800130c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b090      	sub	sp, #64	@ 0x40
 8001310:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001312:	f107 0318 	add.w	r3, r7, #24
 8001316:	2228      	movs	r2, #40	@ 0x28
 8001318:	2100      	movs	r1, #0
 800131a:	4618      	mov	r0, r3
 800131c:	f004 fde6 	bl	8005eec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001320:	1d3b      	adds	r3, r7, #4
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]
 800132a:	60da      	str	r2, [r3, #12]
 800132c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800132e:	2301      	movs	r3, #1
 8001330:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001332:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001336:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001338:	2300      	movs	r3, #0
 800133a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800133c:	2301      	movs	r3, #1
 800133e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001340:	2302      	movs	r3, #2
 8001342:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001344:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001348:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800134a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800134e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001350:	f107 0318 	add.w	r3, r7, #24
 8001354:	4618      	mov	r0, r3
 8001356:	f002 f9ad 	bl	80036b4 <HAL_RCC_OscConfig>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001360:	f000 f844 	bl	80013ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001364:	230f      	movs	r3, #15
 8001366:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001368:	2302      	movs	r3, #2
 800136a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800136c:	2300      	movs	r3, #0
 800136e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001370:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001374:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001376:	2300      	movs	r3, #0
 8001378:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800137a:	1d3b      	adds	r3, r7, #4
 800137c:	2102      	movs	r1, #2
 800137e:	4618      	mov	r0, r3
 8001380:	f002 fc1a 	bl	8003bb8 <HAL_RCC_ClockConfig>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800138a:	f000 f82f 	bl	80013ec <Error_Handler>
  }
}
 800138e:	bf00      	nop
 8001390:	3740      	adds	r7, #64	@ 0x40
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
	...

08001398 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
// UART接收回调函数 (IDLE中断)
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	460b      	mov	r3, r1
 80013a2:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART3)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a0c      	ldr	r2, [pc, #48]	@ (80013dc <HAL_UARTEx_RxEventCallback+0x44>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d111      	bne.n	80013d2 <HAL_UARTEx_RxEventCallback+0x3a>
    {
        // 处理接收到的数据
        ParseBluetoothData(receiveData, Size);
 80013ae:	887b      	ldrh	r3, [r7, #2]
 80013b0:	4619      	mov	r1, r3
 80013b2:	480b      	ldr	r0, [pc, #44]	@ (80013e0 <HAL_UARTEx_RxEventCallback+0x48>)
 80013b4:	f7ff fbb6 	bl	8000b24 <ParseBluetoothData>
        
        // 重新启动DMA接收
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, receiveData, sizeof(receiveData));
 80013b8:	2232      	movs	r2, #50	@ 0x32
 80013ba:	4909      	ldr	r1, [pc, #36]	@ (80013e0 <HAL_UARTEx_RxEventCallback+0x48>)
 80013bc:	4809      	ldr	r0, [pc, #36]	@ (80013e4 <HAL_UARTEx_RxEventCallback+0x4c>)
 80013be:	f003 fd76 	bl	8004eae <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT); // 再次禁用半传输中断
 80013c2:	4b09      	ldr	r3, [pc, #36]	@ (80013e8 <HAL_UARTEx_RxEventCallback+0x50>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	4b07      	ldr	r3, [pc, #28]	@ (80013e8 <HAL_UARTEx_RxEventCallback+0x50>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f022 0204 	bic.w	r2, r2, #4
 80013d0:	601a      	str	r2, [r3, #0]
    }
}
 80013d2:	bf00      	nop
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40004800 	.word	0x40004800
 80013e0:	200000f0 	.word	0x200000f0
 80013e4:	2000069c 	.word	0x2000069c
 80013e8:	200006e4 	.word	0x200006e4

080013ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013f0:	b672      	cpsid	i
}
 80013f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 80013f4:	bf00      	nop
 80013f6:	e7fd      	b.n	80013f4 <Error_Handler+0x8>

080013f8 <OLED_Send>:
 * @param data 要发送的数据
 * @param len 要发送的数据长度
 * @return None
 * @note 此函数是移植本驱动时的重要函数 将本驱动库移植到其他平台时应根据实际情况修改此函数
 */
void OLED_Send(uint8_t *data, uint8_t len) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af02      	add	r7, sp, #8
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	460b      	mov	r3, r1
 8001402:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDRESS, data, len, HAL_MAX_DELAY);
 8001404:	78fb      	ldrb	r3, [r7, #3]
 8001406:	b29b      	uxth	r3, r3
 8001408:	f04f 32ff 	mov.w	r2, #4294967295
 800140c:	9200      	str	r2, [sp, #0]
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	217a      	movs	r1, #122	@ 0x7a
 8001412:	4803      	ldr	r0, [pc, #12]	@ (8001420 <OLED_Send+0x28>)
 8001414:	f001 fdf6 	bl	8003004 <HAL_I2C_Master_Transmit>
}
 8001418:	bf00      	nop
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	20000084 	.word	0x20000084

08001424 <OLED_SendCmd>:

/**
 * @brief 向OLED发送指令
 */
void OLED_SendCmd(uint8_t cmd) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
  static uint8_t sendBuffer[2] = {0};
  sendBuffer[1] = cmd;
 800142e:	4a05      	ldr	r2, [pc, #20]	@ (8001444 <OLED_SendCmd+0x20>)
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	7053      	strb	r3, [r2, #1]
  OLED_Send(sendBuffer, 2);
 8001434:	2102      	movs	r1, #2
 8001436:	4803      	ldr	r0, [pc, #12]	@ (8001444 <OLED_SendCmd+0x20>)
 8001438:	f7ff ffde 	bl	80013f8 <OLED_Send>
}
 800143c:	bf00      	nop
 800143e:	3708      	adds	r7, #8
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	20000538 	.word	0x20000538

08001448 <OLED_Init>:

/**
 * @brief 初始化OLED
 * @note 此函数是移植本驱动时的重要函数 将本驱动库移植到其他驱动芯片时应根据实际情况修改此函数
 */
void OLED_Init() {
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  OLED_SendCmd(0xAE); /*关闭显示 display off*/
 800144c:	20ae      	movs	r0, #174	@ 0xae
 800144e:	f7ff ffe9 	bl	8001424 <OLED_SendCmd>

  OLED_SendCmd(0x02); /*设置列起始地址 set lower column address*/
 8001452:	2002      	movs	r0, #2
 8001454:	f7ff ffe6 	bl	8001424 <OLED_SendCmd>
  OLED_SendCmd(0x10); /*设置列结束地址 set higher column address*/
 8001458:	2010      	movs	r0, #16
 800145a:	f7ff ffe3 	bl	8001424 <OLED_SendCmd>

  OLED_SendCmd(0x40); /*设置起始行 set display start line*/
 800145e:	2040      	movs	r0, #64	@ 0x40
 8001460:	f7ff ffe0 	bl	8001424 <OLED_SendCmd>

  OLED_SendCmd(0xB0); /*设置页地址 set page address*/
 8001464:	20b0      	movs	r0, #176	@ 0xb0
 8001466:	f7ff ffdd 	bl	8001424 <OLED_SendCmd>

  OLED_SendCmd(0x81); /*设置对比度 contract control*/
 800146a:	2081      	movs	r0, #129	@ 0x81
 800146c:	f7ff ffda 	bl	8001424 <OLED_SendCmd>
  OLED_SendCmd(0xCF); /*128*/
 8001470:	20cf      	movs	r0, #207	@ 0xcf
 8001472:	f7ff ffd7 	bl	8001424 <OLED_SendCmd>

  OLED_SendCmd(0xA1); /*设置分段重映射 从右到左 set segment remap*/
 8001476:	20a1      	movs	r0, #161	@ 0xa1
 8001478:	f7ff ffd4 	bl	8001424 <OLED_SendCmd>

  OLED_SendCmd(0xA6); /*正向显示 normal / reverse*/
 800147c:	20a6      	movs	r0, #166	@ 0xa6
 800147e:	f7ff ffd1 	bl	8001424 <OLED_SendCmd>

  OLED_SendCmd(0xA8); /*多路复用率 multiplex ratio*/
 8001482:	20a8      	movs	r0, #168	@ 0xa8
 8001484:	f7ff ffce 	bl	8001424 <OLED_SendCmd>
  OLED_SendCmd(0x3F); /*duty = 1/64*/
 8001488:	203f      	movs	r0, #63	@ 0x3f
 800148a:	f7ff ffcb 	bl	8001424 <OLED_SendCmd>

  OLED_SendCmd(0xAD); /*设置启动电荷泵 set charge pump enable*/
 800148e:	20ad      	movs	r0, #173	@ 0xad
 8001490:	f7ff ffc8 	bl	8001424 <OLED_SendCmd>
  OLED_SendCmd(0x8B); /*启动DC-DC */
 8001494:	208b      	movs	r0, #139	@ 0x8b
 8001496:	f7ff ffc5 	bl	8001424 <OLED_SendCmd>

  OLED_SendCmd(0x33); /*设置泵电压 set VPP 10V */
 800149a:	2033      	movs	r0, #51	@ 0x33
 800149c:	f7ff ffc2 	bl	8001424 <OLED_SendCmd>

  OLED_SendCmd(0xC8); /*设置输出扫描方向 COM[N-1]到COM[0] Com scan direction*/
 80014a0:	20c8      	movs	r0, #200	@ 0xc8
 80014a2:	f7ff ffbf 	bl	8001424 <OLED_SendCmd>

  OLED_SendCmd(0xD3); /*设置显示偏移 set display offset*/
 80014a6:	20d3      	movs	r0, #211	@ 0xd3
 80014a8:	f7ff ffbc 	bl	8001424 <OLED_SendCmd>
  OLED_SendCmd(0x00); /* 0x00 */
 80014ac:	2000      	movs	r0, #0
 80014ae:	f7ff ffb9 	bl	8001424 <OLED_SendCmd>

  OLED_SendCmd(0xD5); /*设置内部时钟频率 set osc frequency*/
 80014b2:	20d5      	movs	r0, #213	@ 0xd5
 80014b4:	f7ff ffb6 	bl	8001424 <OLED_SendCmd>
  OLED_SendCmd(0xC0);
 80014b8:	20c0      	movs	r0, #192	@ 0xc0
 80014ba:	f7ff ffb3 	bl	8001424 <OLED_SendCmd>

  OLED_SendCmd(0xD9); /*设置放电/预充电时间 set pre-charge period*/
 80014be:	20d9      	movs	r0, #217	@ 0xd9
 80014c0:	f7ff ffb0 	bl	8001424 <OLED_SendCmd>
  OLED_SendCmd(0x1F); /*0x22*/
 80014c4:	201f      	movs	r0, #31
 80014c6:	f7ff ffad 	bl	8001424 <OLED_SendCmd>

  OLED_SendCmd(0xDA); /*设置引脚布局 set COM pins*/
 80014ca:	20da      	movs	r0, #218	@ 0xda
 80014cc:	f7ff ffaa 	bl	8001424 <OLED_SendCmd>
  OLED_SendCmd(0x12);
 80014d0:	2012      	movs	r0, #18
 80014d2:	f7ff ffa7 	bl	8001424 <OLED_SendCmd>

  OLED_SendCmd(0xDB); /*设置电平 set vcomh*/
 80014d6:	20db      	movs	r0, #219	@ 0xdb
 80014d8:	f7ff ffa4 	bl	8001424 <OLED_SendCmd>
  OLED_SendCmd(0x40);
 80014dc:	2040      	movs	r0, #64	@ 0x40
 80014de:	f7ff ffa1 	bl	8001424 <OLED_SendCmd>

  OLED_NewFrame();
 80014e2:	f000 f807 	bl	80014f4 <OLED_NewFrame>
  OLED_ShowFrame();
 80014e6:	f000 f811 	bl	800150c <OLED_ShowFrame>

  OLED_SendCmd(0xAF); /*开启显示 display ON*/
 80014ea:	20af      	movs	r0, #175	@ 0xaf
 80014ec:	f7ff ff9a 	bl	8001424 <OLED_SendCmd>
}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <OLED_NewFrame>:
// ========================== 显存操作函数 ==========================

/**
 * @brief 清空显存 绘制新的一帧
 */
void OLED_NewFrame() {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  memset(OLED_GRAM, 0, sizeof(OLED_GRAM));
 80014f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014fc:	2100      	movs	r1, #0
 80014fe:	4802      	ldr	r0, [pc, #8]	@ (8001508 <OLED_NewFrame+0x14>)
 8001500:	f004 fcf4 	bl	8005eec <memset>
}
 8001504:	bf00      	nop
 8001506:	bd80      	pop	{r7, pc}
 8001508:	20000138 	.word	0x20000138

0800150c <OLED_ShowFrame>:

/**
 * @brief 将当前显存显示到屏幕上
 * @note 此函数是移植本驱动时的重要函数 将本驱动库移植到其他驱动芯片时应根据实际情况修改此函数
 */
void OLED_ShowFrame() {
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
  static uint8_t sendBuffer[OLED_COLUMN + 1];
  sendBuffer[0] = 0x40;
 8001512:	4b15      	ldr	r3, [pc, #84]	@ (8001568 <OLED_ShowFrame+0x5c>)
 8001514:	2240      	movs	r2, #64	@ 0x40
 8001516:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < OLED_PAGE; i++) {
 8001518:	2300      	movs	r3, #0
 800151a:	71fb      	strb	r3, [r7, #7]
 800151c:	e01b      	b.n	8001556 <OLED_ShowFrame+0x4a>
    OLED_SendCmd(0xB0 + i); // 设置页地址
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	3b50      	subs	r3, #80	@ 0x50
 8001522:	b2db      	uxtb	r3, r3
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff ff7d 	bl	8001424 <OLED_SendCmd>
    OLED_SendCmd(0x02);     // 设置列地址低4位
 800152a:	2002      	movs	r0, #2
 800152c:	f7ff ff7a 	bl	8001424 <OLED_SendCmd>
    OLED_SendCmd(0x10);     // 设置列地址高4位
 8001530:	2010      	movs	r0, #16
 8001532:	f7ff ff77 	bl	8001424 <OLED_SendCmd>
    memcpy(sendBuffer + 1, OLED_GRAM[i], OLED_COLUMN);
 8001536:	480d      	ldr	r0, [pc, #52]	@ (800156c <OLED_ShowFrame+0x60>)
 8001538:	79fb      	ldrb	r3, [r7, #7]
 800153a:	01db      	lsls	r3, r3, #7
 800153c:	4a0c      	ldr	r2, [pc, #48]	@ (8001570 <OLED_ShowFrame+0x64>)
 800153e:	4413      	add	r3, r2
 8001540:	2280      	movs	r2, #128	@ 0x80
 8001542:	4619      	mov	r1, r3
 8001544:	f004 fd18 	bl	8005f78 <memcpy>
    OLED_Send(sendBuffer, OLED_COLUMN + 1);
 8001548:	2181      	movs	r1, #129	@ 0x81
 800154a:	4807      	ldr	r0, [pc, #28]	@ (8001568 <OLED_ShowFrame+0x5c>)
 800154c:	f7ff ff54 	bl	80013f8 <OLED_Send>
  for (uint8_t i = 0; i < OLED_PAGE; i++) {
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	3301      	adds	r3, #1
 8001554:	71fb      	strb	r3, [r7, #7]
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	2b07      	cmp	r3, #7
 800155a:	d9e0      	bls.n	800151e <OLED_ShowFrame+0x12>
  }
}
 800155c:	bf00      	nop
 800155e:	bf00      	nop
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	2000053c 	.word	0x2000053c
 800156c:	2000053d 	.word	0x2000053d
 8001570:	20000138 	.word	0x20000138

08001574 <OLED_SetByte_Fine>:
 * @param color 颜色
 * @note 此函数将显存中的某一字节的第start位到第end位设置为与data相同
 * @note start和end的范围为0-7, start必须小于等于end
 * @note 此函数与OLED_SetByte_Fine的区别在于此函数只能设置显存中的某一真实字节
 */
void OLED_SetByte_Fine(uint8_t page, uint8_t column, uint8_t data, uint8_t start, uint8_t end, OLED_ColorMode color) {
 8001574:	b490      	push	{r4, r7}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	4604      	mov	r4, r0
 800157c:	4608      	mov	r0, r1
 800157e:	4611      	mov	r1, r2
 8001580:	461a      	mov	r2, r3
 8001582:	4623      	mov	r3, r4
 8001584:	71fb      	strb	r3, [r7, #7]
 8001586:	4603      	mov	r3, r0
 8001588:	71bb      	strb	r3, [r7, #6]
 800158a:	460b      	mov	r3, r1
 800158c:	717b      	strb	r3, [r7, #5]
 800158e:	4613      	mov	r3, r2
 8001590:	713b      	strb	r3, [r7, #4]
  static uint8_t temp;
  if (page >= OLED_PAGE || column >= OLED_COLUMN) return;
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	2b07      	cmp	r3, #7
 8001596:	d85f      	bhi.n	8001658 <OLED_SetByte_Fine+0xe4>
 8001598:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800159c:	2b00      	cmp	r3, #0
 800159e:	db5b      	blt.n	8001658 <OLED_SetByte_Fine+0xe4>
  if (color) data = ~data;
 80015a0:	7d3b      	ldrb	r3, [r7, #20]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d002      	beq.n	80015ac <OLED_SetByte_Fine+0x38>
 80015a6:	797b      	ldrb	r3, [r7, #5]
 80015a8:	43db      	mvns	r3, r3
 80015aa:	717b      	strb	r3, [r7, #5]

  temp = data | (0xff << (end + 1)) | (0xff >> (8 - start));
 80015ac:	7c3b      	ldrb	r3, [r7, #16]
 80015ae:	3301      	adds	r3, #1
 80015b0:	22ff      	movs	r2, #255	@ 0xff
 80015b2:	fa02 f303 	lsl.w	r3, r2, r3
 80015b6:	b25a      	sxtb	r2, r3
 80015b8:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80015bc:	4313      	orrs	r3, r2
 80015be:	b25a      	sxtb	r2, r3
 80015c0:	793b      	ldrb	r3, [r7, #4]
 80015c2:	f1c3 0308 	rsb	r3, r3, #8
 80015c6:	21ff      	movs	r1, #255	@ 0xff
 80015c8:	fa41 f303 	asr.w	r3, r1, r3
 80015cc:	b25b      	sxtb	r3, r3
 80015ce:	4313      	orrs	r3, r2
 80015d0:	b25b      	sxtb	r3, r3
 80015d2:	b2da      	uxtb	r2, r3
 80015d4:	4b23      	ldr	r3, [pc, #140]	@ (8001664 <OLED_SetByte_Fine+0xf0>)
 80015d6:	701a      	strb	r2, [r3, #0]
  OLED_GRAM[page][column] &= temp;
 80015d8:	79fa      	ldrb	r2, [r7, #7]
 80015da:	79bb      	ldrb	r3, [r7, #6]
 80015dc:	4922      	ldr	r1, [pc, #136]	@ (8001668 <OLED_SetByte_Fine+0xf4>)
 80015de:	01d2      	lsls	r2, r2, #7
 80015e0:	440a      	add	r2, r1
 80015e2:	4413      	add	r3, r2
 80015e4:	7818      	ldrb	r0, [r3, #0]
 80015e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001664 <OLED_SetByte_Fine+0xf0>)
 80015e8:	7819      	ldrb	r1, [r3, #0]
 80015ea:	79fa      	ldrb	r2, [r7, #7]
 80015ec:	79bb      	ldrb	r3, [r7, #6]
 80015ee:	4001      	ands	r1, r0
 80015f0:	b2c8      	uxtb	r0, r1
 80015f2:	491d      	ldr	r1, [pc, #116]	@ (8001668 <OLED_SetByte_Fine+0xf4>)
 80015f4:	01d2      	lsls	r2, r2, #7
 80015f6:	440a      	add	r2, r1
 80015f8:	4413      	add	r3, r2
 80015fa:	4602      	mov	r2, r0
 80015fc:	701a      	strb	r2, [r3, #0]
  temp = data & ~(0xff << (end + 1)) & ~(0xff >> (8 - start));
 80015fe:	7c3b      	ldrb	r3, [r7, #16]
 8001600:	3301      	adds	r3, #1
 8001602:	22ff      	movs	r2, #255	@ 0xff
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	b25b      	sxtb	r3, r3
 800160a:	43db      	mvns	r3, r3
 800160c:	b25a      	sxtb	r2, r3
 800160e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001612:	4013      	ands	r3, r2
 8001614:	b25a      	sxtb	r2, r3
 8001616:	793b      	ldrb	r3, [r7, #4]
 8001618:	f1c3 0308 	rsb	r3, r3, #8
 800161c:	f06f 01ff 	mvn.w	r1, #255	@ 0xff
 8001620:	fa41 f303 	asr.w	r3, r1, r3
 8001624:	b25b      	sxtb	r3, r3
 8001626:	4013      	ands	r3, r2
 8001628:	b25b      	sxtb	r3, r3
 800162a:	b2da      	uxtb	r2, r3
 800162c:	4b0d      	ldr	r3, [pc, #52]	@ (8001664 <OLED_SetByte_Fine+0xf0>)
 800162e:	701a      	strb	r2, [r3, #0]
  OLED_GRAM[page][column] |= temp;
 8001630:	79fa      	ldrb	r2, [r7, #7]
 8001632:	79bb      	ldrb	r3, [r7, #6]
 8001634:	490c      	ldr	r1, [pc, #48]	@ (8001668 <OLED_SetByte_Fine+0xf4>)
 8001636:	01d2      	lsls	r2, r2, #7
 8001638:	440a      	add	r2, r1
 800163a:	4413      	add	r3, r2
 800163c:	7818      	ldrb	r0, [r3, #0]
 800163e:	4b09      	ldr	r3, [pc, #36]	@ (8001664 <OLED_SetByte_Fine+0xf0>)
 8001640:	7819      	ldrb	r1, [r3, #0]
 8001642:	79fa      	ldrb	r2, [r7, #7]
 8001644:	79bb      	ldrb	r3, [r7, #6]
 8001646:	4301      	orrs	r1, r0
 8001648:	b2c8      	uxtb	r0, r1
 800164a:	4907      	ldr	r1, [pc, #28]	@ (8001668 <OLED_SetByte_Fine+0xf4>)
 800164c:	01d2      	lsls	r2, r2, #7
 800164e:	440a      	add	r2, r1
 8001650:	4413      	add	r3, r2
 8001652:	4602      	mov	r2, r0
 8001654:	701a      	strb	r2, [r3, #0]
 8001656:	e000      	b.n	800165a <OLED_SetByte_Fine+0xe6>
  if (page >= OLED_PAGE || column >= OLED_COLUMN) return;
 8001658:	bf00      	nop
  // 使用OLED_SetPixel实现
  // for (uint8_t i = start; i <= end; i++) {
  //   OLED_SetPixel(column, page * 8 + i, !((data >> i) & 0x01));
  // }
}
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bc90      	pop	{r4, r7}
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	200005bd 	.word	0x200005bd
 8001668:	20000138 	.word	0x20000138

0800166c <OLED_SetBits_Fine>:
 * @param color 颜色
 * @note 此函数将显存中从(x,y)开始向下数len位设置为与data相同
 * @note len的范围为1-8
 * @note 此函数与OLED_SetByte_Fine的区别在于此函数的横坐标和纵坐标是以像素为单位的, 可能出现跨两个真实字节的情况(跨页)
 */
void OLED_SetBits_Fine(uint8_t x, uint8_t y, uint8_t data, uint8_t len, OLED_ColorMode color) {
 800166c:	b5b0      	push	{r4, r5, r7, lr}
 800166e:	b086      	sub	sp, #24
 8001670:	af02      	add	r7, sp, #8
 8001672:	4604      	mov	r4, r0
 8001674:	4608      	mov	r0, r1
 8001676:	4611      	mov	r1, r2
 8001678:	461a      	mov	r2, r3
 800167a:	4623      	mov	r3, r4
 800167c:	71fb      	strb	r3, [r7, #7]
 800167e:	4603      	mov	r3, r0
 8001680:	71bb      	strb	r3, [r7, #6]
 8001682:	460b      	mov	r3, r1
 8001684:	717b      	strb	r3, [r7, #5]
 8001686:	4613      	mov	r3, r2
 8001688:	713b      	strb	r3, [r7, #4]
  uint8_t page = y / 8;
 800168a:	79bb      	ldrb	r3, [r7, #6]
 800168c:	08db      	lsrs	r3, r3, #3
 800168e:	73fb      	strb	r3, [r7, #15]
  uint8_t bit = y % 8;
 8001690:	79bb      	ldrb	r3, [r7, #6]
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	73bb      	strb	r3, [r7, #14]
  if (bit + len > 8) {
 8001698:	7bba      	ldrb	r2, [r7, #14]
 800169a:	793b      	ldrb	r3, [r7, #4]
 800169c:	4413      	add	r3, r2
 800169e:	2b08      	cmp	r3, #8
 80016a0:	dd29      	ble.n	80016f6 <OLED_SetBits_Fine+0x8a>
    OLED_SetByte_Fine(page, x, data << bit, bit, 7, color);
 80016a2:	797a      	ldrb	r2, [r7, #5]
 80016a4:	7bbb      	ldrb	r3, [r7, #14]
 80016a6:	fa02 f303 	lsl.w	r3, r2, r3
 80016aa:	b2da      	uxtb	r2, r3
 80016ac:	7bbc      	ldrb	r4, [r7, #14]
 80016ae:	79f9      	ldrb	r1, [r7, #7]
 80016b0:	7bf8      	ldrb	r0, [r7, #15]
 80016b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016b6:	9301      	str	r3, [sp, #4]
 80016b8:	2307      	movs	r3, #7
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	4623      	mov	r3, r4
 80016be:	f7ff ff59 	bl	8001574 <OLED_SetByte_Fine>
    OLED_SetByte_Fine(page + 1, x, data >> (8 - bit), 0, len + bit - 1 - 8, color);
 80016c2:	7bfb      	ldrb	r3, [r7, #15]
 80016c4:	3301      	adds	r3, #1
 80016c6:	b2d8      	uxtb	r0, r3
 80016c8:	797a      	ldrb	r2, [r7, #5]
 80016ca:	7bbb      	ldrb	r3, [r7, #14]
 80016cc:	f1c3 0308 	rsb	r3, r3, #8
 80016d0:	fa42 f303 	asr.w	r3, r2, r3
 80016d4:	b2dc      	uxtb	r4, r3
 80016d6:	793a      	ldrb	r2, [r7, #4]
 80016d8:	7bbb      	ldrb	r3, [r7, #14]
 80016da:	4413      	add	r3, r2
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	3b09      	subs	r3, #9
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	79f9      	ldrb	r1, [r7, #7]
 80016e4:	f897 2020 	ldrb.w	r2, [r7, #32]
 80016e8:	9201      	str	r2, [sp, #4]
 80016ea:	9300      	str	r3, [sp, #0]
 80016ec:	2300      	movs	r3, #0
 80016ee:	4622      	mov	r2, r4
 80016f0:	f7ff ff40 	bl	8001574 <OLED_SetByte_Fine>
  }
  // 使用OLED_SetPixel实现
  // for (uint8_t i = 0; i < len; i++) {
  //   OLED_SetPixel(x, y + i, !((data >> i) & 0x01));
  // }
}
 80016f4:	e015      	b.n	8001722 <OLED_SetBits_Fine+0xb6>
    OLED_SetByte_Fine(page, x, data << bit, bit, bit + len - 1, color);
 80016f6:	797a      	ldrb	r2, [r7, #5]
 80016f8:	7bbb      	ldrb	r3, [r7, #14]
 80016fa:	fa02 f303 	lsl.w	r3, r2, r3
 80016fe:	b2dc      	uxtb	r4, r3
 8001700:	7bba      	ldrb	r2, [r7, #14]
 8001702:	793b      	ldrb	r3, [r7, #4]
 8001704:	4413      	add	r3, r2
 8001706:	b2db      	uxtb	r3, r3
 8001708:	3b01      	subs	r3, #1
 800170a:	b2db      	uxtb	r3, r3
 800170c:	7bbd      	ldrb	r5, [r7, #14]
 800170e:	79f9      	ldrb	r1, [r7, #7]
 8001710:	7bf8      	ldrb	r0, [r7, #15]
 8001712:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001716:	9201      	str	r2, [sp, #4]
 8001718:	9300      	str	r3, [sp, #0]
 800171a:	462b      	mov	r3, r5
 800171c:	4622      	mov	r2, r4
 800171e:	f7ff ff29 	bl	8001574 <OLED_SetByte_Fine>
}
 8001722:	bf00      	nop
 8001724:	3710      	adds	r7, #16
 8001726:	46bd      	mov	sp, r7
 8001728:	bdb0      	pop	{r4, r5, r7, pc}

0800172a <OLED_SetBits>:
 * @param data 数据
 * @param color 颜色
 * @note 此函数将显存中从(x,y)开始向下数8位设置为与data相同
 * @note 此函数与OLED_SetByte的区别在于此函数的横坐标和纵坐标是以像素为单位的, 可能出现跨两个真实字节的情况(跨页)
 */
void OLED_SetBits(uint8_t x, uint8_t y, uint8_t data, OLED_ColorMode color) {
 800172a:	b590      	push	{r4, r7, lr}
 800172c:	b087      	sub	sp, #28
 800172e:	af02      	add	r7, sp, #8
 8001730:	4604      	mov	r4, r0
 8001732:	4608      	mov	r0, r1
 8001734:	4611      	mov	r1, r2
 8001736:	461a      	mov	r2, r3
 8001738:	4623      	mov	r3, r4
 800173a:	71fb      	strb	r3, [r7, #7]
 800173c:	4603      	mov	r3, r0
 800173e:	71bb      	strb	r3, [r7, #6]
 8001740:	460b      	mov	r3, r1
 8001742:	717b      	strb	r3, [r7, #5]
 8001744:	4613      	mov	r3, r2
 8001746:	713b      	strb	r3, [r7, #4]
  uint8_t page = y / 8;
 8001748:	79bb      	ldrb	r3, [r7, #6]
 800174a:	08db      	lsrs	r3, r3, #3
 800174c:	73fb      	strb	r3, [r7, #15]
  uint8_t bit = y % 8;
 800174e:	79bb      	ldrb	r3, [r7, #6]
 8001750:	f003 0307 	and.w	r3, r3, #7
 8001754:	73bb      	strb	r3, [r7, #14]
  OLED_SetByte_Fine(page, x, data << bit, bit, 7, color);
 8001756:	797a      	ldrb	r2, [r7, #5]
 8001758:	7bbb      	ldrb	r3, [r7, #14]
 800175a:	fa02 f303 	lsl.w	r3, r2, r3
 800175e:	b2da      	uxtb	r2, r3
 8001760:	7bbc      	ldrb	r4, [r7, #14]
 8001762:	79f9      	ldrb	r1, [r7, #7]
 8001764:	7bf8      	ldrb	r0, [r7, #15]
 8001766:	793b      	ldrb	r3, [r7, #4]
 8001768:	9301      	str	r3, [sp, #4]
 800176a:	2307      	movs	r3, #7
 800176c:	9300      	str	r3, [sp, #0]
 800176e:	4623      	mov	r3, r4
 8001770:	f7ff ff00 	bl	8001574 <OLED_SetByte_Fine>
  if (bit) {
 8001774:	7bbb      	ldrb	r3, [r7, #14]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d014      	beq.n	80017a4 <OLED_SetBits+0x7a>
    OLED_SetByte_Fine(page + 1, x, data >> (8 - bit), 0, bit - 1, color);
 800177a:	7bfb      	ldrb	r3, [r7, #15]
 800177c:	3301      	adds	r3, #1
 800177e:	b2d8      	uxtb	r0, r3
 8001780:	797a      	ldrb	r2, [r7, #5]
 8001782:	7bbb      	ldrb	r3, [r7, #14]
 8001784:	f1c3 0308 	rsb	r3, r3, #8
 8001788:	fa42 f303 	asr.w	r3, r2, r3
 800178c:	b2dc      	uxtb	r4, r3
 800178e:	7bbb      	ldrb	r3, [r7, #14]
 8001790:	3b01      	subs	r3, #1
 8001792:	b2db      	uxtb	r3, r3
 8001794:	79f9      	ldrb	r1, [r7, #7]
 8001796:	793a      	ldrb	r2, [r7, #4]
 8001798:	9201      	str	r2, [sp, #4]
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	2300      	movs	r3, #0
 800179e:	4622      	mov	r2, r4
 80017a0:	f7ff fee8 	bl	8001574 <OLED_SetByte_Fine>
  }
}
 80017a4:	bf00      	nop
 80017a6:	3714      	adds	r7, #20
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd90      	pop	{r4, r7, pc}

080017ac <OLED_SetBlock>:
 * @param h 高度
 * @param color 颜色
 * @note 此函数将显存中从(x,y)开始的w*h个像素设置为data中的数据
 * @note data的数据应该采用列行式排列
 */
void OLED_SetBlock(uint8_t x, uint8_t y, const uint8_t *data, uint8_t w, uint8_t h, OLED_ColorMode color) {
 80017ac:	b590      	push	{r4, r7, lr}
 80017ae:	b087      	sub	sp, #28
 80017b0:	af02      	add	r7, sp, #8
 80017b2:	603a      	str	r2, [r7, #0]
 80017b4:	461a      	mov	r2, r3
 80017b6:	4603      	mov	r3, r0
 80017b8:	71fb      	strb	r3, [r7, #7]
 80017ba:	460b      	mov	r3, r1
 80017bc:	71bb      	strb	r3, [r7, #6]
 80017be:	4613      	mov	r3, r2
 80017c0:	717b      	strb	r3, [r7, #5]
  uint8_t fullRow = h / 8; // 完整的行数
 80017c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017c6:	08db      	lsrs	r3, r3, #3
 80017c8:	733b      	strb	r3, [r7, #12]
  uint8_t partBit = h % 8; // 不完整的字节中的有效位数
 80017ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017ce:	f003 0307 	and.w	r3, r3, #7
 80017d2:	72fb      	strb	r3, [r7, #11]
  for (uint8_t i = 0; i < w; i++) {
 80017d4:	2300      	movs	r3, #0
 80017d6:	73fb      	strb	r3, [r7, #15]
 80017d8:	e025      	b.n	8001826 <OLED_SetBlock+0x7a>
    for (uint8_t j = 0; j < fullRow; j++) {
 80017da:	2300      	movs	r3, #0
 80017dc:	73bb      	strb	r3, [r7, #14]
 80017de:	e01b      	b.n	8001818 <OLED_SetBlock+0x6c>
      OLED_SetBits(x + i, y + j * 8, data[i + j * w], color);
 80017e0:	79fa      	ldrb	r2, [r7, #7]
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
 80017e4:	4413      	add	r3, r2
 80017e6:	b2d8      	uxtb	r0, r3
 80017e8:	7bbb      	ldrb	r3, [r7, #14]
 80017ea:	00db      	lsls	r3, r3, #3
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	79bb      	ldrb	r3, [r7, #6]
 80017f0:	4413      	add	r3, r2
 80017f2:	b2dc      	uxtb	r4, r3
 80017f4:	7bfa      	ldrb	r2, [r7, #15]
 80017f6:	7bbb      	ldrb	r3, [r7, #14]
 80017f8:	7979      	ldrb	r1, [r7, #5]
 80017fa:	fb01 f303 	mul.w	r3, r1, r3
 80017fe:	4413      	add	r3, r2
 8001800:	461a      	mov	r2, r3
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	4413      	add	r3, r2
 8001806:	781a      	ldrb	r2, [r3, #0]
 8001808:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800180c:	4621      	mov	r1, r4
 800180e:	f7ff ff8c 	bl	800172a <OLED_SetBits>
    for (uint8_t j = 0; j < fullRow; j++) {
 8001812:	7bbb      	ldrb	r3, [r7, #14]
 8001814:	3301      	adds	r3, #1
 8001816:	73bb      	strb	r3, [r7, #14]
 8001818:	7bba      	ldrb	r2, [r7, #14]
 800181a:	7b3b      	ldrb	r3, [r7, #12]
 800181c:	429a      	cmp	r2, r3
 800181e:	d3df      	bcc.n	80017e0 <OLED_SetBlock+0x34>
  for (uint8_t i = 0; i < w; i++) {
 8001820:	7bfb      	ldrb	r3, [r7, #15]
 8001822:	3301      	adds	r3, #1
 8001824:	73fb      	strb	r3, [r7, #15]
 8001826:	7bfa      	ldrb	r2, [r7, #15]
 8001828:	797b      	ldrb	r3, [r7, #5]
 800182a:	429a      	cmp	r2, r3
 800182c:	d3d5      	bcc.n	80017da <OLED_SetBlock+0x2e>
    }
  }
  if (partBit) {
 800182e:	7afb      	ldrb	r3, [r7, #11]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d028      	beq.n	8001886 <OLED_SetBlock+0xda>
    uint16_t fullNum = w * fullRow; // 完整的字节数
 8001834:	797b      	ldrb	r3, [r7, #5]
 8001836:	b29b      	uxth	r3, r3
 8001838:	7b3a      	ldrb	r2, [r7, #12]
 800183a:	b292      	uxth	r2, r2
 800183c:	fb02 f303 	mul.w	r3, r2, r3
 8001840:	813b      	strh	r3, [r7, #8]
    for (uint8_t i = 0; i < w; i++) {
 8001842:	2300      	movs	r3, #0
 8001844:	737b      	strb	r3, [r7, #13]
 8001846:	e01a      	b.n	800187e <OLED_SetBlock+0xd2>
      OLED_SetBits_Fine(x + i, y + (fullRow * 8), data[fullNum + i], partBit, color);
 8001848:	79fa      	ldrb	r2, [r7, #7]
 800184a:	7b7b      	ldrb	r3, [r7, #13]
 800184c:	4413      	add	r3, r2
 800184e:	b2d8      	uxtb	r0, r3
 8001850:	7b3b      	ldrb	r3, [r7, #12]
 8001852:	00db      	lsls	r3, r3, #3
 8001854:	b2da      	uxtb	r2, r3
 8001856:	79bb      	ldrb	r3, [r7, #6]
 8001858:	4413      	add	r3, r2
 800185a:	b2d9      	uxtb	r1, r3
 800185c:	893a      	ldrh	r2, [r7, #8]
 800185e:	7b7b      	ldrb	r3, [r7, #13]
 8001860:	4413      	add	r3, r2
 8001862:	461a      	mov	r2, r3
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	4413      	add	r3, r2
 8001868:	781a      	ldrb	r2, [r3, #0]
 800186a:	7afc      	ldrb	r4, [r7, #11]
 800186c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001870:	9300      	str	r3, [sp, #0]
 8001872:	4623      	mov	r3, r4
 8001874:	f7ff fefa 	bl	800166c <OLED_SetBits_Fine>
    for (uint8_t i = 0; i < w; i++) {
 8001878:	7b7b      	ldrb	r3, [r7, #13]
 800187a:	3301      	adds	r3, #1
 800187c:	737b      	strb	r3, [r7, #13]
 800187e:	7b7a      	ldrb	r2, [r7, #13]
 8001880:	797b      	ldrb	r3, [r7, #5]
 8001882:	429a      	cmp	r2, r3
 8001884:	d3e0      	bcc.n	8001848 <OLED_SetBlock+0x9c>
  //       if (j * 8 + k >= h) break; // 防止越界(不完整的字节
  //       OLED_SetPixel(x + i, y + j * 8 + k, !((data[i + j * w] >> k) & 0x01));
  //     }
  //   }
  // }
}
 8001886:	bf00      	nop
 8001888:	3714      	adds	r7, #20
 800188a:	46bd      	mov	sp, r7
 800188c:	bd90      	pop	{r4, r7, pc}

0800188e <OLED_PrintASCIIChar>:
 * @param y 起始点纵坐标
 * @param ch 字符
 * @param font 字体
 * @param color 颜色
 */
void OLED_PrintASCIIChar(uint8_t x, uint8_t y, char ch, const ASCIIFont *font, OLED_ColorMode color) {
 800188e:	b5b0      	push	{r4, r5, r7, lr}
 8001890:	b084      	sub	sp, #16
 8001892:	af02      	add	r7, sp, #8
 8001894:	603b      	str	r3, [r7, #0]
 8001896:	4603      	mov	r3, r0
 8001898:	71fb      	strb	r3, [r7, #7]
 800189a:	460b      	mov	r3, r1
 800189c:	71bb      	strb	r3, [r7, #6]
 800189e:	4613      	mov	r3, r2
 80018a0:	717b      	strb	r3, [r7, #5]
  OLED_SetBlock(x, y, font->chars + (ch - ' ') * (((font->h + 7) / 8) * font->w), font->w, font->h, color);
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685a      	ldr	r2, [r3, #4]
 80018a6:	797b      	ldrb	r3, [r7, #5]
 80018a8:	f1a3 0120 	sub.w	r1, r3, #32
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	3307      	adds	r3, #7
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	da00      	bge.n	80018b8 <OLED_PrintASCIIChar+0x2a>
 80018b6:	3307      	adds	r3, #7
 80018b8:	10db      	asrs	r3, r3, #3
 80018ba:	4618      	mov	r0, r3
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	785b      	ldrb	r3, [r3, #1]
 80018c0:	fb00 f303 	mul.w	r3, r0, r3
 80018c4:	fb01 f303 	mul.w	r3, r1, r3
 80018c8:	18d4      	adds	r4, r2, r3
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	785d      	ldrb	r5, [r3, #1]
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	79b9      	ldrb	r1, [r7, #6]
 80018d4:	79f8      	ldrb	r0, [r7, #7]
 80018d6:	7e3a      	ldrb	r2, [r7, #24]
 80018d8:	9201      	str	r2, [sp, #4]
 80018da:	9300      	str	r3, [sp, #0]
 80018dc:	462b      	mov	r3, r5
 80018de:	4622      	mov	r2, r4
 80018e0:	f7ff ff64 	bl	80017ac <OLED_SetBlock>
}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bdb0      	pop	{r4, r5, r7, pc}

080018ec <_OLED_GetUTF8Len>:
}

/**
 * @brief 获取UTF-8编码的字符长度
 */
uint8_t _OLED_GetUTF8Len(char *string) {
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  if ((string[0] & 0x80) == 0x00) {
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	b25b      	sxtb	r3, r3
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	db01      	blt.n	8001902 <_OLED_GetUTF8Len+0x16>
    return 1;
 80018fe:	2301      	movs	r3, #1
 8001900:	e018      	b.n	8001934 <_OLED_GetUTF8Len+0x48>
  } else if ((string[0] & 0xE0) == 0xC0) {
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800190a:	2bc0      	cmp	r3, #192	@ 0xc0
 800190c:	d101      	bne.n	8001912 <_OLED_GetUTF8Len+0x26>
    return 2;
 800190e:	2302      	movs	r3, #2
 8001910:	e010      	b.n	8001934 <_OLED_GetUTF8Len+0x48>
  } else if ((string[0] & 0xF0) == 0xE0) {
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800191a:	2be0      	cmp	r3, #224	@ 0xe0
 800191c:	d101      	bne.n	8001922 <_OLED_GetUTF8Len+0x36>
    return 3;
 800191e:	2303      	movs	r3, #3
 8001920:	e008      	b.n	8001934 <_OLED_GetUTF8Len+0x48>
  } else if ((string[0] & 0xF8) == 0xF0) {
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 800192a:	2bf0      	cmp	r3, #240	@ 0xf0
 800192c:	d101      	bne.n	8001932 <_OLED_GetUTF8Len+0x46>
    return 4;
 800192e:	2304      	movs	r3, #4
 8001930:	e000      	b.n	8001934 <_OLED_GetUTF8Len+0x48>
  }
  return 0;
 8001932:	2300      	movs	r3, #0
}
 8001934:	4618      	mov	r0, r3
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr

0800193e <OLED_PrintString>:
 *
 * @note 为保证字符串中的中文会被自动识别并绘制, 需:
 * 1. 编译器字符集设置为UTF-8
 * 2. 使用波特律动LED取模工具生成字模(https://led.baud-dance.com)
 */
void OLED_PrintString(uint8_t x, uint8_t y, char *str, const Font *font, OLED_ColorMode color) {
 800193e:	b5b0      	push	{r4, r5, r7, lr}
 8001940:	b08a      	sub	sp, #40	@ 0x28
 8001942:	af02      	add	r7, sp, #8
 8001944:	60ba      	str	r2, [r7, #8]
 8001946:	607b      	str	r3, [r7, #4]
 8001948:	4603      	mov	r3, r0
 800194a:	73fb      	strb	r3, [r7, #15]
 800194c:	460b      	mov	r3, r1
 800194e:	73bb      	strb	r3, [r7, #14]
  uint16_t i = 0;                                       // 字符串索引
 8001950:	2300      	movs	r3, #0
 8001952:	83fb      	strh	r3, [r7, #30]
  uint8_t oneLen = (((font->h + 7) / 8) * font->w) + 4; // 一个字模占多少字节
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	3307      	adds	r3, #7
 800195a:	2b00      	cmp	r3, #0
 800195c:	da00      	bge.n	8001960 <OLED_PrintString+0x22>
 800195e:	3307      	adds	r3, #7
 8001960:	10db      	asrs	r3, r3, #3
 8001962:	b2db      	uxtb	r3, r3
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	7852      	ldrb	r2, [r2, #1]
 8001968:	fb02 f303 	mul.w	r3, r2, r3
 800196c:	b2db      	uxtb	r3, r3
 800196e:	3304      	adds	r3, #4
 8001970:	76fb      	strb	r3, [r7, #27]
  uint8_t found;                                        // 是否找到字模
  uint8_t utf8Len;                                      // UTF-8编码长度
  uint8_t *head;                                        // 字模头指针
  while (str[i]) {
 8001972:	e07d      	b.n	8001a70 <OLED_PrintString+0x132>
    found = 0;
 8001974:	2300      	movs	r3, #0
 8001976:	777b      	strb	r3, [r7, #29]
    utf8Len = _OLED_GetUTF8Len(str + i);
 8001978:	8bfb      	ldrh	r3, [r7, #30]
 800197a:	68ba      	ldr	r2, [r7, #8]
 800197c:	4413      	add	r3, r2
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff ffb4 	bl	80018ec <_OLED_GetUTF8Len>
 8001984:	4603      	mov	r3, r0
 8001986:	76bb      	strb	r3, [r7, #26]
    if (utf8Len == 0) break; // 有问题的UTF-8编码
 8001988:	7ebb      	ldrb	r3, [r7, #26]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d078      	beq.n	8001a80 <OLED_PrintString+0x142>

    // 寻找字符  TODO 优化查找算法, 二分查找或者hash
    for (uint8_t j = 0; j < font->len; j++) {
 800198e:	2300      	movs	r3, #0
 8001990:	773b      	strb	r3, [r7, #28]
 8001992:	e032      	b.n	80019fa <OLED_PrintString+0xbc>
      head = (uint8_t *)(font->chars) + (j * oneLen);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	7f3a      	ldrb	r2, [r7, #28]
 800199a:	7ef9      	ldrb	r1, [r7, #27]
 800199c:	fb01 f202 	mul.w	r2, r1, r2
 80019a0:	4413      	add	r3, r2
 80019a2:	617b      	str	r3, [r7, #20]
      if (memcmp(str + i, head, utf8Len) == 0) {
 80019a4:	8bfb      	ldrh	r3, [r7, #30]
 80019a6:	68ba      	ldr	r2, [r7, #8]
 80019a8:	4413      	add	r3, r2
 80019aa:	7eba      	ldrb	r2, [r7, #26]
 80019ac:	6979      	ldr	r1, [r7, #20]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f004 fa8c 	bl	8005ecc <memcmp>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d11c      	bne.n	80019f4 <OLED_PrintString+0xb6>
        OLED_SetBlock(x, y, head + 4, font->w, font->h, color);
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	1d1c      	adds	r4, r3, #4
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	785d      	ldrb	r5, [r3, #1]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	7bb9      	ldrb	r1, [r7, #14]
 80019c8:	7bf8      	ldrb	r0, [r7, #15]
 80019ca:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80019ce:	9201      	str	r2, [sp, #4]
 80019d0:	9300      	str	r3, [sp, #0]
 80019d2:	462b      	mov	r3, r5
 80019d4:	4622      	mov	r2, r4
 80019d6:	f7ff fee9 	bl	80017ac <OLED_SetBlock>
        // 移动光标
        x += font->w;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	785a      	ldrb	r2, [r3, #1]
 80019de:	7bfb      	ldrb	r3, [r7, #15]
 80019e0:	4413      	add	r3, r2
 80019e2:	73fb      	strb	r3, [r7, #15]
        i += utf8Len;
 80019e4:	7ebb      	ldrb	r3, [r7, #26]
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	8bfb      	ldrh	r3, [r7, #30]
 80019ea:	4413      	add	r3, r2
 80019ec:	83fb      	strh	r3, [r7, #30]
        found = 1;
 80019ee:	2301      	movs	r3, #1
 80019f0:	777b      	strb	r3, [r7, #29]
        break;
 80019f2:	e007      	b.n	8001a04 <OLED_PrintString+0xc6>
    for (uint8_t j = 0; j < font->len; j++) {
 80019f4:	7f3b      	ldrb	r3, [r7, #28]
 80019f6:	3301      	adds	r3, #1
 80019f8:	773b      	strb	r3, [r7, #28]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	7a1b      	ldrb	r3, [r3, #8]
 80019fe:	7f3a      	ldrb	r2, [r7, #28]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d3c7      	bcc.n	8001994 <OLED_PrintString+0x56>
      }
    }

    // 若未找到字模,且为ASCII字符, 则缺省显示ASCII字符
    if (found == 0) {
 8001a04:	7f7b      	ldrb	r3, [r7, #29]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d132      	bne.n	8001a70 <OLED_PrintString+0x132>
      if (utf8Len == 1) {
 8001a0a:	7ebb      	ldrb	r3, [r7, #26]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d119      	bne.n	8001a44 <OLED_PrintString+0x106>
        OLED_PrintASCIIChar(x, y, str[i], font->ascii, color);
 8001a10:	8bfb      	ldrh	r3, [r7, #30]
 8001a12:	68ba      	ldr	r2, [r7, #8]
 8001a14:	4413      	add	r3, r2
 8001a16:	781a      	ldrb	r2, [r3, #0]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	68dc      	ldr	r4, [r3, #12]
 8001a1c:	7bb9      	ldrb	r1, [r7, #14]
 8001a1e:	7bf8      	ldrb	r0, [r7, #15]
 8001a20:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001a24:	9300      	str	r3, [sp, #0]
 8001a26:	4623      	mov	r3, r4
 8001a28:	f7ff ff31 	bl	800188e <OLED_PrintASCIIChar>
        // 移动光标
        x += font->ascii->w;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	785a      	ldrb	r2, [r3, #1]
 8001a32:	7bfb      	ldrb	r3, [r7, #15]
 8001a34:	4413      	add	r3, r2
 8001a36:	73fb      	strb	r3, [r7, #15]
        i += utf8Len;
 8001a38:	7ebb      	ldrb	r3, [r7, #26]
 8001a3a:	b29a      	uxth	r2, r3
 8001a3c:	8bfb      	ldrh	r3, [r7, #30]
 8001a3e:	4413      	add	r3, r2
 8001a40:	83fb      	strh	r3, [r7, #30]
 8001a42:	e015      	b.n	8001a70 <OLED_PrintString+0x132>
      } else {
        OLED_PrintASCIIChar(x, y, ' ', font->ascii, color);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	68da      	ldr	r2, [r3, #12]
 8001a48:	7bb9      	ldrb	r1, [r7, #14]
 8001a4a:	7bf8      	ldrb	r0, [r7, #15]
 8001a4c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001a50:	9300      	str	r3, [sp, #0]
 8001a52:	4613      	mov	r3, r2
 8001a54:	2220      	movs	r2, #32
 8001a56:	f7ff ff1a 	bl	800188e <OLED_PrintASCIIChar>
        x += font->ascii->w;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	68db      	ldr	r3, [r3, #12]
 8001a5e:	785a      	ldrb	r2, [r3, #1]
 8001a60:	7bfb      	ldrb	r3, [r7, #15]
 8001a62:	4413      	add	r3, r2
 8001a64:	73fb      	strb	r3, [r7, #15]
        i += utf8Len;
 8001a66:	7ebb      	ldrb	r3, [r7, #26]
 8001a68:	b29a      	uxth	r2, r3
 8001a6a:	8bfb      	ldrh	r3, [r7, #30]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	83fb      	strh	r3, [r7, #30]
  while (str[i]) {
 8001a70:	8bfb      	ldrh	r3, [r7, #30]
 8001a72:	68ba      	ldr	r2, [r7, #8]
 8001a74:	4413      	add	r3, r2
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	f47f af7b 	bne.w	8001974 <OLED_PrintString+0x36>
      }
    }
  }
}
 8001a7e:	e000      	b.n	8001a82 <OLED_PrintString+0x144>
    if (utf8Len == 0) break; // 有问题的UTF-8编码
 8001a80:	bf00      	nop
}
 8001a82:	bf00      	nop
 8001a84:	3720      	adds	r7, #32
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001a8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b085      	sub	sp, #20
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a92:	4b15      	ldr	r3, [pc, #84]	@ (8001ae8 <HAL_MspInit+0x5c>)
 8001a94:	699b      	ldr	r3, [r3, #24]
 8001a96:	4a14      	ldr	r2, [pc, #80]	@ (8001ae8 <HAL_MspInit+0x5c>)
 8001a98:	f043 0301 	orr.w	r3, r3, #1
 8001a9c:	6193      	str	r3, [r2, #24]
 8001a9e:	4b12      	ldr	r3, [pc, #72]	@ (8001ae8 <HAL_MspInit+0x5c>)
 8001aa0:	699b      	ldr	r3, [r3, #24]
 8001aa2:	f003 0301 	and.w	r3, r3, #1
 8001aa6:	60bb      	str	r3, [r7, #8]
 8001aa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aaa:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae8 <HAL_MspInit+0x5c>)
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	4a0e      	ldr	r2, [pc, #56]	@ (8001ae8 <HAL_MspInit+0x5c>)
 8001ab0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ab4:	61d3      	str	r3, [r2, #28]
 8001ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae8 <HAL_MspInit+0x5c>)
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001abe:	607b      	str	r3, [r7, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8001aec <HAL_MspInit+0x60>)
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ad6:	60fb      	str	r3, [r7, #12]
 8001ad8:	4a04      	ldr	r2, [pc, #16]	@ (8001aec <HAL_MspInit+0x60>)
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ade:	bf00      	nop
 8001ae0:	3714      	adds	r7, #20
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bc80      	pop	{r7}
 8001ae6:	4770      	bx	lr
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	40010000 	.word	0x40010000

08001af0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001af4:	bf00      	nop
 8001af6:	e7fd      	b.n	8001af4 <NMI_Handler+0x4>

08001af8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001afc:	bf00      	nop
 8001afe:	e7fd      	b.n	8001afc <HardFault_Handler+0x4>

08001b00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b04:	bf00      	nop
 8001b06:	e7fd      	b.n	8001b04 <MemManage_Handler+0x4>

08001b08 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b0c:	bf00      	nop
 8001b0e:	e7fd      	b.n	8001b0c <BusFault_Handler+0x4>

08001b10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b14:	bf00      	nop
 8001b16:	e7fd      	b.n	8001b14 <UsageFault_Handler+0x4>

08001b18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b1c:	bf00      	nop
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr

08001b24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr

08001b30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b34:	bf00      	nop
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr

08001b3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b40:	f000 fb6e 	bl	8002220 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b44:	bf00      	nop
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001b4c:	4802      	ldr	r0, [pc, #8]	@ (8001b58 <DMA1_Channel2_IRQHandler+0x10>)
 8001b4e:	f000 fe23 	bl	8002798 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	20000728 	.word	0x20000728

08001b5c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001b60:	4802      	ldr	r0, [pc, #8]	@ (8001b6c <DMA1_Channel3_IRQHandler+0x10>)
 8001b62:	f000 fe19 	bl	8002798 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	200006e4 	.word	0x200006e4

08001b70 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b74:	4802      	ldr	r0, [pc, #8]	@ (8001b80 <USART3_IRQHandler+0x10>)
 8001b76:	f003 f9f3 	bl	8004f60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	2000069c 	.word	0x2000069c

08001b84 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);  // button1_Pin
 8001b88:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001b8c:	f001 f8d4 	bl	8002d38 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);  // button2_Pin
 8001b90:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001b94:	f001 f8d0 	bl	8002d38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b98:	bf00      	nop
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b086      	sub	sp, #24
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ba4:	4a14      	ldr	r2, [pc, #80]	@ (8001bf8 <_sbrk+0x5c>)
 8001ba6:	4b15      	ldr	r3, [pc, #84]	@ (8001bfc <_sbrk+0x60>)
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bb0:	4b13      	ldr	r3, [pc, #76]	@ (8001c00 <_sbrk+0x64>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d102      	bne.n	8001bbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bb8:	4b11      	ldr	r3, [pc, #68]	@ (8001c00 <_sbrk+0x64>)
 8001bba:	4a12      	ldr	r2, [pc, #72]	@ (8001c04 <_sbrk+0x68>)
 8001bbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bbe:	4b10      	ldr	r3, [pc, #64]	@ (8001c00 <_sbrk+0x64>)
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	693a      	ldr	r2, [r7, #16]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d207      	bcs.n	8001bdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bcc:	f004 f9a8 	bl	8005f20 <__errno>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	220c      	movs	r2, #12
 8001bd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bda:	e009      	b.n	8001bf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bdc:	4b08      	ldr	r3, [pc, #32]	@ (8001c00 <_sbrk+0x64>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001be2:	4b07      	ldr	r3, [pc, #28]	@ (8001c00 <_sbrk+0x64>)
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4413      	add	r3, r2
 8001bea:	4a05      	ldr	r2, [pc, #20]	@ (8001c00 <_sbrk+0x64>)
 8001bec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bee:	68fb      	ldr	r3, [r7, #12]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3718      	adds	r7, #24
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	20005000 	.word	0x20005000
 8001bfc:	00000400 	.word	0x00000400
 8001c00:	200005c0 	.word	0x200005c0
 8001c04:	200008b8 	.word	0x200008b8

08001c08 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c0c:	bf00      	nop
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bc80      	pop	{r7}
 8001c12:	4770      	bx	lr

08001c14 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b08c      	sub	sp, #48	@ 0x30
 8001c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c1a:	f107 030c 	add.w	r3, r7, #12
 8001c1e:	2224      	movs	r2, #36	@ 0x24
 8001c20:	2100      	movs	r1, #0
 8001c22:	4618      	mov	r0, r3
 8001c24:	f004 f962 	bl	8005eec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c28:	1d3b      	adds	r3, r7, #4
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c30:	4b22      	ldr	r3, [pc, #136]	@ (8001cbc <MX_TIM1_Init+0xa8>)
 8001c32:	4a23      	ldr	r2, [pc, #140]	@ (8001cc0 <MX_TIM1_Init+0xac>)
 8001c34:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2-1;
 8001c36:	4b21      	ldr	r3, [pc, #132]	@ (8001cbc <MX_TIM1_Init+0xa8>)
 8001c38:	2201      	movs	r2, #1
 8001c3a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c3c:	4b1f      	ldr	r3, [pc, #124]	@ (8001cbc <MX_TIM1_Init+0xa8>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001c42:	4b1e      	ldr	r3, [pc, #120]	@ (8001cbc <MX_TIM1_Init+0xa8>)
 8001c44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c48:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c4a:	4b1c      	ldr	r3, [pc, #112]	@ (8001cbc <MX_TIM1_Init+0xa8>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c50:	4b1a      	ldr	r3, [pc, #104]	@ (8001cbc <MX_TIM1_Init+0xa8>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c56:	4b19      	ldr	r3, [pc, #100]	@ (8001cbc <MX_TIM1_Init+0xa8>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001c60:	2302      	movs	r3, #2
 8001c62:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c64:	2301      	movs	r3, #1
 8001c66:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001c6c:	230a      	movs	r3, #10
 8001c6e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c70:	2300      	movs	r3, #0
 8001c72:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c74:	2301      	movs	r3, #1
 8001c76:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8001c7c:	230f      	movs	r3, #15
 8001c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001c80:	f107 030c 	add.w	r3, r7, #12
 8001c84:	4619      	mov	r1, r3
 8001c86:	480d      	ldr	r0, [pc, #52]	@ (8001cbc <MX_TIM1_Init+0xa8>)
 8001c88:	f002 fa6e 	bl	8004168 <HAL_TIM_Encoder_Init>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001c92:	f7ff fbab 	bl	80013ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c96:	2300      	movs	r3, #0
 8001c98:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c9e:	1d3b      	adds	r3, r7, #4
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4806      	ldr	r0, [pc, #24]	@ (8001cbc <MX_TIM1_Init+0xa8>)
 8001ca4:	f002 ffca 	bl	8004c3c <HAL_TIMEx_MasterConfigSynchronization>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001cae:	f7ff fb9d 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001cb2:	bf00      	nop
 8001cb4:	3730      	adds	r7, #48	@ 0x30
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	200005c4 	.word	0x200005c4
 8001cc0:	40012c00 	.word	0x40012c00

08001cc4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08e      	sub	sp, #56	@ 0x38
 8001cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	605a      	str	r2, [r3, #4]
 8001cd4:	609a      	str	r2, [r3, #8]
 8001cd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cd8:	f107 0320 	add.w	r3, r7, #32
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ce2:	1d3b      	adds	r3, r7, #4
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
 8001cee:	611a      	str	r2, [r3, #16]
 8001cf0:	615a      	str	r2, [r3, #20]
 8001cf2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001cf4:	4b2d      	ldr	r3, [pc, #180]	@ (8001dac <MX_TIM4_Init+0xe8>)
 8001cf6:	4a2e      	ldr	r2, [pc, #184]	@ (8001db0 <MX_TIM4_Init+0xec>)
 8001cf8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 720-1;
 8001cfa:	4b2c      	ldr	r3, [pc, #176]	@ (8001dac <MX_TIM4_Init+0xe8>)
 8001cfc:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8001d00:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d02:	4b2a      	ldr	r3, [pc, #168]	@ (8001dac <MX_TIM4_Init+0xe8>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000-1;
 8001d08:	4b28      	ldr	r3, [pc, #160]	@ (8001dac <MX_TIM4_Init+0xe8>)
 8001d0a:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001d0e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d10:	4b26      	ldr	r3, [pc, #152]	@ (8001dac <MX_TIM4_Init+0xe8>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d16:	4b25      	ldr	r3, [pc, #148]	@ (8001dac <MX_TIM4_Init+0xe8>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001d1c:	4823      	ldr	r0, [pc, #140]	@ (8001dac <MX_TIM4_Init+0xe8>)
 8001d1e:	f002 f8d9 	bl	8003ed4 <HAL_TIM_Base_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001d28:	f7ff fb60 	bl	80013ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d30:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001d32:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d36:	4619      	mov	r1, r3
 8001d38:	481c      	ldr	r0, [pc, #112]	@ (8001dac <MX_TIM4_Init+0xe8>)
 8001d3a:	f002 fc07 	bl	800454c <HAL_TIM_ConfigClockSource>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001d44:	f7ff fb52 	bl	80013ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001d48:	4818      	ldr	r0, [pc, #96]	@ (8001dac <MX_TIM4_Init+0xe8>)
 8001d4a:	f002 f912 	bl	8003f72 <HAL_TIM_PWM_Init>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001d54:	f7ff fb4a 	bl	80013ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d60:	f107 0320 	add.w	r3, r7, #32
 8001d64:	4619      	mov	r1, r3
 8001d66:	4811      	ldr	r0, [pc, #68]	@ (8001dac <MX_TIM4_Init+0xe8>)
 8001d68:	f002 ff68 	bl	8004c3c <HAL_TIMEx_MasterConfigSynchronization>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001d72:	f7ff fb3b 	bl	80013ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d76:	2360      	movs	r3, #96	@ 0x60
 8001d78:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d82:	2300      	movs	r3, #0
 8001d84:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d86:	1d3b      	adds	r3, r7, #4
 8001d88:	2208      	movs	r2, #8
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4807      	ldr	r0, [pc, #28]	@ (8001dac <MX_TIM4_Init+0xe8>)
 8001d8e:	f002 fb1b 	bl	80043c8 <HAL_TIM_PWM_ConfigChannel>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001d98:	f7ff fb28 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001d9c:	4803      	ldr	r0, [pc, #12]	@ (8001dac <MX_TIM4_Init+0xe8>)
 8001d9e:	f000 f867 	bl	8001e70 <HAL_TIM_MspPostInit>

}
 8001da2:	bf00      	nop
 8001da4:	3738      	adds	r7, #56	@ 0x38
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	2000060c 	.word	0x2000060c
 8001db0:	40000800 	.word	0x40000800

08001db4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b088      	sub	sp, #32
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dbc:	f107 0310 	add.w	r3, r7, #16
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	605a      	str	r2, [r3, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
 8001dc8:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM1)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a16      	ldr	r2, [pc, #88]	@ (8001e28 <HAL_TIM_Encoder_MspInit+0x74>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d124      	bne.n	8001e1e <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dd4:	4b15      	ldr	r3, [pc, #84]	@ (8001e2c <HAL_TIM_Encoder_MspInit+0x78>)
 8001dd6:	699b      	ldr	r3, [r3, #24]
 8001dd8:	4a14      	ldr	r2, [pc, #80]	@ (8001e2c <HAL_TIM_Encoder_MspInit+0x78>)
 8001dda:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001dde:	6193      	str	r3, [r2, #24]
 8001de0:	4b12      	ldr	r3, [pc, #72]	@ (8001e2c <HAL_TIM_Encoder_MspInit+0x78>)
 8001de2:	699b      	ldr	r3, [r3, #24]
 8001de4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001de8:	60fb      	str	r3, [r7, #12]
 8001dea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dec:	4b0f      	ldr	r3, [pc, #60]	@ (8001e2c <HAL_TIM_Encoder_MspInit+0x78>)
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	4a0e      	ldr	r2, [pc, #56]	@ (8001e2c <HAL_TIM_Encoder_MspInit+0x78>)
 8001df2:	f043 0304 	orr.w	r3, r3, #4
 8001df6:	6193      	str	r3, [r2, #24]
 8001df8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e2c <HAL_TIM_Encoder_MspInit+0x78>)
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	f003 0304 	and.w	r3, r3, #4
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e04:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e08:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e12:	f107 0310 	add.w	r3, r7, #16
 8001e16:	4619      	mov	r1, r3
 8001e18:	4805      	ldr	r0, [pc, #20]	@ (8001e30 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001e1a:	f000 fdf1 	bl	8002a00 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001e1e:	bf00      	nop
 8001e20:	3720      	adds	r7, #32
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40012c00 	.word	0x40012c00
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	40010800 	.word	0x40010800

08001e34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a09      	ldr	r2, [pc, #36]	@ (8001e68 <HAL_TIM_Base_MspInit+0x34>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d10b      	bne.n	8001e5e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e46:	4b09      	ldr	r3, [pc, #36]	@ (8001e6c <HAL_TIM_Base_MspInit+0x38>)
 8001e48:	69db      	ldr	r3, [r3, #28]
 8001e4a:	4a08      	ldr	r2, [pc, #32]	@ (8001e6c <HAL_TIM_Base_MspInit+0x38>)
 8001e4c:	f043 0304 	orr.w	r3, r3, #4
 8001e50:	61d3      	str	r3, [r2, #28]
 8001e52:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <HAL_TIM_Base_MspInit+0x38>)
 8001e54:	69db      	ldr	r3, [r3, #28]
 8001e56:	f003 0304 	and.w	r3, r3, #4
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001e5e:	bf00      	nop
 8001e60:	3714      	adds	r7, #20
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bc80      	pop	{r7}
 8001e66:	4770      	bx	lr
 8001e68:	40000800 	.word	0x40000800
 8001e6c:	40021000 	.word	0x40021000

08001e70 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b088      	sub	sp, #32
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e78:	f107 0310 	add.w	r3, r7, #16
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a10      	ldr	r2, [pc, #64]	@ (8001ecc <HAL_TIM_MspPostInit+0x5c>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d118      	bne.n	8001ec2 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e90:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed0 <HAL_TIM_MspPostInit+0x60>)
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	4a0e      	ldr	r2, [pc, #56]	@ (8001ed0 <HAL_TIM_MspPostInit+0x60>)
 8001e96:	f043 0308 	orr.w	r3, r3, #8
 8001e9a:	6193      	str	r3, [r2, #24]
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed0 <HAL_TIM_MspPostInit+0x60>)
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	f003 0308 	and.w	r3, r3, #8
 8001ea4:	60fb      	str	r3, [r7, #12]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001ea8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001eac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eae:	2302      	movs	r3, #2
 8001eb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb6:	f107 0310 	add.w	r3, r7, #16
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4805      	ldr	r0, [pc, #20]	@ (8001ed4 <HAL_TIM_MspPostInit+0x64>)
 8001ebe:	f000 fd9f 	bl	8002a00 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001ec2:	bf00      	nop
 8001ec4:	3720      	adds	r7, #32
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	40000800 	.word	0x40000800
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	40010c00 	.word	0x40010c00

08001ed8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001edc:	4b11      	ldr	r3, [pc, #68]	@ (8001f24 <MX_USART2_UART_Init+0x4c>)
 8001ede:	4a12      	ldr	r2, [pc, #72]	@ (8001f28 <MX_USART2_UART_Init+0x50>)
 8001ee0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ee2:	4b10      	ldr	r3, [pc, #64]	@ (8001f24 <MX_USART2_UART_Init+0x4c>)
 8001ee4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ee8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001eea:	4b0e      	ldr	r3, [pc, #56]	@ (8001f24 <MX_USART2_UART_Init+0x4c>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8001f24 <MX_USART2_UART_Init+0x4c>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8001f24 <MX_USART2_UART_Init+0x4c>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001efc:	4b09      	ldr	r3, [pc, #36]	@ (8001f24 <MX_USART2_UART_Init+0x4c>)
 8001efe:	220c      	movs	r2, #12
 8001f00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f02:	4b08      	ldr	r3, [pc, #32]	@ (8001f24 <MX_USART2_UART_Init+0x4c>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f08:	4b06      	ldr	r3, [pc, #24]	@ (8001f24 <MX_USART2_UART_Init+0x4c>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f0e:	4805      	ldr	r0, [pc, #20]	@ (8001f24 <MX_USART2_UART_Init+0x4c>)
 8001f10:	f002 fef2 	bl	8004cf8 <HAL_UART_Init>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f1a:	f7ff fa67 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f1e:	bf00      	nop
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	20000654 	.word	0x20000654
 8001f28:	40004400 	.word	0x40004400

08001f2c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001f30:	4b11      	ldr	r3, [pc, #68]	@ (8001f78 <MX_USART3_UART_Init+0x4c>)
 8001f32:	4a12      	ldr	r2, [pc, #72]	@ (8001f7c <MX_USART3_UART_Init+0x50>)
 8001f34:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001f36:	4b10      	ldr	r3, [pc, #64]	@ (8001f78 <MX_USART3_UART_Init+0x4c>)
 8001f38:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001f3c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f78 <MX_USART3_UART_Init+0x4c>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f44:	4b0c      	ldr	r3, [pc, #48]	@ (8001f78 <MX_USART3_UART_Init+0x4c>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f78 <MX_USART3_UART_Init+0x4c>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001f50:	4b09      	ldr	r3, [pc, #36]	@ (8001f78 <MX_USART3_UART_Init+0x4c>)
 8001f52:	220c      	movs	r2, #12
 8001f54:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f56:	4b08      	ldr	r3, [pc, #32]	@ (8001f78 <MX_USART3_UART_Init+0x4c>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f5c:	4b06      	ldr	r3, [pc, #24]	@ (8001f78 <MX_USART3_UART_Init+0x4c>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f62:	4805      	ldr	r0, [pc, #20]	@ (8001f78 <MX_USART3_UART_Init+0x4c>)
 8001f64:	f002 fec8 	bl	8004cf8 <HAL_UART_Init>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d001      	beq.n	8001f72 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001f6e:	f7ff fa3d 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001f72:	bf00      	nop
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	2000069c 	.word	0x2000069c
 8001f7c:	40004800 	.word	0x40004800

08001f80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b08a      	sub	sp, #40	@ 0x28
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f88:	f107 0318 	add.w	r3, r7, #24
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	605a      	str	r2, [r3, #4]
 8001f92:	609a      	str	r2, [r3, #8]
 8001f94:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a62      	ldr	r2, [pc, #392]	@ (8002124 <HAL_UART_MspInit+0x1a4>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d130      	bne.n	8002002 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fa0:	4b61      	ldr	r3, [pc, #388]	@ (8002128 <HAL_UART_MspInit+0x1a8>)
 8001fa2:	69db      	ldr	r3, [r3, #28]
 8001fa4:	4a60      	ldr	r2, [pc, #384]	@ (8002128 <HAL_UART_MspInit+0x1a8>)
 8001fa6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001faa:	61d3      	str	r3, [r2, #28]
 8001fac:	4b5e      	ldr	r3, [pc, #376]	@ (8002128 <HAL_UART_MspInit+0x1a8>)
 8001fae:	69db      	ldr	r3, [r3, #28]
 8001fb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fb4:	617b      	str	r3, [r7, #20]
 8001fb6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb8:	4b5b      	ldr	r3, [pc, #364]	@ (8002128 <HAL_UART_MspInit+0x1a8>)
 8001fba:	699b      	ldr	r3, [r3, #24]
 8001fbc:	4a5a      	ldr	r2, [pc, #360]	@ (8002128 <HAL_UART_MspInit+0x1a8>)
 8001fbe:	f043 0304 	orr.w	r3, r3, #4
 8001fc2:	6193      	str	r3, [r2, #24]
 8001fc4:	4b58      	ldr	r3, [pc, #352]	@ (8002128 <HAL_UART_MspInit+0x1a8>)
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	f003 0304 	and.w	r3, r3, #4
 8001fcc:	613b      	str	r3, [r7, #16]
 8001fce:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001fd0:	2304      	movs	r3, #4
 8001fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fdc:	f107 0318 	add.w	r3, r7, #24
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4852      	ldr	r0, [pc, #328]	@ (800212c <HAL_UART_MspInit+0x1ac>)
 8001fe4:	f000 fd0c 	bl	8002a00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001fe8:	2308      	movs	r3, #8
 8001fea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fec:	2300      	movs	r3, #0
 8001fee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff4:	f107 0318 	add.w	r3, r7, #24
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	484c      	ldr	r0, [pc, #304]	@ (800212c <HAL_UART_MspInit+0x1ac>)
 8001ffc:	f000 fd00 	bl	8002a00 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002000:	e08b      	b.n	800211a <HAL_UART_MspInit+0x19a>
  else if(uartHandle->Instance==USART3)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a4a      	ldr	r2, [pc, #296]	@ (8002130 <HAL_UART_MspInit+0x1b0>)
 8002008:	4293      	cmp	r3, r2
 800200a:	f040 8086 	bne.w	800211a <HAL_UART_MspInit+0x19a>
    __HAL_RCC_USART3_CLK_ENABLE();
 800200e:	4b46      	ldr	r3, [pc, #280]	@ (8002128 <HAL_UART_MspInit+0x1a8>)
 8002010:	69db      	ldr	r3, [r3, #28]
 8002012:	4a45      	ldr	r2, [pc, #276]	@ (8002128 <HAL_UART_MspInit+0x1a8>)
 8002014:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002018:	61d3      	str	r3, [r2, #28]
 800201a:	4b43      	ldr	r3, [pc, #268]	@ (8002128 <HAL_UART_MspInit+0x1a8>)
 800201c:	69db      	ldr	r3, [r3, #28]
 800201e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002026:	4b40      	ldr	r3, [pc, #256]	@ (8002128 <HAL_UART_MspInit+0x1a8>)
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	4a3f      	ldr	r2, [pc, #252]	@ (8002128 <HAL_UART_MspInit+0x1a8>)
 800202c:	f043 0308 	orr.w	r3, r3, #8
 8002030:	6193      	str	r3, [r2, #24]
 8002032:	4b3d      	ldr	r3, [pc, #244]	@ (8002128 <HAL_UART_MspInit+0x1a8>)
 8002034:	699b      	ldr	r3, [r3, #24]
 8002036:	f003 0308 	and.w	r3, r3, #8
 800203a:	60bb      	str	r3, [r7, #8]
 800203c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800203e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002042:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002044:	2302      	movs	r3, #2
 8002046:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002048:	2303      	movs	r3, #3
 800204a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800204c:	f107 0318 	add.w	r3, r7, #24
 8002050:	4619      	mov	r1, r3
 8002052:	4838      	ldr	r0, [pc, #224]	@ (8002134 <HAL_UART_MspInit+0x1b4>)
 8002054:	f000 fcd4 	bl	8002a00 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002058:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800205c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800205e:	2300      	movs	r3, #0
 8002060:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002066:	f107 0318 	add.w	r3, r7, #24
 800206a:	4619      	mov	r1, r3
 800206c:	4831      	ldr	r0, [pc, #196]	@ (8002134 <HAL_UART_MspInit+0x1b4>)
 800206e:	f000 fcc7 	bl	8002a00 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8002072:	4b31      	ldr	r3, [pc, #196]	@ (8002138 <HAL_UART_MspInit+0x1b8>)
 8002074:	4a31      	ldr	r2, [pc, #196]	@ (800213c <HAL_UART_MspInit+0x1bc>)
 8002076:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002078:	4b2f      	ldr	r3, [pc, #188]	@ (8002138 <HAL_UART_MspInit+0x1b8>)
 800207a:	2200      	movs	r2, #0
 800207c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800207e:	4b2e      	ldr	r3, [pc, #184]	@ (8002138 <HAL_UART_MspInit+0x1b8>)
 8002080:	2200      	movs	r2, #0
 8002082:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002084:	4b2c      	ldr	r3, [pc, #176]	@ (8002138 <HAL_UART_MspInit+0x1b8>)
 8002086:	2280      	movs	r2, #128	@ 0x80
 8002088:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800208a:	4b2b      	ldr	r3, [pc, #172]	@ (8002138 <HAL_UART_MspInit+0x1b8>)
 800208c:	2200      	movs	r2, #0
 800208e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002090:	4b29      	ldr	r3, [pc, #164]	@ (8002138 <HAL_UART_MspInit+0x1b8>)
 8002092:	2200      	movs	r2, #0
 8002094:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002096:	4b28      	ldr	r3, [pc, #160]	@ (8002138 <HAL_UART_MspInit+0x1b8>)
 8002098:	2200      	movs	r2, #0
 800209a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800209c:	4b26      	ldr	r3, [pc, #152]	@ (8002138 <HAL_UART_MspInit+0x1b8>)
 800209e:	2200      	movs	r2, #0
 80020a0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80020a2:	4825      	ldr	r0, [pc, #148]	@ (8002138 <HAL_UART_MspInit+0x1b8>)
 80020a4:	f000 fa0a 	bl	80024bc <HAL_DMA_Init>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <HAL_UART_MspInit+0x132>
      Error_Handler();
 80020ae:	f7ff f99d 	bl	80013ec <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a20      	ldr	r2, [pc, #128]	@ (8002138 <HAL_UART_MspInit+0x1b8>)
 80020b6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80020b8:	4a1f      	ldr	r2, [pc, #124]	@ (8002138 <HAL_UART_MspInit+0x1b8>)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 80020be:	4b20      	ldr	r3, [pc, #128]	@ (8002140 <HAL_UART_MspInit+0x1c0>)
 80020c0:	4a20      	ldr	r2, [pc, #128]	@ (8002144 <HAL_UART_MspInit+0x1c4>)
 80020c2:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002140 <HAL_UART_MspInit+0x1c0>)
 80020c6:	2210      	movs	r2, #16
 80020c8:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002140 <HAL_UART_MspInit+0x1c0>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80020d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002140 <HAL_UART_MspInit+0x1c0>)
 80020d2:	2280      	movs	r2, #128	@ 0x80
 80020d4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002140 <HAL_UART_MspInit+0x1c0>)
 80020d8:	2200      	movs	r2, #0
 80020da:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020dc:	4b18      	ldr	r3, [pc, #96]	@ (8002140 <HAL_UART_MspInit+0x1c0>)
 80020de:	2200      	movs	r2, #0
 80020e0:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80020e2:	4b17      	ldr	r3, [pc, #92]	@ (8002140 <HAL_UART_MspInit+0x1c0>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80020e8:	4b15      	ldr	r3, [pc, #84]	@ (8002140 <HAL_UART_MspInit+0x1c0>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80020ee:	4814      	ldr	r0, [pc, #80]	@ (8002140 <HAL_UART_MspInit+0x1c0>)
 80020f0:	f000 f9e4 	bl	80024bc <HAL_DMA_Init>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <HAL_UART_MspInit+0x17e>
      Error_Handler();
 80020fa:	f7ff f977 	bl	80013ec <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a0f      	ldr	r2, [pc, #60]	@ (8002140 <HAL_UART_MspInit+0x1c0>)
 8002102:	639a      	str	r2, [r3, #56]	@ 0x38
 8002104:	4a0e      	ldr	r2, [pc, #56]	@ (8002140 <HAL_UART_MspInit+0x1c0>)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800210a:	2200      	movs	r2, #0
 800210c:	2100      	movs	r1, #0
 800210e:	2027      	movs	r0, #39	@ 0x27
 8002110:	f000 f99d 	bl	800244e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002114:	2027      	movs	r0, #39	@ 0x27
 8002116:	f000 f9b6 	bl	8002486 <HAL_NVIC_EnableIRQ>
}
 800211a:	bf00      	nop
 800211c:	3728      	adds	r7, #40	@ 0x28
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40004400 	.word	0x40004400
 8002128:	40021000 	.word	0x40021000
 800212c:	40010800 	.word	0x40010800
 8002130:	40004800 	.word	0x40004800
 8002134:	40010c00 	.word	0x40010c00
 8002138:	200006e4 	.word	0x200006e4
 800213c:	40020030 	.word	0x40020030
 8002140:	20000728 	.word	0x20000728
 8002144:	4002001c 	.word	0x4002001c

08002148 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002148:	480c      	ldr	r0, [pc, #48]	@ (800217c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800214a:	490d      	ldr	r1, [pc, #52]	@ (8002180 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800214c:	4a0d      	ldr	r2, [pc, #52]	@ (8002184 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800214e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002150:	e002      	b.n	8002158 <LoopCopyDataInit>

08002152 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002152:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002154:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002156:	3304      	adds	r3, #4

08002158 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002158:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800215a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800215c:	d3f9      	bcc.n	8002152 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800215e:	4a0a      	ldr	r2, [pc, #40]	@ (8002188 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002160:	4c0a      	ldr	r4, [pc, #40]	@ (800218c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002162:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002164:	e001      	b.n	800216a <LoopFillZerobss>

08002166 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002166:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002168:	3204      	adds	r2, #4

0800216a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800216a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800216c:	d3fb      	bcc.n	8002166 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800216e:	f7ff fd4b 	bl	8001c08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002172:	f003 fedb 	bl	8005f2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002176:	f7fe fe87 	bl	8000e88 <main>
  bx lr
 800217a:	4770      	bx	lr
  ldr r0, =_sdata
 800217c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002180:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002184:	0800733c 	.word	0x0800733c
  ldr r2, =_sbss
 8002188:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800218c:	200008b8 	.word	0x200008b8

08002190 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002190:	e7fe      	b.n	8002190 <ADC1_2_IRQHandler>
	...

08002194 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002198:	4b08      	ldr	r3, [pc, #32]	@ (80021bc <HAL_Init+0x28>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a07      	ldr	r2, [pc, #28]	@ (80021bc <HAL_Init+0x28>)
 800219e:	f043 0310 	orr.w	r3, r3, #16
 80021a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021a4:	2003      	movs	r0, #3
 80021a6:	f000 f947 	bl	8002438 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021aa:	200f      	movs	r0, #15
 80021ac:	f000 f808 	bl	80021c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021b0:	f7ff fc6c 	bl	8001a8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40022000 	.word	0x40022000

080021c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021c8:	4b12      	ldr	r3, [pc, #72]	@ (8002214 <HAL_InitTick+0x54>)
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	4b12      	ldr	r3, [pc, #72]	@ (8002218 <HAL_InitTick+0x58>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	4619      	mov	r1, r3
 80021d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80021da:	fbb2 f3f3 	udiv	r3, r2, r3
 80021de:	4618      	mov	r0, r3
 80021e0:	f000 f95f 	bl	80024a2 <HAL_SYSTICK_Config>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e00e      	b.n	800220c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2b0f      	cmp	r3, #15
 80021f2:	d80a      	bhi.n	800220a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021f4:	2200      	movs	r2, #0
 80021f6:	6879      	ldr	r1, [r7, #4]
 80021f8:	f04f 30ff 	mov.w	r0, #4294967295
 80021fc:	f000 f927 	bl	800244e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002200:	4a06      	ldr	r2, [pc, #24]	@ (800221c <HAL_InitTick+0x5c>)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002206:	2300      	movs	r3, #0
 8002208:	e000      	b.n	800220c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
}
 800220c:	4618      	mov	r0, r3
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	2000000c 	.word	0x2000000c
 8002218:	20000014 	.word	0x20000014
 800221c:	20000010 	.word	0x20000010

08002220 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002224:	4b05      	ldr	r3, [pc, #20]	@ (800223c <HAL_IncTick+0x1c>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	461a      	mov	r2, r3
 800222a:	4b05      	ldr	r3, [pc, #20]	@ (8002240 <HAL_IncTick+0x20>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4413      	add	r3, r2
 8002230:	4a03      	ldr	r2, [pc, #12]	@ (8002240 <HAL_IncTick+0x20>)
 8002232:	6013      	str	r3, [r2, #0]
}
 8002234:	bf00      	nop
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr
 800223c:	20000014 	.word	0x20000014
 8002240:	2000076c 	.word	0x2000076c

08002244 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  return uwTick;
 8002248:	4b02      	ldr	r3, [pc, #8]	@ (8002254 <HAL_GetTick+0x10>)
 800224a:	681b      	ldr	r3, [r3, #0]
}
 800224c:	4618      	mov	r0, r3
 800224e:	46bd      	mov	sp, r7
 8002250:	bc80      	pop	{r7}
 8002252:	4770      	bx	lr
 8002254:	2000076c 	.word	0x2000076c

08002258 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002260:	f7ff fff0 	bl	8002244 <HAL_GetTick>
 8002264:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002270:	d005      	beq.n	800227e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002272:	4b0a      	ldr	r3, [pc, #40]	@ (800229c <HAL_Delay+0x44>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	461a      	mov	r2, r3
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	4413      	add	r3, r2
 800227c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800227e:	bf00      	nop
 8002280:	f7ff ffe0 	bl	8002244 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	68fa      	ldr	r2, [r7, #12]
 800228c:	429a      	cmp	r2, r3
 800228e:	d8f7      	bhi.n	8002280 <HAL_Delay+0x28>
  {
  }
}
 8002290:	bf00      	nop
 8002292:	bf00      	nop
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	20000014 	.word	0x20000014

080022a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022b0:	4b0c      	ldr	r3, [pc, #48]	@ (80022e4 <__NVIC_SetPriorityGrouping+0x44>)
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022b6:	68ba      	ldr	r2, [r7, #8]
 80022b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022bc:	4013      	ands	r3, r2
 80022be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022d2:	4a04      	ldr	r2, [pc, #16]	@ (80022e4 <__NVIC_SetPriorityGrouping+0x44>)
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	60d3      	str	r3, [r2, #12]
}
 80022d8:	bf00      	nop
 80022da:	3714      	adds	r7, #20
 80022dc:	46bd      	mov	sp, r7
 80022de:	bc80      	pop	{r7}
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	e000ed00 	.word	0xe000ed00

080022e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022ec:	4b04      	ldr	r3, [pc, #16]	@ (8002300 <__NVIC_GetPriorityGrouping+0x18>)
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	0a1b      	lsrs	r3, r3, #8
 80022f2:	f003 0307 	and.w	r3, r3, #7
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bc80      	pop	{r7}
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	e000ed00 	.word	0xe000ed00

08002304 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	4603      	mov	r3, r0
 800230c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800230e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002312:	2b00      	cmp	r3, #0
 8002314:	db0b      	blt.n	800232e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002316:	79fb      	ldrb	r3, [r7, #7]
 8002318:	f003 021f 	and.w	r2, r3, #31
 800231c:	4906      	ldr	r1, [pc, #24]	@ (8002338 <__NVIC_EnableIRQ+0x34>)
 800231e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002322:	095b      	lsrs	r3, r3, #5
 8002324:	2001      	movs	r0, #1
 8002326:	fa00 f202 	lsl.w	r2, r0, r2
 800232a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	bc80      	pop	{r7}
 8002336:	4770      	bx	lr
 8002338:	e000e100 	.word	0xe000e100

0800233c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	6039      	str	r1, [r7, #0]
 8002346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234c:	2b00      	cmp	r3, #0
 800234e:	db0a      	blt.n	8002366 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	b2da      	uxtb	r2, r3
 8002354:	490c      	ldr	r1, [pc, #48]	@ (8002388 <__NVIC_SetPriority+0x4c>)
 8002356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235a:	0112      	lsls	r2, r2, #4
 800235c:	b2d2      	uxtb	r2, r2
 800235e:	440b      	add	r3, r1
 8002360:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002364:	e00a      	b.n	800237c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	b2da      	uxtb	r2, r3
 800236a:	4908      	ldr	r1, [pc, #32]	@ (800238c <__NVIC_SetPriority+0x50>)
 800236c:	79fb      	ldrb	r3, [r7, #7]
 800236e:	f003 030f 	and.w	r3, r3, #15
 8002372:	3b04      	subs	r3, #4
 8002374:	0112      	lsls	r2, r2, #4
 8002376:	b2d2      	uxtb	r2, r2
 8002378:	440b      	add	r3, r1
 800237a:	761a      	strb	r2, [r3, #24]
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	bc80      	pop	{r7}
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	e000e100 	.word	0xe000e100
 800238c:	e000ed00 	.word	0xe000ed00

08002390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002390:	b480      	push	{r7}
 8002392:	b089      	sub	sp, #36	@ 0x24
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	f1c3 0307 	rsb	r3, r3, #7
 80023aa:	2b04      	cmp	r3, #4
 80023ac:	bf28      	it	cs
 80023ae:	2304      	movcs	r3, #4
 80023b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	3304      	adds	r3, #4
 80023b6:	2b06      	cmp	r3, #6
 80023b8:	d902      	bls.n	80023c0 <NVIC_EncodePriority+0x30>
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	3b03      	subs	r3, #3
 80023be:	e000      	b.n	80023c2 <NVIC_EncodePriority+0x32>
 80023c0:	2300      	movs	r3, #0
 80023c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c4:	f04f 32ff 	mov.w	r2, #4294967295
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	43da      	mvns	r2, r3
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	401a      	ands	r2, r3
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023d8:	f04f 31ff 	mov.w	r1, #4294967295
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	fa01 f303 	lsl.w	r3, r1, r3
 80023e2:	43d9      	mvns	r1, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023e8:	4313      	orrs	r3, r2
         );
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3724      	adds	r7, #36	@ 0x24
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr

080023f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	3b01      	subs	r3, #1
 8002400:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002404:	d301      	bcc.n	800240a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002406:	2301      	movs	r3, #1
 8002408:	e00f      	b.n	800242a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800240a:	4a0a      	ldr	r2, [pc, #40]	@ (8002434 <SysTick_Config+0x40>)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	3b01      	subs	r3, #1
 8002410:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002412:	210f      	movs	r1, #15
 8002414:	f04f 30ff 	mov.w	r0, #4294967295
 8002418:	f7ff ff90 	bl	800233c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800241c:	4b05      	ldr	r3, [pc, #20]	@ (8002434 <SysTick_Config+0x40>)
 800241e:	2200      	movs	r2, #0
 8002420:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002422:	4b04      	ldr	r3, [pc, #16]	@ (8002434 <SysTick_Config+0x40>)
 8002424:	2207      	movs	r2, #7
 8002426:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	e000e010 	.word	0xe000e010

08002438 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	f7ff ff2d 	bl	80022a0 <__NVIC_SetPriorityGrouping>
}
 8002446:	bf00      	nop
 8002448:	3708      	adds	r7, #8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}

0800244e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800244e:	b580      	push	{r7, lr}
 8002450:	b086      	sub	sp, #24
 8002452:	af00      	add	r7, sp, #0
 8002454:	4603      	mov	r3, r0
 8002456:	60b9      	str	r1, [r7, #8]
 8002458:	607a      	str	r2, [r7, #4]
 800245a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800245c:	2300      	movs	r3, #0
 800245e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002460:	f7ff ff42 	bl	80022e8 <__NVIC_GetPriorityGrouping>
 8002464:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	68b9      	ldr	r1, [r7, #8]
 800246a:	6978      	ldr	r0, [r7, #20]
 800246c:	f7ff ff90 	bl	8002390 <NVIC_EncodePriority>
 8002470:	4602      	mov	r2, r0
 8002472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002476:	4611      	mov	r1, r2
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff ff5f 	bl	800233c <__NVIC_SetPriority>
}
 800247e:	bf00      	nop
 8002480:	3718      	adds	r7, #24
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002486:	b580      	push	{r7, lr}
 8002488:	b082      	sub	sp, #8
 800248a:	af00      	add	r7, sp, #0
 800248c:	4603      	mov	r3, r0
 800248e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff ff35 	bl	8002304 <__NVIC_EnableIRQ>
}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b082      	sub	sp, #8
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7ff ffa2 	bl	80023f4 <SysTick_Config>
 80024b0:	4603      	mov	r3, r0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
	...

080024bc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024bc:	b480      	push	{r7}
 80024be:	b085      	sub	sp, #20
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80024c4:	2300      	movs	r3, #0
 80024c6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e043      	b.n	800255a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	461a      	mov	r2, r3
 80024d8:	4b22      	ldr	r3, [pc, #136]	@ (8002564 <HAL_DMA_Init+0xa8>)
 80024da:	4413      	add	r3, r2
 80024dc:	4a22      	ldr	r2, [pc, #136]	@ (8002568 <HAL_DMA_Init+0xac>)
 80024de:	fba2 2303 	umull	r2, r3, r2, r3
 80024e2:	091b      	lsrs	r3, r3, #4
 80024e4:	009a      	lsls	r2, r3, #2
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a1f      	ldr	r2, [pc, #124]	@ (800256c <HAL_DMA_Init+0xb0>)
 80024ee:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2202      	movs	r2, #2
 80024f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002506:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800250a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002514:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002520:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	695b      	ldr	r3, [r3, #20]
 8002526:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800252c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002534:	68fa      	ldr	r2, [r7, #12]
 8002536:	4313      	orrs	r3, r2
 8002538:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	68fa      	ldr	r2, [r7, #12]
 8002540:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3714      	adds	r7, #20
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr
 8002564:	bffdfff8 	.word	0xbffdfff8
 8002568:	cccccccd 	.word	0xcccccccd
 800256c:	40020000 	.word	0x40020000

08002570 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b086      	sub	sp, #24
 8002574:	af00      	add	r7, sp, #0
 8002576:	60f8      	str	r0, [r7, #12]
 8002578:	60b9      	str	r1, [r7, #8]
 800257a:	607a      	str	r2, [r7, #4]
 800257c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800257e:	2300      	movs	r3, #0
 8002580:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002588:	2b01      	cmp	r3, #1
 800258a:	d101      	bne.n	8002590 <HAL_DMA_Start_IT+0x20>
 800258c:	2302      	movs	r3, #2
 800258e:	e04b      	b.n	8002628 <HAL_DMA_Start_IT+0xb8>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d13a      	bne.n	800261a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2202      	movs	r2, #2
 80025a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2200      	movs	r2, #0
 80025b0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f022 0201 	bic.w	r2, r2, #1
 80025c0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	687a      	ldr	r2, [r7, #4]
 80025c6:	68b9      	ldr	r1, [r7, #8]
 80025c8:	68f8      	ldr	r0, [r7, #12]
 80025ca:	f000 f9eb 	bl	80029a4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d008      	beq.n	80025e8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f042 020e 	orr.w	r2, r2, #14
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	e00f      	b.n	8002608 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 0204 	bic.w	r2, r2, #4
 80025f6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f042 020a 	orr.w	r2, r2, #10
 8002606:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f042 0201 	orr.w	r2, r2, #1
 8002616:	601a      	str	r2, [r3, #0]
 8002618:	e005      	b.n	8002626 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002622:	2302      	movs	r3, #2
 8002624:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002626:	7dfb      	ldrb	r3, [r7, #23]
}
 8002628:	4618      	mov	r0, r3
 800262a:	3718      	adds	r7, #24
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002638:	2300      	movs	r3, #0
 800263a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002642:	b2db      	uxtb	r3, r3
 8002644:	2b02      	cmp	r3, #2
 8002646:	d008      	beq.n	800265a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2204      	movs	r2, #4
 800264c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e020      	b.n	800269c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f022 020e 	bic.w	r2, r2, #14
 8002668:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f022 0201 	bic.w	r2, r2, #1
 8002678:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002682:	2101      	movs	r1, #1
 8002684:	fa01 f202 	lsl.w	r2, r1, r2
 8002688:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800269a:	7bfb      	ldrb	r3, [r7, #15]
}
 800269c:	4618      	mov	r0, r3
 800269e:	3714      	adds	r7, #20
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bc80      	pop	{r7}
 80026a4:	4770      	bx	lr
	...

080026a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026b0:	2300      	movs	r3, #0
 80026b2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d005      	beq.n	80026cc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2204      	movs	r2, #4
 80026c4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	73fb      	strb	r3, [r7, #15]
 80026ca:	e051      	b.n	8002770 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f022 020e 	bic.w	r2, r2, #14
 80026da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f022 0201 	bic.w	r2, r2, #1
 80026ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a22      	ldr	r2, [pc, #136]	@ (800277c <HAL_DMA_Abort_IT+0xd4>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d029      	beq.n	800274a <HAL_DMA_Abort_IT+0xa2>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a21      	ldr	r2, [pc, #132]	@ (8002780 <HAL_DMA_Abort_IT+0xd8>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d022      	beq.n	8002746 <HAL_DMA_Abort_IT+0x9e>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a1f      	ldr	r2, [pc, #124]	@ (8002784 <HAL_DMA_Abort_IT+0xdc>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d01a      	beq.n	8002740 <HAL_DMA_Abort_IT+0x98>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a1e      	ldr	r2, [pc, #120]	@ (8002788 <HAL_DMA_Abort_IT+0xe0>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d012      	beq.n	800273a <HAL_DMA_Abort_IT+0x92>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a1c      	ldr	r2, [pc, #112]	@ (800278c <HAL_DMA_Abort_IT+0xe4>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d00a      	beq.n	8002734 <HAL_DMA_Abort_IT+0x8c>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a1b      	ldr	r2, [pc, #108]	@ (8002790 <HAL_DMA_Abort_IT+0xe8>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d102      	bne.n	800272e <HAL_DMA_Abort_IT+0x86>
 8002728:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800272c:	e00e      	b.n	800274c <HAL_DMA_Abort_IT+0xa4>
 800272e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002732:	e00b      	b.n	800274c <HAL_DMA_Abort_IT+0xa4>
 8002734:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002738:	e008      	b.n	800274c <HAL_DMA_Abort_IT+0xa4>
 800273a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800273e:	e005      	b.n	800274c <HAL_DMA_Abort_IT+0xa4>
 8002740:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002744:	e002      	b.n	800274c <HAL_DMA_Abort_IT+0xa4>
 8002746:	2310      	movs	r3, #16
 8002748:	e000      	b.n	800274c <HAL_DMA_Abort_IT+0xa4>
 800274a:	2301      	movs	r3, #1
 800274c:	4a11      	ldr	r2, [pc, #68]	@ (8002794 <HAL_DMA_Abort_IT+0xec>)
 800274e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002764:	2b00      	cmp	r3, #0
 8002766:	d003      	beq.n	8002770 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	4798      	blx	r3
    } 
  }
  return status;
 8002770:	7bfb      	ldrb	r3, [r7, #15]
}
 8002772:	4618      	mov	r0, r3
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	40020008 	.word	0x40020008
 8002780:	4002001c 	.word	0x4002001c
 8002784:	40020030 	.word	0x40020030
 8002788:	40020044 	.word	0x40020044
 800278c:	40020058 	.word	0x40020058
 8002790:	4002006c 	.word	0x4002006c
 8002794:	40020000 	.word	0x40020000

08002798 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b4:	2204      	movs	r2, #4
 80027b6:	409a      	lsls	r2, r3
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	4013      	ands	r3, r2
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d04f      	beq.n	8002860 <HAL_DMA_IRQHandler+0xc8>
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	f003 0304 	and.w	r3, r3, #4
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d04a      	beq.n	8002860 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0320 	and.w	r3, r3, #32
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d107      	bne.n	80027e8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f022 0204 	bic.w	r2, r2, #4
 80027e6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a66      	ldr	r2, [pc, #408]	@ (8002988 <HAL_DMA_IRQHandler+0x1f0>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d029      	beq.n	8002846 <HAL_DMA_IRQHandler+0xae>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a65      	ldr	r2, [pc, #404]	@ (800298c <HAL_DMA_IRQHandler+0x1f4>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d022      	beq.n	8002842 <HAL_DMA_IRQHandler+0xaa>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a63      	ldr	r2, [pc, #396]	@ (8002990 <HAL_DMA_IRQHandler+0x1f8>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d01a      	beq.n	800283c <HAL_DMA_IRQHandler+0xa4>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a62      	ldr	r2, [pc, #392]	@ (8002994 <HAL_DMA_IRQHandler+0x1fc>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d012      	beq.n	8002836 <HAL_DMA_IRQHandler+0x9e>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a60      	ldr	r2, [pc, #384]	@ (8002998 <HAL_DMA_IRQHandler+0x200>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d00a      	beq.n	8002830 <HAL_DMA_IRQHandler+0x98>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a5f      	ldr	r2, [pc, #380]	@ (800299c <HAL_DMA_IRQHandler+0x204>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d102      	bne.n	800282a <HAL_DMA_IRQHandler+0x92>
 8002824:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002828:	e00e      	b.n	8002848 <HAL_DMA_IRQHandler+0xb0>
 800282a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800282e:	e00b      	b.n	8002848 <HAL_DMA_IRQHandler+0xb0>
 8002830:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002834:	e008      	b.n	8002848 <HAL_DMA_IRQHandler+0xb0>
 8002836:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800283a:	e005      	b.n	8002848 <HAL_DMA_IRQHandler+0xb0>
 800283c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002840:	e002      	b.n	8002848 <HAL_DMA_IRQHandler+0xb0>
 8002842:	2340      	movs	r3, #64	@ 0x40
 8002844:	e000      	b.n	8002848 <HAL_DMA_IRQHandler+0xb0>
 8002846:	2304      	movs	r3, #4
 8002848:	4a55      	ldr	r2, [pc, #340]	@ (80029a0 <HAL_DMA_IRQHandler+0x208>)
 800284a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002850:	2b00      	cmp	r3, #0
 8002852:	f000 8094 	beq.w	800297e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800285e:	e08e      	b.n	800297e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002864:	2202      	movs	r2, #2
 8002866:	409a      	lsls	r2, r3
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	4013      	ands	r3, r2
 800286c:	2b00      	cmp	r3, #0
 800286e:	d056      	beq.n	800291e <HAL_DMA_IRQHandler+0x186>
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d051      	beq.n	800291e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0320 	and.w	r3, r3, #32
 8002884:	2b00      	cmp	r3, #0
 8002886:	d10b      	bne.n	80028a0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f022 020a 	bic.w	r2, r2, #10
 8002896:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2201      	movs	r2, #1
 800289c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a38      	ldr	r2, [pc, #224]	@ (8002988 <HAL_DMA_IRQHandler+0x1f0>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d029      	beq.n	80028fe <HAL_DMA_IRQHandler+0x166>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a37      	ldr	r2, [pc, #220]	@ (800298c <HAL_DMA_IRQHandler+0x1f4>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d022      	beq.n	80028fa <HAL_DMA_IRQHandler+0x162>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a35      	ldr	r2, [pc, #212]	@ (8002990 <HAL_DMA_IRQHandler+0x1f8>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d01a      	beq.n	80028f4 <HAL_DMA_IRQHandler+0x15c>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a34      	ldr	r2, [pc, #208]	@ (8002994 <HAL_DMA_IRQHandler+0x1fc>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d012      	beq.n	80028ee <HAL_DMA_IRQHandler+0x156>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a32      	ldr	r2, [pc, #200]	@ (8002998 <HAL_DMA_IRQHandler+0x200>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d00a      	beq.n	80028e8 <HAL_DMA_IRQHandler+0x150>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a31      	ldr	r2, [pc, #196]	@ (800299c <HAL_DMA_IRQHandler+0x204>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d102      	bne.n	80028e2 <HAL_DMA_IRQHandler+0x14a>
 80028dc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80028e0:	e00e      	b.n	8002900 <HAL_DMA_IRQHandler+0x168>
 80028e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028e6:	e00b      	b.n	8002900 <HAL_DMA_IRQHandler+0x168>
 80028e8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028ec:	e008      	b.n	8002900 <HAL_DMA_IRQHandler+0x168>
 80028ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80028f2:	e005      	b.n	8002900 <HAL_DMA_IRQHandler+0x168>
 80028f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028f8:	e002      	b.n	8002900 <HAL_DMA_IRQHandler+0x168>
 80028fa:	2320      	movs	r3, #32
 80028fc:	e000      	b.n	8002900 <HAL_DMA_IRQHandler+0x168>
 80028fe:	2302      	movs	r3, #2
 8002900:	4a27      	ldr	r2, [pc, #156]	@ (80029a0 <HAL_DMA_IRQHandler+0x208>)
 8002902:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002910:	2b00      	cmp	r3, #0
 8002912:	d034      	beq.n	800297e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800291c:	e02f      	b.n	800297e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002922:	2208      	movs	r2, #8
 8002924:	409a      	lsls	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	4013      	ands	r3, r2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d028      	beq.n	8002980 <HAL_DMA_IRQHandler+0x1e8>
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	f003 0308 	and.w	r3, r3, #8
 8002934:	2b00      	cmp	r3, #0
 8002936:	d023      	beq.n	8002980 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f022 020e 	bic.w	r2, r2, #14
 8002946:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002950:	2101      	movs	r1, #1
 8002952:	fa01 f202 	lsl.w	r2, r1, r2
 8002956:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2201      	movs	r2, #1
 800295c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2201      	movs	r2, #1
 8002962:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002972:	2b00      	cmp	r3, #0
 8002974:	d004      	beq.n	8002980 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	4798      	blx	r3
    }
  }
  return;
 800297e:	bf00      	nop
 8002980:	bf00      	nop
}
 8002982:	3710      	adds	r7, #16
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40020008 	.word	0x40020008
 800298c:	4002001c 	.word	0x4002001c
 8002990:	40020030 	.word	0x40020030
 8002994:	40020044 	.word	0x40020044
 8002998:	40020058 	.word	0x40020058
 800299c:	4002006c 	.word	0x4002006c
 80029a0:	40020000 	.word	0x40020000

080029a4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	607a      	str	r2, [r7, #4]
 80029b0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029ba:	2101      	movs	r1, #1
 80029bc:	fa01 f202 	lsl.w	r2, r1, r2
 80029c0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	683a      	ldr	r2, [r7, #0]
 80029c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	2b10      	cmp	r3, #16
 80029d0:	d108      	bne.n	80029e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80029e2:	e007      	b.n	80029f4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68ba      	ldr	r2, [r7, #8]
 80029ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	60da      	str	r2, [r3, #12]
}
 80029f4:	bf00      	nop
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bc80      	pop	{r7}
 80029fc:	4770      	bx	lr
	...

08002a00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b08b      	sub	sp, #44	@ 0x2c
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a12:	e169      	b.n	8002ce8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a14:	2201      	movs	r2, #1
 8002a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a18:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	69fa      	ldr	r2, [r7, #28]
 8002a24:	4013      	ands	r3, r2
 8002a26:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	f040 8158 	bne.w	8002ce2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	4a9a      	ldr	r2, [pc, #616]	@ (8002ca0 <HAL_GPIO_Init+0x2a0>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d05e      	beq.n	8002afa <HAL_GPIO_Init+0xfa>
 8002a3c:	4a98      	ldr	r2, [pc, #608]	@ (8002ca0 <HAL_GPIO_Init+0x2a0>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d875      	bhi.n	8002b2e <HAL_GPIO_Init+0x12e>
 8002a42:	4a98      	ldr	r2, [pc, #608]	@ (8002ca4 <HAL_GPIO_Init+0x2a4>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d058      	beq.n	8002afa <HAL_GPIO_Init+0xfa>
 8002a48:	4a96      	ldr	r2, [pc, #600]	@ (8002ca4 <HAL_GPIO_Init+0x2a4>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d86f      	bhi.n	8002b2e <HAL_GPIO_Init+0x12e>
 8002a4e:	4a96      	ldr	r2, [pc, #600]	@ (8002ca8 <HAL_GPIO_Init+0x2a8>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d052      	beq.n	8002afa <HAL_GPIO_Init+0xfa>
 8002a54:	4a94      	ldr	r2, [pc, #592]	@ (8002ca8 <HAL_GPIO_Init+0x2a8>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d869      	bhi.n	8002b2e <HAL_GPIO_Init+0x12e>
 8002a5a:	4a94      	ldr	r2, [pc, #592]	@ (8002cac <HAL_GPIO_Init+0x2ac>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d04c      	beq.n	8002afa <HAL_GPIO_Init+0xfa>
 8002a60:	4a92      	ldr	r2, [pc, #584]	@ (8002cac <HAL_GPIO_Init+0x2ac>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d863      	bhi.n	8002b2e <HAL_GPIO_Init+0x12e>
 8002a66:	4a92      	ldr	r2, [pc, #584]	@ (8002cb0 <HAL_GPIO_Init+0x2b0>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d046      	beq.n	8002afa <HAL_GPIO_Init+0xfa>
 8002a6c:	4a90      	ldr	r2, [pc, #576]	@ (8002cb0 <HAL_GPIO_Init+0x2b0>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d85d      	bhi.n	8002b2e <HAL_GPIO_Init+0x12e>
 8002a72:	2b12      	cmp	r3, #18
 8002a74:	d82a      	bhi.n	8002acc <HAL_GPIO_Init+0xcc>
 8002a76:	2b12      	cmp	r3, #18
 8002a78:	d859      	bhi.n	8002b2e <HAL_GPIO_Init+0x12e>
 8002a7a:	a201      	add	r2, pc, #4	@ (adr r2, 8002a80 <HAL_GPIO_Init+0x80>)
 8002a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a80:	08002afb 	.word	0x08002afb
 8002a84:	08002ad5 	.word	0x08002ad5
 8002a88:	08002ae7 	.word	0x08002ae7
 8002a8c:	08002b29 	.word	0x08002b29
 8002a90:	08002b2f 	.word	0x08002b2f
 8002a94:	08002b2f 	.word	0x08002b2f
 8002a98:	08002b2f 	.word	0x08002b2f
 8002a9c:	08002b2f 	.word	0x08002b2f
 8002aa0:	08002b2f 	.word	0x08002b2f
 8002aa4:	08002b2f 	.word	0x08002b2f
 8002aa8:	08002b2f 	.word	0x08002b2f
 8002aac:	08002b2f 	.word	0x08002b2f
 8002ab0:	08002b2f 	.word	0x08002b2f
 8002ab4:	08002b2f 	.word	0x08002b2f
 8002ab8:	08002b2f 	.word	0x08002b2f
 8002abc:	08002b2f 	.word	0x08002b2f
 8002ac0:	08002b2f 	.word	0x08002b2f
 8002ac4:	08002add 	.word	0x08002add
 8002ac8:	08002af1 	.word	0x08002af1
 8002acc:	4a79      	ldr	r2, [pc, #484]	@ (8002cb4 <HAL_GPIO_Init+0x2b4>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d013      	beq.n	8002afa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ad2:	e02c      	b.n	8002b2e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	623b      	str	r3, [r7, #32]
          break;
 8002ada:	e029      	b.n	8002b30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	3304      	adds	r3, #4
 8002ae2:	623b      	str	r3, [r7, #32]
          break;
 8002ae4:	e024      	b.n	8002b30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	3308      	adds	r3, #8
 8002aec:	623b      	str	r3, [r7, #32]
          break;
 8002aee:	e01f      	b.n	8002b30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	330c      	adds	r3, #12
 8002af6:	623b      	str	r3, [r7, #32]
          break;
 8002af8:	e01a      	b.n	8002b30 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d102      	bne.n	8002b08 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b02:	2304      	movs	r3, #4
 8002b04:	623b      	str	r3, [r7, #32]
          break;
 8002b06:	e013      	b.n	8002b30 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d105      	bne.n	8002b1c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b10:	2308      	movs	r3, #8
 8002b12:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	69fa      	ldr	r2, [r7, #28]
 8002b18:	611a      	str	r2, [r3, #16]
          break;
 8002b1a:	e009      	b.n	8002b30 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b1c:	2308      	movs	r3, #8
 8002b1e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	69fa      	ldr	r2, [r7, #28]
 8002b24:	615a      	str	r2, [r3, #20]
          break;
 8002b26:	e003      	b.n	8002b30 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	623b      	str	r3, [r7, #32]
          break;
 8002b2c:	e000      	b.n	8002b30 <HAL_GPIO_Init+0x130>
          break;
 8002b2e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	2bff      	cmp	r3, #255	@ 0xff
 8002b34:	d801      	bhi.n	8002b3a <HAL_GPIO_Init+0x13a>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	e001      	b.n	8002b3e <HAL_GPIO_Init+0x13e>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	3304      	adds	r3, #4
 8002b3e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b40:	69bb      	ldr	r3, [r7, #24]
 8002b42:	2bff      	cmp	r3, #255	@ 0xff
 8002b44:	d802      	bhi.n	8002b4c <HAL_GPIO_Init+0x14c>
 8002b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	e002      	b.n	8002b52 <HAL_GPIO_Init+0x152>
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4e:	3b08      	subs	r3, #8
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	210f      	movs	r1, #15
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b60:	43db      	mvns	r3, r3
 8002b62:	401a      	ands	r2, r3
 8002b64:	6a39      	ldr	r1, [r7, #32]
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	fa01 f303 	lsl.w	r3, r1, r3
 8002b6c:	431a      	orrs	r2, r3
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	f000 80b1 	beq.w	8002ce2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b80:	4b4d      	ldr	r3, [pc, #308]	@ (8002cb8 <HAL_GPIO_Init+0x2b8>)
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	4a4c      	ldr	r2, [pc, #304]	@ (8002cb8 <HAL_GPIO_Init+0x2b8>)
 8002b86:	f043 0301 	orr.w	r3, r3, #1
 8002b8a:	6193      	str	r3, [r2, #24]
 8002b8c:	4b4a      	ldr	r3, [pc, #296]	@ (8002cb8 <HAL_GPIO_Init+0x2b8>)
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	f003 0301 	and.w	r3, r3, #1
 8002b94:	60bb      	str	r3, [r7, #8]
 8002b96:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b98:	4a48      	ldr	r2, [pc, #288]	@ (8002cbc <HAL_GPIO_Init+0x2bc>)
 8002b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9c:	089b      	lsrs	r3, r3, #2
 8002b9e:	3302      	adds	r3, #2
 8002ba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ba4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba8:	f003 0303 	and.w	r3, r3, #3
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	220f      	movs	r2, #15
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	43db      	mvns	r3, r3
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	4013      	ands	r3, r2
 8002bba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a40      	ldr	r2, [pc, #256]	@ (8002cc0 <HAL_GPIO_Init+0x2c0>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d013      	beq.n	8002bec <HAL_GPIO_Init+0x1ec>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	4a3f      	ldr	r2, [pc, #252]	@ (8002cc4 <HAL_GPIO_Init+0x2c4>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d00d      	beq.n	8002be8 <HAL_GPIO_Init+0x1e8>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a3e      	ldr	r2, [pc, #248]	@ (8002cc8 <HAL_GPIO_Init+0x2c8>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d007      	beq.n	8002be4 <HAL_GPIO_Init+0x1e4>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a3d      	ldr	r2, [pc, #244]	@ (8002ccc <HAL_GPIO_Init+0x2cc>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d101      	bne.n	8002be0 <HAL_GPIO_Init+0x1e0>
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e006      	b.n	8002bee <HAL_GPIO_Init+0x1ee>
 8002be0:	2304      	movs	r3, #4
 8002be2:	e004      	b.n	8002bee <HAL_GPIO_Init+0x1ee>
 8002be4:	2302      	movs	r3, #2
 8002be6:	e002      	b.n	8002bee <HAL_GPIO_Init+0x1ee>
 8002be8:	2301      	movs	r3, #1
 8002bea:	e000      	b.n	8002bee <HAL_GPIO_Init+0x1ee>
 8002bec:	2300      	movs	r3, #0
 8002bee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bf0:	f002 0203 	and.w	r2, r2, #3
 8002bf4:	0092      	lsls	r2, r2, #2
 8002bf6:	4093      	lsls	r3, r2
 8002bf8:	68fa      	ldr	r2, [r7, #12]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002bfe:	492f      	ldr	r1, [pc, #188]	@ (8002cbc <HAL_GPIO_Init+0x2bc>)
 8002c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c02:	089b      	lsrs	r3, r3, #2
 8002c04:	3302      	adds	r3, #2
 8002c06:	68fa      	ldr	r2, [r7, #12]
 8002c08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d006      	beq.n	8002c26 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c18:	4b2d      	ldr	r3, [pc, #180]	@ (8002cd0 <HAL_GPIO_Init+0x2d0>)
 8002c1a:	689a      	ldr	r2, [r3, #8]
 8002c1c:	492c      	ldr	r1, [pc, #176]	@ (8002cd0 <HAL_GPIO_Init+0x2d0>)
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	608b      	str	r3, [r1, #8]
 8002c24:	e006      	b.n	8002c34 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c26:	4b2a      	ldr	r3, [pc, #168]	@ (8002cd0 <HAL_GPIO_Init+0x2d0>)
 8002c28:	689a      	ldr	r2, [r3, #8]
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	43db      	mvns	r3, r3
 8002c2e:	4928      	ldr	r1, [pc, #160]	@ (8002cd0 <HAL_GPIO_Init+0x2d0>)
 8002c30:	4013      	ands	r3, r2
 8002c32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d006      	beq.n	8002c4e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c40:	4b23      	ldr	r3, [pc, #140]	@ (8002cd0 <HAL_GPIO_Init+0x2d0>)
 8002c42:	68da      	ldr	r2, [r3, #12]
 8002c44:	4922      	ldr	r1, [pc, #136]	@ (8002cd0 <HAL_GPIO_Init+0x2d0>)
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	60cb      	str	r3, [r1, #12]
 8002c4c:	e006      	b.n	8002c5c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c4e:	4b20      	ldr	r3, [pc, #128]	@ (8002cd0 <HAL_GPIO_Init+0x2d0>)
 8002c50:	68da      	ldr	r2, [r3, #12]
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	43db      	mvns	r3, r3
 8002c56:	491e      	ldr	r1, [pc, #120]	@ (8002cd0 <HAL_GPIO_Init+0x2d0>)
 8002c58:	4013      	ands	r3, r2
 8002c5a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d006      	beq.n	8002c76 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c68:	4b19      	ldr	r3, [pc, #100]	@ (8002cd0 <HAL_GPIO_Init+0x2d0>)
 8002c6a:	685a      	ldr	r2, [r3, #4]
 8002c6c:	4918      	ldr	r1, [pc, #96]	@ (8002cd0 <HAL_GPIO_Init+0x2d0>)
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	604b      	str	r3, [r1, #4]
 8002c74:	e006      	b.n	8002c84 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c76:	4b16      	ldr	r3, [pc, #88]	@ (8002cd0 <HAL_GPIO_Init+0x2d0>)
 8002c78:	685a      	ldr	r2, [r3, #4]
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	43db      	mvns	r3, r3
 8002c7e:	4914      	ldr	r1, [pc, #80]	@ (8002cd0 <HAL_GPIO_Init+0x2d0>)
 8002c80:	4013      	ands	r3, r2
 8002c82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d021      	beq.n	8002cd4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002c90:	4b0f      	ldr	r3, [pc, #60]	@ (8002cd0 <HAL_GPIO_Init+0x2d0>)
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	490e      	ldr	r1, [pc, #56]	@ (8002cd0 <HAL_GPIO_Init+0x2d0>)
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	600b      	str	r3, [r1, #0]
 8002c9c:	e021      	b.n	8002ce2 <HAL_GPIO_Init+0x2e2>
 8002c9e:	bf00      	nop
 8002ca0:	10320000 	.word	0x10320000
 8002ca4:	10310000 	.word	0x10310000
 8002ca8:	10220000 	.word	0x10220000
 8002cac:	10210000 	.word	0x10210000
 8002cb0:	10120000 	.word	0x10120000
 8002cb4:	10110000 	.word	0x10110000
 8002cb8:	40021000 	.word	0x40021000
 8002cbc:	40010000 	.word	0x40010000
 8002cc0:	40010800 	.word	0x40010800
 8002cc4:	40010c00 	.word	0x40010c00
 8002cc8:	40011000 	.word	0x40011000
 8002ccc:	40011400 	.word	0x40011400
 8002cd0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8002d04 <HAL_GPIO_Init+0x304>)
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	43db      	mvns	r3, r3
 8002cdc:	4909      	ldr	r1, [pc, #36]	@ (8002d04 <HAL_GPIO_Init+0x304>)
 8002cde:	4013      	ands	r3, r2
 8002ce0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cee:	fa22 f303 	lsr.w	r3, r2, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	f47f ae8e 	bne.w	8002a14 <HAL_GPIO_Init+0x14>
  }
}
 8002cf8:	bf00      	nop
 8002cfa:	bf00      	nop
 8002cfc:	372c      	adds	r7, #44	@ 0x2c
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bc80      	pop	{r7}
 8002d02:	4770      	bx	lr
 8002d04:	40010400 	.word	0x40010400

08002d08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	460b      	mov	r3, r1
 8002d12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	689a      	ldr	r2, [r3, #8]
 8002d18:	887b      	ldrh	r3, [r7, #2]
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d002      	beq.n	8002d26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d20:	2301      	movs	r3, #1
 8002d22:	73fb      	strb	r3, [r7, #15]
 8002d24:	e001      	b.n	8002d2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d26:	2300      	movs	r3, #0
 8002d28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bc80      	pop	{r7}
 8002d34:	4770      	bx	lr
	...

08002d38 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	4603      	mov	r3, r0
 8002d40:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002d42:	4b08      	ldr	r3, [pc, #32]	@ (8002d64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d44:	695a      	ldr	r2, [r3, #20]
 8002d46:	88fb      	ldrh	r3, [r7, #6]
 8002d48:	4013      	ands	r3, r2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d006      	beq.n	8002d5c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d4e:	4a05      	ldr	r2, [pc, #20]	@ (8002d64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d50:	88fb      	ldrh	r3, [r7, #6]
 8002d52:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d54:	88fb      	ldrh	r3, [r7, #6]
 8002d56:	4618      	mov	r0, r3
 8002d58:	f000 f806 	bl	8002d68 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d5c:	bf00      	nop
 8002d5e:	3708      	adds	r7, #8
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	40010400 	.word	0x40010400

08002d68 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	4603      	mov	r3, r0
 8002d70:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002d72:	bf00      	nop
 8002d74:	370c      	adds	r7, #12
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bc80      	pop	{r7}
 8002d7a:	4770      	bx	lr

08002d7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d101      	bne.n	8002d8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e12b      	b.n	8002fe6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d106      	bne.n	8002da8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f7fd fd70 	bl	8000888 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2224      	movs	r2, #36	@ 0x24
 8002dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f022 0201 	bic.w	r2, r2, #1
 8002dbe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002dde:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002de0:	f001 f832 	bl	8003e48 <HAL_RCC_GetPCLK1Freq>
 8002de4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	4a81      	ldr	r2, [pc, #516]	@ (8002ff0 <HAL_I2C_Init+0x274>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d807      	bhi.n	8002e00 <HAL_I2C_Init+0x84>
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	4a80      	ldr	r2, [pc, #512]	@ (8002ff4 <HAL_I2C_Init+0x278>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	bf94      	ite	ls
 8002df8:	2301      	movls	r3, #1
 8002dfa:	2300      	movhi	r3, #0
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	e006      	b.n	8002e0e <HAL_I2C_Init+0x92>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	4a7d      	ldr	r2, [pc, #500]	@ (8002ff8 <HAL_I2C_Init+0x27c>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	bf94      	ite	ls
 8002e08:	2301      	movls	r3, #1
 8002e0a:	2300      	movhi	r3, #0
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e0e7      	b.n	8002fe6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	4a78      	ldr	r2, [pc, #480]	@ (8002ffc <HAL_I2C_Init+0x280>)
 8002e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1e:	0c9b      	lsrs	r3, r3, #18
 8002e20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68ba      	ldr	r2, [r7, #8]
 8002e32:	430a      	orrs	r2, r1
 8002e34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	6a1b      	ldr	r3, [r3, #32]
 8002e3c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	4a6a      	ldr	r2, [pc, #424]	@ (8002ff0 <HAL_I2C_Init+0x274>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d802      	bhi.n	8002e50 <HAL_I2C_Init+0xd4>
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	e009      	b.n	8002e64 <HAL_I2C_Init+0xe8>
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e56:	fb02 f303 	mul.w	r3, r2, r3
 8002e5a:	4a69      	ldr	r2, [pc, #420]	@ (8003000 <HAL_I2C_Init+0x284>)
 8002e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e60:	099b      	lsrs	r3, r3, #6
 8002e62:	3301      	adds	r3, #1
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	6812      	ldr	r2, [r2, #0]
 8002e68:	430b      	orrs	r3, r1
 8002e6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	69db      	ldr	r3, [r3, #28]
 8002e72:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e76:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	495c      	ldr	r1, [pc, #368]	@ (8002ff0 <HAL_I2C_Init+0x274>)
 8002e80:	428b      	cmp	r3, r1
 8002e82:	d819      	bhi.n	8002eb8 <HAL_I2C_Init+0x13c>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	1e59      	subs	r1, r3, #1
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e92:	1c59      	adds	r1, r3, #1
 8002e94:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e98:	400b      	ands	r3, r1
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d00a      	beq.n	8002eb4 <HAL_I2C_Init+0x138>
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	1e59      	subs	r1, r3, #1
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002eac:	3301      	adds	r3, #1
 8002eae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb2:	e051      	b.n	8002f58 <HAL_I2C_Init+0x1dc>
 8002eb4:	2304      	movs	r3, #4
 8002eb6:	e04f      	b.n	8002f58 <HAL_I2C_Init+0x1dc>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d111      	bne.n	8002ee4 <HAL_I2C_Init+0x168>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	1e58      	subs	r0, r3, #1
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6859      	ldr	r1, [r3, #4]
 8002ec8:	460b      	mov	r3, r1
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	440b      	add	r3, r1
 8002ece:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	bf0c      	ite	eq
 8002edc:	2301      	moveq	r3, #1
 8002ede:	2300      	movne	r3, #0
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	e012      	b.n	8002f0a <HAL_I2C_Init+0x18e>
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	1e58      	subs	r0, r3, #1
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6859      	ldr	r1, [r3, #4]
 8002eec:	460b      	mov	r3, r1
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	440b      	add	r3, r1
 8002ef2:	0099      	lsls	r1, r3, #2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002efa:	3301      	adds	r3, #1
 8002efc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	bf0c      	ite	eq
 8002f04:	2301      	moveq	r3, #1
 8002f06:	2300      	movne	r3, #0
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <HAL_I2C_Init+0x196>
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e022      	b.n	8002f58 <HAL_I2C_Init+0x1dc>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d10e      	bne.n	8002f38 <HAL_I2C_Init+0x1bc>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	1e58      	subs	r0, r3, #1
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6859      	ldr	r1, [r3, #4]
 8002f22:	460b      	mov	r3, r1
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	440b      	add	r3, r1
 8002f28:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f36:	e00f      	b.n	8002f58 <HAL_I2C_Init+0x1dc>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	1e58      	subs	r0, r3, #1
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6859      	ldr	r1, [r3, #4]
 8002f40:	460b      	mov	r3, r1
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	440b      	add	r3, r1
 8002f46:	0099      	lsls	r1, r3, #2
 8002f48:	440b      	add	r3, r1
 8002f4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f4e:	3301      	adds	r3, #1
 8002f50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f58:	6879      	ldr	r1, [r7, #4]
 8002f5a:	6809      	ldr	r1, [r1, #0]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	69da      	ldr	r2, [r3, #28]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a1b      	ldr	r3, [r3, #32]
 8002f72:	431a      	orrs	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f86:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	6911      	ldr	r1, [r2, #16]
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	68d2      	ldr	r2, [r2, #12]
 8002f92:	4311      	orrs	r1, r2
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	6812      	ldr	r2, [r2, #0]
 8002f98:	430b      	orrs	r3, r1
 8002f9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	695a      	ldr	r2, [r3, #20]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	699b      	ldr	r3, [r3, #24]
 8002fae:	431a      	orrs	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f042 0201 	orr.w	r2, r2, #1
 8002fc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2220      	movs	r2, #32
 8002fd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	000186a0 	.word	0x000186a0
 8002ff4:	001e847f 	.word	0x001e847f
 8002ff8:	003d08ff 	.word	0x003d08ff
 8002ffc:	431bde83 	.word	0x431bde83
 8003000:	10624dd3 	.word	0x10624dd3

08003004 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b088      	sub	sp, #32
 8003008:	af02      	add	r7, sp, #8
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	607a      	str	r2, [r7, #4]
 800300e:	461a      	mov	r2, r3
 8003010:	460b      	mov	r3, r1
 8003012:	817b      	strh	r3, [r7, #10]
 8003014:	4613      	mov	r3, r2
 8003016:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003018:	f7ff f914 	bl	8002244 <HAL_GetTick>
 800301c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b20      	cmp	r3, #32
 8003028:	f040 80e0 	bne.w	80031ec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	9300      	str	r3, [sp, #0]
 8003030:	2319      	movs	r3, #25
 8003032:	2201      	movs	r2, #1
 8003034:	4970      	ldr	r1, [pc, #448]	@ (80031f8 <HAL_I2C_Master_Transmit+0x1f4>)
 8003036:	68f8      	ldr	r0, [r7, #12]
 8003038:	f000 f964 	bl	8003304 <I2C_WaitOnFlagUntilTimeout>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d001      	beq.n	8003046 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003042:	2302      	movs	r3, #2
 8003044:	e0d3      	b.n	80031ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800304c:	2b01      	cmp	r3, #1
 800304e:	d101      	bne.n	8003054 <HAL_I2C_Master_Transmit+0x50>
 8003050:	2302      	movs	r3, #2
 8003052:	e0cc      	b.n	80031ee <HAL_I2C_Master_Transmit+0x1ea>
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0301 	and.w	r3, r3, #1
 8003066:	2b01      	cmp	r3, #1
 8003068:	d007      	beq.n	800307a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f042 0201 	orr.w	r2, r2, #1
 8003078:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003088:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2221      	movs	r2, #33	@ 0x21
 800308e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2210      	movs	r2, #16
 8003096:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2200      	movs	r2, #0
 800309e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	893a      	ldrh	r2, [r7, #8]
 80030aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030b0:	b29a      	uxth	r2, r3
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	4a50      	ldr	r2, [pc, #320]	@ (80031fc <HAL_I2C_Master_Transmit+0x1f8>)
 80030ba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030bc:	8979      	ldrh	r1, [r7, #10]
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	6a3a      	ldr	r2, [r7, #32]
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f000 f89c 	bl	8003200 <I2C_MasterRequestWrite>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e08d      	b.n	80031ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030d2:	2300      	movs	r3, #0
 80030d4:	613b      	str	r3, [r7, #16]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	695b      	ldr	r3, [r3, #20]
 80030dc:	613b      	str	r3, [r7, #16]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	699b      	ldr	r3, [r3, #24]
 80030e4:	613b      	str	r3, [r7, #16]
 80030e6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80030e8:	e066      	b.n	80031b8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030ea:	697a      	ldr	r2, [r7, #20]
 80030ec:	6a39      	ldr	r1, [r7, #32]
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f000 fa22 	bl	8003538 <I2C_WaitOnTXEFlagUntilTimeout>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00d      	beq.n	8003116 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fe:	2b04      	cmp	r3, #4
 8003100:	d107      	bne.n	8003112 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003110:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e06b      	b.n	80031ee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311a:	781a      	ldrb	r2, [r3, #0]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003126:	1c5a      	adds	r2, r3, #1
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003130:	b29b      	uxth	r3, r3
 8003132:	3b01      	subs	r3, #1
 8003134:	b29a      	uxth	r2, r3
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800313e:	3b01      	subs	r3, #1
 8003140:	b29a      	uxth	r2, r3
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	695b      	ldr	r3, [r3, #20]
 800314c:	f003 0304 	and.w	r3, r3, #4
 8003150:	2b04      	cmp	r3, #4
 8003152:	d11b      	bne.n	800318c <HAL_I2C_Master_Transmit+0x188>
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003158:	2b00      	cmp	r3, #0
 800315a:	d017      	beq.n	800318c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003160:	781a      	ldrb	r2, [r3, #0]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316c:	1c5a      	adds	r2, r3, #1
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003176:	b29b      	uxth	r3, r3
 8003178:	3b01      	subs	r3, #1
 800317a:	b29a      	uxth	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003184:	3b01      	subs	r3, #1
 8003186:	b29a      	uxth	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800318c:	697a      	ldr	r2, [r7, #20]
 800318e:	6a39      	ldr	r1, [r7, #32]
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f000 fa19 	bl	80035c8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00d      	beq.n	80031b8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a0:	2b04      	cmp	r3, #4
 80031a2:	d107      	bne.n	80031b4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031b2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e01a      	b.n	80031ee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d194      	bne.n	80030ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2220      	movs	r2, #32
 80031d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031e8:	2300      	movs	r3, #0
 80031ea:	e000      	b.n	80031ee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80031ec:	2302      	movs	r3, #2
  }
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3718      	adds	r7, #24
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	00100002 	.word	0x00100002
 80031fc:	ffff0000 	.word	0xffff0000

08003200 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b088      	sub	sp, #32
 8003204:	af02      	add	r7, sp, #8
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	607a      	str	r2, [r7, #4]
 800320a:	603b      	str	r3, [r7, #0]
 800320c:	460b      	mov	r3, r1
 800320e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003214:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	2b08      	cmp	r3, #8
 800321a:	d006      	beq.n	800322a <I2C_MasterRequestWrite+0x2a>
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	2b01      	cmp	r3, #1
 8003220:	d003      	beq.n	800322a <I2C_MasterRequestWrite+0x2a>
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003228:	d108      	bne.n	800323c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	e00b      	b.n	8003254 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003240:	2b12      	cmp	r3, #18
 8003242:	d107      	bne.n	8003254 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003252:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f000 f84f 	bl	8003304 <I2C_WaitOnFlagUntilTimeout>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00d      	beq.n	8003288 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003276:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800327a:	d103      	bne.n	8003284 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003282:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e035      	b.n	80032f4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	691b      	ldr	r3, [r3, #16]
 800328c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003290:	d108      	bne.n	80032a4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003292:	897b      	ldrh	r3, [r7, #10]
 8003294:	b2db      	uxtb	r3, r3
 8003296:	461a      	mov	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80032a0:	611a      	str	r2, [r3, #16]
 80032a2:	e01b      	b.n	80032dc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80032a4:	897b      	ldrh	r3, [r7, #10]
 80032a6:	11db      	asrs	r3, r3, #7
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	f003 0306 	and.w	r3, r3, #6
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	f063 030f 	orn	r3, r3, #15
 80032b4:	b2da      	uxtb	r2, r3
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	490e      	ldr	r1, [pc, #56]	@ (80032fc <I2C_MasterRequestWrite+0xfc>)
 80032c2:	68f8      	ldr	r0, [r7, #12]
 80032c4:	f000 f898 	bl	80033f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e010      	b.n	80032f4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80032d2:	897b      	ldrh	r3, [r7, #10]
 80032d4:	b2da      	uxtb	r2, r3
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	4907      	ldr	r1, [pc, #28]	@ (8003300 <I2C_MasterRequestWrite+0x100>)
 80032e2:	68f8      	ldr	r0, [r7, #12]
 80032e4:	f000 f888 	bl	80033f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e000      	b.n	80032f4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3718      	adds	r7, #24
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	00010008 	.word	0x00010008
 8003300:	00010002 	.word	0x00010002

08003304 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	603b      	str	r3, [r7, #0]
 8003310:	4613      	mov	r3, r2
 8003312:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003314:	e048      	b.n	80033a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800331c:	d044      	beq.n	80033a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800331e:	f7fe ff91 	bl	8002244 <HAL_GetTick>
 8003322:	4602      	mov	r2, r0
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	1ad3      	subs	r3, r2, r3
 8003328:	683a      	ldr	r2, [r7, #0]
 800332a:	429a      	cmp	r2, r3
 800332c:	d302      	bcc.n	8003334 <I2C_WaitOnFlagUntilTimeout+0x30>
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d139      	bne.n	80033a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	0c1b      	lsrs	r3, r3, #16
 8003338:	b2db      	uxtb	r3, r3
 800333a:	2b01      	cmp	r3, #1
 800333c:	d10d      	bne.n	800335a <I2C_WaitOnFlagUntilTimeout+0x56>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	695b      	ldr	r3, [r3, #20]
 8003344:	43da      	mvns	r2, r3
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	4013      	ands	r3, r2
 800334a:	b29b      	uxth	r3, r3
 800334c:	2b00      	cmp	r3, #0
 800334e:	bf0c      	ite	eq
 8003350:	2301      	moveq	r3, #1
 8003352:	2300      	movne	r3, #0
 8003354:	b2db      	uxtb	r3, r3
 8003356:	461a      	mov	r2, r3
 8003358:	e00c      	b.n	8003374 <I2C_WaitOnFlagUntilTimeout+0x70>
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	43da      	mvns	r2, r3
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	4013      	ands	r3, r2
 8003366:	b29b      	uxth	r3, r3
 8003368:	2b00      	cmp	r3, #0
 800336a:	bf0c      	ite	eq
 800336c:	2301      	moveq	r3, #1
 800336e:	2300      	movne	r3, #0
 8003370:	b2db      	uxtb	r3, r3
 8003372:	461a      	mov	r2, r3
 8003374:	79fb      	ldrb	r3, [r7, #7]
 8003376:	429a      	cmp	r2, r3
 8003378:	d116      	bne.n	80033a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2200      	movs	r2, #0
 800337e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2220      	movs	r2, #32
 8003384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003394:	f043 0220 	orr.w	r2, r3, #32
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e023      	b.n	80033f0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	0c1b      	lsrs	r3, r3, #16
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d10d      	bne.n	80033ce <I2C_WaitOnFlagUntilTimeout+0xca>
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	43da      	mvns	r2, r3
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	4013      	ands	r3, r2
 80033be:	b29b      	uxth	r3, r3
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	bf0c      	ite	eq
 80033c4:	2301      	moveq	r3, #1
 80033c6:	2300      	movne	r3, #0
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	461a      	mov	r2, r3
 80033cc:	e00c      	b.n	80033e8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	43da      	mvns	r2, r3
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	4013      	ands	r3, r2
 80033da:	b29b      	uxth	r3, r3
 80033dc:	2b00      	cmp	r3, #0
 80033de:	bf0c      	ite	eq
 80033e0:	2301      	moveq	r3, #1
 80033e2:	2300      	movne	r3, #0
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	461a      	mov	r2, r3
 80033e8:	79fb      	ldrb	r3, [r7, #7]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d093      	beq.n	8003316 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3710      	adds	r7, #16
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	60b9      	str	r1, [r7, #8]
 8003402:	607a      	str	r2, [r7, #4]
 8003404:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003406:	e071      	b.n	80034ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	695b      	ldr	r3, [r3, #20]
 800340e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003412:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003416:	d123      	bne.n	8003460 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003426:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003430:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2220      	movs	r2, #32
 800343c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344c:	f043 0204 	orr.w	r2, r3, #4
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e067      	b.n	8003530 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003466:	d041      	beq.n	80034ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003468:	f7fe feec 	bl	8002244 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	429a      	cmp	r2, r3
 8003476:	d302      	bcc.n	800347e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d136      	bne.n	80034ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	0c1b      	lsrs	r3, r3, #16
 8003482:	b2db      	uxtb	r3, r3
 8003484:	2b01      	cmp	r3, #1
 8003486:	d10c      	bne.n	80034a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	695b      	ldr	r3, [r3, #20]
 800348e:	43da      	mvns	r2, r3
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	4013      	ands	r3, r2
 8003494:	b29b      	uxth	r3, r3
 8003496:	2b00      	cmp	r3, #0
 8003498:	bf14      	ite	ne
 800349a:	2301      	movne	r3, #1
 800349c:	2300      	moveq	r3, #0
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	e00b      	b.n	80034ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	699b      	ldr	r3, [r3, #24]
 80034a8:	43da      	mvns	r2, r3
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	4013      	ands	r3, r2
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	bf14      	ite	ne
 80034b4:	2301      	movne	r3, #1
 80034b6:	2300      	moveq	r3, #0
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d016      	beq.n	80034ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2200      	movs	r2, #0
 80034c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2220      	movs	r2, #32
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d8:	f043 0220 	orr.w	r2, r3, #32
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e021      	b.n	8003530 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	0c1b      	lsrs	r3, r3, #16
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d10c      	bne.n	8003510 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	43da      	mvns	r2, r3
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	4013      	ands	r3, r2
 8003502:	b29b      	uxth	r3, r3
 8003504:	2b00      	cmp	r3, #0
 8003506:	bf14      	ite	ne
 8003508:	2301      	movne	r3, #1
 800350a:	2300      	moveq	r3, #0
 800350c:	b2db      	uxtb	r3, r3
 800350e:	e00b      	b.n	8003528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	699b      	ldr	r3, [r3, #24]
 8003516:	43da      	mvns	r2, r3
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	4013      	ands	r3, r2
 800351c:	b29b      	uxth	r3, r3
 800351e:	2b00      	cmp	r3, #0
 8003520:	bf14      	ite	ne
 8003522:	2301      	movne	r3, #1
 8003524:	2300      	moveq	r3, #0
 8003526:	b2db      	uxtb	r3, r3
 8003528:	2b00      	cmp	r3, #0
 800352a:	f47f af6d 	bne.w	8003408 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800352e:	2300      	movs	r3, #0
}
 8003530:	4618      	mov	r0, r3
 8003532:	3710      	adds	r7, #16
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003544:	e034      	b.n	80035b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003546:	68f8      	ldr	r0, [r7, #12]
 8003548:	f000 f886 	bl	8003658 <I2C_IsAcknowledgeFailed>
 800354c:	4603      	mov	r3, r0
 800354e:	2b00      	cmp	r3, #0
 8003550:	d001      	beq.n	8003556 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e034      	b.n	80035c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800355c:	d028      	beq.n	80035b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800355e:	f7fe fe71 	bl	8002244 <HAL_GetTick>
 8003562:	4602      	mov	r2, r0
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	68ba      	ldr	r2, [r7, #8]
 800356a:	429a      	cmp	r2, r3
 800356c:	d302      	bcc.n	8003574 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d11d      	bne.n	80035b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	695b      	ldr	r3, [r3, #20]
 800357a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800357e:	2b80      	cmp	r3, #128	@ 0x80
 8003580:	d016      	beq.n	80035b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2200      	movs	r2, #0
 8003586:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2220      	movs	r2, #32
 800358c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359c:	f043 0220 	orr.w	r2, r3, #32
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e007      	b.n	80035c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ba:	2b80      	cmp	r3, #128	@ 0x80
 80035bc:	d1c3      	bne.n	8003546 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3710      	adds	r7, #16
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	60f8      	str	r0, [r7, #12]
 80035d0:	60b9      	str	r1, [r7, #8]
 80035d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80035d4:	e034      	b.n	8003640 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 f83e 	bl	8003658 <I2C_IsAcknowledgeFailed>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e034      	b.n	8003650 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ec:	d028      	beq.n	8003640 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ee:	f7fe fe29 	bl	8002244 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	68ba      	ldr	r2, [r7, #8]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d302      	bcc.n	8003604 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d11d      	bne.n	8003640 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	f003 0304 	and.w	r3, r3, #4
 800360e:	2b04      	cmp	r3, #4
 8003610:	d016      	beq.n	8003640 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2220      	movs	r2, #32
 800361c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362c:	f043 0220 	orr.w	r2, r3, #32
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e007      	b.n	8003650 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	f003 0304 	and.w	r3, r3, #4
 800364a:	2b04      	cmp	r3, #4
 800364c:	d1c3      	bne.n	80035d6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800364e:	2300      	movs	r3, #0
}
 8003650:	4618      	mov	r0, r3
 8003652:	3710      	adds	r7, #16
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	695b      	ldr	r3, [r3, #20]
 8003666:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800366a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800366e:	d11b      	bne.n	80036a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003678:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2220      	movs	r2, #32
 8003684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003694:	f043 0204 	orr.w	r2, r3, #4
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e000      	b.n	80036aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	370c      	adds	r7, #12
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bc80      	pop	{r7}
 80036b2:	4770      	bx	lr

080036b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e272      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	f000 8087 	beq.w	80037e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036d4:	4b92      	ldr	r3, [pc, #584]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f003 030c 	and.w	r3, r3, #12
 80036dc:	2b04      	cmp	r3, #4
 80036de:	d00c      	beq.n	80036fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036e0:	4b8f      	ldr	r3, [pc, #572]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f003 030c 	and.w	r3, r3, #12
 80036e8:	2b08      	cmp	r3, #8
 80036ea:	d112      	bne.n	8003712 <HAL_RCC_OscConfig+0x5e>
 80036ec:	4b8c      	ldr	r3, [pc, #560]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036f8:	d10b      	bne.n	8003712 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036fa:	4b89      	ldr	r3, [pc, #548]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d06c      	beq.n	80037e0 <HAL_RCC_OscConfig+0x12c>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d168      	bne.n	80037e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e24c      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800371a:	d106      	bne.n	800372a <HAL_RCC_OscConfig+0x76>
 800371c:	4b80      	ldr	r3, [pc, #512]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a7f      	ldr	r2, [pc, #508]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003722:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003726:	6013      	str	r3, [r2, #0]
 8003728:	e02e      	b.n	8003788 <HAL_RCC_OscConfig+0xd4>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d10c      	bne.n	800374c <HAL_RCC_OscConfig+0x98>
 8003732:	4b7b      	ldr	r3, [pc, #492]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a7a      	ldr	r2, [pc, #488]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003738:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	4b78      	ldr	r3, [pc, #480]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a77      	ldr	r2, [pc, #476]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003744:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003748:	6013      	str	r3, [r2, #0]
 800374a:	e01d      	b.n	8003788 <HAL_RCC_OscConfig+0xd4>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003754:	d10c      	bne.n	8003770 <HAL_RCC_OscConfig+0xbc>
 8003756:	4b72      	ldr	r3, [pc, #456]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a71      	ldr	r2, [pc, #452]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 800375c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003760:	6013      	str	r3, [r2, #0]
 8003762:	4b6f      	ldr	r3, [pc, #444]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a6e      	ldr	r2, [pc, #440]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003768:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800376c:	6013      	str	r3, [r2, #0]
 800376e:	e00b      	b.n	8003788 <HAL_RCC_OscConfig+0xd4>
 8003770:	4b6b      	ldr	r3, [pc, #428]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a6a      	ldr	r2, [pc, #424]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003776:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800377a:	6013      	str	r3, [r2, #0]
 800377c:	4b68      	ldr	r3, [pc, #416]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a67      	ldr	r2, [pc, #412]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003782:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003786:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d013      	beq.n	80037b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003790:	f7fe fd58 	bl	8002244 <HAL_GetTick>
 8003794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003796:	e008      	b.n	80037aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003798:	f7fe fd54 	bl	8002244 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b64      	cmp	r3, #100	@ 0x64
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e200      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037aa:	4b5d      	ldr	r3, [pc, #372]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d0f0      	beq.n	8003798 <HAL_RCC_OscConfig+0xe4>
 80037b6:	e014      	b.n	80037e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b8:	f7fe fd44 	bl	8002244 <HAL_GetTick>
 80037bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037be:	e008      	b.n	80037d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037c0:	f7fe fd40 	bl	8002244 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b64      	cmp	r3, #100	@ 0x64
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e1ec      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037d2:	4b53      	ldr	r3, [pc, #332]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1f0      	bne.n	80037c0 <HAL_RCC_OscConfig+0x10c>
 80037de:	e000      	b.n	80037e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0302 	and.w	r3, r3, #2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d063      	beq.n	80038b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037ee:	4b4c      	ldr	r3, [pc, #304]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f003 030c 	and.w	r3, r3, #12
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00b      	beq.n	8003812 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80037fa:	4b49      	ldr	r3, [pc, #292]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f003 030c 	and.w	r3, r3, #12
 8003802:	2b08      	cmp	r3, #8
 8003804:	d11c      	bne.n	8003840 <HAL_RCC_OscConfig+0x18c>
 8003806:	4b46      	ldr	r3, [pc, #280]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d116      	bne.n	8003840 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003812:	4b43      	ldr	r3, [pc, #268]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d005      	beq.n	800382a <HAL_RCC_OscConfig+0x176>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d001      	beq.n	800382a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e1c0      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800382a:	4b3d      	ldr	r3, [pc, #244]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	695b      	ldr	r3, [r3, #20]
 8003836:	00db      	lsls	r3, r3, #3
 8003838:	4939      	ldr	r1, [pc, #228]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 800383a:	4313      	orrs	r3, r2
 800383c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800383e:	e03a      	b.n	80038b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	691b      	ldr	r3, [r3, #16]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d020      	beq.n	800388a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003848:	4b36      	ldr	r3, [pc, #216]	@ (8003924 <HAL_RCC_OscConfig+0x270>)
 800384a:	2201      	movs	r2, #1
 800384c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800384e:	f7fe fcf9 	bl	8002244 <HAL_GetTick>
 8003852:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003854:	e008      	b.n	8003868 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003856:	f7fe fcf5 	bl	8002244 <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d901      	bls.n	8003868 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e1a1      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003868:	4b2d      	ldr	r3, [pc, #180]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d0f0      	beq.n	8003856 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003874:	4b2a      	ldr	r3, [pc, #168]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	00db      	lsls	r3, r3, #3
 8003882:	4927      	ldr	r1, [pc, #156]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003884:	4313      	orrs	r3, r2
 8003886:	600b      	str	r3, [r1, #0]
 8003888:	e015      	b.n	80038b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800388a:	4b26      	ldr	r3, [pc, #152]	@ (8003924 <HAL_RCC_OscConfig+0x270>)
 800388c:	2200      	movs	r2, #0
 800388e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003890:	f7fe fcd8 	bl	8002244 <HAL_GetTick>
 8003894:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003896:	e008      	b.n	80038aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003898:	f7fe fcd4 	bl	8002244 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d901      	bls.n	80038aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e180      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038aa:	4b1d      	ldr	r3, [pc, #116]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1f0      	bne.n	8003898 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0308 	and.w	r3, r3, #8
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d03a      	beq.n	8003938 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	699b      	ldr	r3, [r3, #24]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d019      	beq.n	80038fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038ca:	4b17      	ldr	r3, [pc, #92]	@ (8003928 <HAL_RCC_OscConfig+0x274>)
 80038cc:	2201      	movs	r2, #1
 80038ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038d0:	f7fe fcb8 	bl	8002244 <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038d8:	f7fe fcb4 	bl	8002244 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e160      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003920 <HAL_RCC_OscConfig+0x26c>)
 80038ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0f0      	beq.n	80038d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80038f6:	2001      	movs	r0, #1
 80038f8:	f000 face 	bl	8003e98 <RCC_Delay>
 80038fc:	e01c      	b.n	8003938 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003928 <HAL_RCC_OscConfig+0x274>)
 8003900:	2200      	movs	r2, #0
 8003902:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003904:	f7fe fc9e 	bl	8002244 <HAL_GetTick>
 8003908:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800390a:	e00f      	b.n	800392c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800390c:	f7fe fc9a 	bl	8002244 <HAL_GetTick>
 8003910:	4602      	mov	r2, r0
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	2b02      	cmp	r3, #2
 8003918:	d908      	bls.n	800392c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	e146      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
 800391e:	bf00      	nop
 8003920:	40021000 	.word	0x40021000
 8003924:	42420000 	.word	0x42420000
 8003928:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800392c:	4b92      	ldr	r3, [pc, #584]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 800392e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d1e9      	bne.n	800390c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0304 	and.w	r3, r3, #4
 8003940:	2b00      	cmp	r3, #0
 8003942:	f000 80a6 	beq.w	8003a92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003946:	2300      	movs	r3, #0
 8003948:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800394a:	4b8b      	ldr	r3, [pc, #556]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 800394c:	69db      	ldr	r3, [r3, #28]
 800394e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10d      	bne.n	8003972 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003956:	4b88      	ldr	r3, [pc, #544]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003958:	69db      	ldr	r3, [r3, #28]
 800395a:	4a87      	ldr	r2, [pc, #540]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 800395c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003960:	61d3      	str	r3, [r2, #28]
 8003962:	4b85      	ldr	r3, [pc, #532]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003964:	69db      	ldr	r3, [r3, #28]
 8003966:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800396a:	60bb      	str	r3, [r7, #8]
 800396c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800396e:	2301      	movs	r3, #1
 8003970:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003972:	4b82      	ldr	r3, [pc, #520]	@ (8003b7c <HAL_RCC_OscConfig+0x4c8>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800397a:	2b00      	cmp	r3, #0
 800397c:	d118      	bne.n	80039b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800397e:	4b7f      	ldr	r3, [pc, #508]	@ (8003b7c <HAL_RCC_OscConfig+0x4c8>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a7e      	ldr	r2, [pc, #504]	@ (8003b7c <HAL_RCC_OscConfig+0x4c8>)
 8003984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003988:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800398a:	f7fe fc5b 	bl	8002244 <HAL_GetTick>
 800398e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003990:	e008      	b.n	80039a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003992:	f7fe fc57 	bl	8002244 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b64      	cmp	r3, #100	@ 0x64
 800399e:	d901      	bls.n	80039a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e103      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a4:	4b75      	ldr	r3, [pc, #468]	@ (8003b7c <HAL_RCC_OscConfig+0x4c8>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d0f0      	beq.n	8003992 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d106      	bne.n	80039c6 <HAL_RCC_OscConfig+0x312>
 80039b8:	4b6f      	ldr	r3, [pc, #444]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039ba:	6a1b      	ldr	r3, [r3, #32]
 80039bc:	4a6e      	ldr	r2, [pc, #440]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039be:	f043 0301 	orr.w	r3, r3, #1
 80039c2:	6213      	str	r3, [r2, #32]
 80039c4:	e02d      	b.n	8003a22 <HAL_RCC_OscConfig+0x36e>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10c      	bne.n	80039e8 <HAL_RCC_OscConfig+0x334>
 80039ce:	4b6a      	ldr	r3, [pc, #424]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	4a69      	ldr	r2, [pc, #420]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039d4:	f023 0301 	bic.w	r3, r3, #1
 80039d8:	6213      	str	r3, [r2, #32]
 80039da:	4b67      	ldr	r3, [pc, #412]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	4a66      	ldr	r2, [pc, #408]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039e0:	f023 0304 	bic.w	r3, r3, #4
 80039e4:	6213      	str	r3, [r2, #32]
 80039e6:	e01c      	b.n	8003a22 <HAL_RCC_OscConfig+0x36e>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	2b05      	cmp	r3, #5
 80039ee:	d10c      	bne.n	8003a0a <HAL_RCC_OscConfig+0x356>
 80039f0:	4b61      	ldr	r3, [pc, #388]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	4a60      	ldr	r2, [pc, #384]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039f6:	f043 0304 	orr.w	r3, r3, #4
 80039fa:	6213      	str	r3, [r2, #32]
 80039fc:	4b5e      	ldr	r3, [pc, #376]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039fe:	6a1b      	ldr	r3, [r3, #32]
 8003a00:	4a5d      	ldr	r2, [pc, #372]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a02:	f043 0301 	orr.w	r3, r3, #1
 8003a06:	6213      	str	r3, [r2, #32]
 8003a08:	e00b      	b.n	8003a22 <HAL_RCC_OscConfig+0x36e>
 8003a0a:	4b5b      	ldr	r3, [pc, #364]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a0c:	6a1b      	ldr	r3, [r3, #32]
 8003a0e:	4a5a      	ldr	r2, [pc, #360]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a10:	f023 0301 	bic.w	r3, r3, #1
 8003a14:	6213      	str	r3, [r2, #32]
 8003a16:	4b58      	ldr	r3, [pc, #352]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	4a57      	ldr	r2, [pc, #348]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a1c:	f023 0304 	bic.w	r3, r3, #4
 8003a20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d015      	beq.n	8003a56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a2a:	f7fe fc0b 	bl	8002244 <HAL_GetTick>
 8003a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a30:	e00a      	b.n	8003a48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a32:	f7fe fc07 	bl	8002244 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d901      	bls.n	8003a48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	e0b1      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a48:	4b4b      	ldr	r3, [pc, #300]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a4a:	6a1b      	ldr	r3, [r3, #32]
 8003a4c:	f003 0302 	and.w	r3, r3, #2
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d0ee      	beq.n	8003a32 <HAL_RCC_OscConfig+0x37e>
 8003a54:	e014      	b.n	8003a80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a56:	f7fe fbf5 	bl	8002244 <HAL_GetTick>
 8003a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a5c:	e00a      	b.n	8003a74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a5e:	f7fe fbf1 	bl	8002244 <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d901      	bls.n	8003a74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e09b      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a74:	4b40      	ldr	r3, [pc, #256]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a76:	6a1b      	ldr	r3, [r3, #32]
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1ee      	bne.n	8003a5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a80:	7dfb      	ldrb	r3, [r7, #23]
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d105      	bne.n	8003a92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a86:	4b3c      	ldr	r3, [pc, #240]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a88:	69db      	ldr	r3, [r3, #28]
 8003a8a:	4a3b      	ldr	r2, [pc, #236]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	f000 8087 	beq.w	8003baa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a9c:	4b36      	ldr	r3, [pc, #216]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f003 030c 	and.w	r3, r3, #12
 8003aa4:	2b08      	cmp	r3, #8
 8003aa6:	d061      	beq.n	8003b6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	69db      	ldr	r3, [r3, #28]
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d146      	bne.n	8003b3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ab0:	4b33      	ldr	r3, [pc, #204]	@ (8003b80 <HAL_RCC_OscConfig+0x4cc>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab6:	f7fe fbc5 	bl	8002244 <HAL_GetTick>
 8003aba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003abc:	e008      	b.n	8003ad0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003abe:	f7fe fbc1 	bl	8002244 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e06d      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ad0:	4b29      	ldr	r3, [pc, #164]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1f0      	bne.n	8003abe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ae4:	d108      	bne.n	8003af8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003ae6:	4b24      	ldr	r3, [pc, #144]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	4921      	ldr	r1, [pc, #132]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003af8:	4b1f      	ldr	r3, [pc, #124]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a19      	ldr	r1, [r3, #32]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b08:	430b      	orrs	r3, r1
 8003b0a:	491b      	ldr	r1, [pc, #108]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b10:	4b1b      	ldr	r3, [pc, #108]	@ (8003b80 <HAL_RCC_OscConfig+0x4cc>)
 8003b12:	2201      	movs	r2, #1
 8003b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b16:	f7fe fb95 	bl	8002244 <HAL_GetTick>
 8003b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b1e:	f7fe fb91 	bl	8002244 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e03d      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b30:	4b11      	ldr	r3, [pc, #68]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0f0      	beq.n	8003b1e <HAL_RCC_OscConfig+0x46a>
 8003b3c:	e035      	b.n	8003baa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b3e:	4b10      	ldr	r3, [pc, #64]	@ (8003b80 <HAL_RCC_OscConfig+0x4cc>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b44:	f7fe fb7e 	bl	8002244 <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b4c:	f7fe fb7a 	bl	8002244 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e026      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b5e:	4b06      	ldr	r3, [pc, #24]	@ (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1f0      	bne.n	8003b4c <HAL_RCC_OscConfig+0x498>
 8003b6a:	e01e      	b.n	8003baa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	69db      	ldr	r3, [r3, #28]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d107      	bne.n	8003b84 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e019      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
 8003b78:	40021000 	.word	0x40021000
 8003b7c:	40007000 	.word	0x40007000
 8003b80:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b84:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb4 <HAL_RCC_OscConfig+0x500>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a1b      	ldr	r3, [r3, #32]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d106      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d001      	beq.n	8003baa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e000      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40021000 	.word	0x40021000

08003bb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d101      	bne.n	8003bcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e0d0      	b.n	8003d6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bcc:	4b6a      	ldr	r3, [pc, #424]	@ (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0307 	and.w	r3, r3, #7
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d910      	bls.n	8003bfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bda:	4b67      	ldr	r3, [pc, #412]	@ (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f023 0207 	bic.w	r2, r3, #7
 8003be2:	4965      	ldr	r1, [pc, #404]	@ (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bea:	4b63      	ldr	r3, [pc, #396]	@ (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0307 	and.w	r3, r3, #7
 8003bf2:	683a      	ldr	r2, [r7, #0]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d001      	beq.n	8003bfc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e0b8      	b.n	8003d6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0302 	and.w	r3, r3, #2
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d020      	beq.n	8003c4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0304 	and.w	r3, r3, #4
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d005      	beq.n	8003c20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c14:	4b59      	ldr	r3, [pc, #356]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	4a58      	ldr	r2, [pc, #352]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c1a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003c1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0308 	and.w	r3, r3, #8
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d005      	beq.n	8003c38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c2c:	4b53      	ldr	r3, [pc, #332]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	4a52      	ldr	r2, [pc, #328]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c32:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003c36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c38:	4b50      	ldr	r3, [pc, #320]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	494d      	ldr	r1, [pc, #308]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0301 	and.w	r3, r3, #1
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d040      	beq.n	8003cd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d107      	bne.n	8003c6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c5e:	4b47      	ldr	r3, [pc, #284]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d115      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e07f      	b.n	8003d6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d107      	bne.n	8003c86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c76:	4b41      	ldr	r3, [pc, #260]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d109      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e073      	b.n	8003d6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c86:	4b3d      	ldr	r3, [pc, #244]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e06b      	b.n	8003d6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c96:	4b39      	ldr	r3, [pc, #228]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f023 0203 	bic.w	r2, r3, #3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	4936      	ldr	r1, [pc, #216]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ca8:	f7fe facc 	bl	8002244 <HAL_GetTick>
 8003cac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cae:	e00a      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cb0:	f7fe fac8 	bl	8002244 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e053      	b.n	8003d6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cc6:	4b2d      	ldr	r3, [pc, #180]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f003 020c 	and.w	r2, r3, #12
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d1eb      	bne.n	8003cb0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cd8:	4b27      	ldr	r3, [pc, #156]	@ (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0307 	and.w	r3, r3, #7
 8003ce0:	683a      	ldr	r2, [r7, #0]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d210      	bcs.n	8003d08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ce6:	4b24      	ldr	r3, [pc, #144]	@ (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f023 0207 	bic.w	r2, r3, #7
 8003cee:	4922      	ldr	r1, [pc, #136]	@ (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cf6:	4b20      	ldr	r3, [pc, #128]	@ (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0307 	and.w	r3, r3, #7
 8003cfe:	683a      	ldr	r2, [r7, #0]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d001      	beq.n	8003d08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e032      	b.n	8003d6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0304 	and.w	r3, r3, #4
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d008      	beq.n	8003d26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d14:	4b19      	ldr	r3, [pc, #100]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	4916      	ldr	r1, [pc, #88]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0308 	and.w	r3, r3, #8
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d009      	beq.n	8003d46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d32:	4b12      	ldr	r3, [pc, #72]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	00db      	lsls	r3, r3, #3
 8003d40:	490e      	ldr	r1, [pc, #56]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d46:	f000 f821 	bl	8003d8c <HAL_RCC_GetSysClockFreq>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	091b      	lsrs	r3, r3, #4
 8003d52:	f003 030f 	and.w	r3, r3, #15
 8003d56:	490a      	ldr	r1, [pc, #40]	@ (8003d80 <HAL_RCC_ClockConfig+0x1c8>)
 8003d58:	5ccb      	ldrb	r3, [r1, r3]
 8003d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d5e:	4a09      	ldr	r2, [pc, #36]	@ (8003d84 <HAL_RCC_ClockConfig+0x1cc>)
 8003d60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d62:	4b09      	ldr	r3, [pc, #36]	@ (8003d88 <HAL_RCC_ClockConfig+0x1d0>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4618      	mov	r0, r3
 8003d68:	f7fe fa2a 	bl	80021c0 <HAL_InitTick>

  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3710      	adds	r7, #16
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	40022000 	.word	0x40022000
 8003d7c:	40021000 	.word	0x40021000
 8003d80:	080071cc 	.word	0x080071cc
 8003d84:	2000000c 	.word	0x2000000c
 8003d88:	20000010 	.word	0x20000010

08003d8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b087      	sub	sp, #28
 8003d90:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d92:	2300      	movs	r3, #0
 8003d94:	60fb      	str	r3, [r7, #12]
 8003d96:	2300      	movs	r3, #0
 8003d98:	60bb      	str	r3, [r7, #8]
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	617b      	str	r3, [r7, #20]
 8003d9e:	2300      	movs	r3, #0
 8003da0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003da2:	2300      	movs	r3, #0
 8003da4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003da6:	4b1e      	ldr	r3, [pc, #120]	@ (8003e20 <HAL_RCC_GetSysClockFreq+0x94>)
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f003 030c 	and.w	r3, r3, #12
 8003db2:	2b04      	cmp	r3, #4
 8003db4:	d002      	beq.n	8003dbc <HAL_RCC_GetSysClockFreq+0x30>
 8003db6:	2b08      	cmp	r3, #8
 8003db8:	d003      	beq.n	8003dc2 <HAL_RCC_GetSysClockFreq+0x36>
 8003dba:	e027      	b.n	8003e0c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003dbc:	4b19      	ldr	r3, [pc, #100]	@ (8003e24 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dbe:	613b      	str	r3, [r7, #16]
      break;
 8003dc0:	e027      	b.n	8003e12 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	0c9b      	lsrs	r3, r3, #18
 8003dc6:	f003 030f 	and.w	r3, r3, #15
 8003dca:	4a17      	ldr	r2, [pc, #92]	@ (8003e28 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003dcc:	5cd3      	ldrb	r3, [r2, r3]
 8003dce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d010      	beq.n	8003dfc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003dda:	4b11      	ldr	r3, [pc, #68]	@ (8003e20 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	0c5b      	lsrs	r3, r3, #17
 8003de0:	f003 0301 	and.w	r3, r3, #1
 8003de4:	4a11      	ldr	r2, [pc, #68]	@ (8003e2c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003de6:	5cd3      	ldrb	r3, [r2, r3]
 8003de8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a0d      	ldr	r2, [pc, #52]	@ (8003e24 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dee:	fb03 f202 	mul.w	r2, r3, r2
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df8:	617b      	str	r3, [r7, #20]
 8003dfa:	e004      	b.n	8003e06 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4a0c      	ldr	r2, [pc, #48]	@ (8003e30 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003e00:	fb02 f303 	mul.w	r3, r2, r3
 8003e04:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	613b      	str	r3, [r7, #16]
      break;
 8003e0a:	e002      	b.n	8003e12 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e0c:	4b05      	ldr	r3, [pc, #20]	@ (8003e24 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e0e:	613b      	str	r3, [r7, #16]
      break;
 8003e10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e12:	693b      	ldr	r3, [r7, #16]
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	371c      	adds	r7, #28
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bc80      	pop	{r7}
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	40021000 	.word	0x40021000
 8003e24:	007a1200 	.word	0x007a1200
 8003e28:	080071e4 	.word	0x080071e4
 8003e2c:	080071f4 	.word	0x080071f4
 8003e30:	003d0900 	.word	0x003d0900

08003e34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e34:	b480      	push	{r7}
 8003e36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e38:	4b02      	ldr	r3, [pc, #8]	@ (8003e44 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bc80      	pop	{r7}
 8003e42:	4770      	bx	lr
 8003e44:	2000000c 	.word	0x2000000c

08003e48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e4c:	f7ff fff2 	bl	8003e34 <HAL_RCC_GetHCLKFreq>
 8003e50:	4602      	mov	r2, r0
 8003e52:	4b05      	ldr	r3, [pc, #20]	@ (8003e68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	0a1b      	lsrs	r3, r3, #8
 8003e58:	f003 0307 	and.w	r3, r3, #7
 8003e5c:	4903      	ldr	r1, [pc, #12]	@ (8003e6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e5e:	5ccb      	ldrb	r3, [r1, r3]
 8003e60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	40021000 	.word	0x40021000
 8003e6c:	080071dc 	.word	0x080071dc

08003e70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e74:	f7ff ffde 	bl	8003e34 <HAL_RCC_GetHCLKFreq>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	4b05      	ldr	r3, [pc, #20]	@ (8003e90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	0adb      	lsrs	r3, r3, #11
 8003e80:	f003 0307 	and.w	r3, r3, #7
 8003e84:	4903      	ldr	r1, [pc, #12]	@ (8003e94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e86:	5ccb      	ldrb	r3, [r1, r3]
 8003e88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	bd80      	pop	{r7, pc}
 8003e90:	40021000 	.word	0x40021000
 8003e94:	080071dc 	.word	0x080071dc

08003e98 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b085      	sub	sp, #20
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8003ecc <RCC_Delay+0x34>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a0a      	ldr	r2, [pc, #40]	@ (8003ed0 <RCC_Delay+0x38>)
 8003ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eaa:	0a5b      	lsrs	r3, r3, #9
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	fb02 f303 	mul.w	r3, r2, r3
 8003eb2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003eb4:	bf00      	nop
  }
  while (Delay --);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	1e5a      	subs	r2, r3, #1
 8003eba:	60fa      	str	r2, [r7, #12]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d1f9      	bne.n	8003eb4 <RCC_Delay+0x1c>
}
 8003ec0:	bf00      	nop
 8003ec2:	bf00      	nop
 8003ec4:	3714      	adds	r7, #20
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bc80      	pop	{r7}
 8003eca:	4770      	bx	lr
 8003ecc:	2000000c 	.word	0x2000000c
 8003ed0:	10624dd3 	.word	0x10624dd3

08003ed4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d101      	bne.n	8003ee6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e041      	b.n	8003f6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d106      	bne.n	8003f00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f7fd ff9a 	bl	8001e34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2202      	movs	r2, #2
 8003f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	3304      	adds	r3, #4
 8003f10:	4619      	mov	r1, r3
 8003f12:	4610      	mov	r0, r2
 8003f14:	f000 fbe2 	bl	80046dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3708      	adds	r7, #8
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b082      	sub	sp, #8
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d101      	bne.n	8003f84 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e041      	b.n	8004008 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d106      	bne.n	8003f9e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f000 f839 	bl	8004010 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	3304      	adds	r3, #4
 8003fae:	4619      	mov	r1, r3
 8003fb0:	4610      	mov	r0, r2
 8003fb2:	f000 fb93 	bl	80046dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2201      	movs	r2, #1
 8003fca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2201      	movs	r2, #1
 8004002:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004006:	2300      	movs	r3, #0
}
 8004008:	4618      	mov	r0, r3
 800400a:	3708      	adds	r7, #8
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	bc80      	pop	{r7}
 8004020:	4770      	bx	lr
	...

08004024 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d109      	bne.n	8004048 <HAL_TIM_PWM_Start+0x24>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800403a:	b2db      	uxtb	r3, r3
 800403c:	2b01      	cmp	r3, #1
 800403e:	bf14      	ite	ne
 8004040:	2301      	movne	r3, #1
 8004042:	2300      	moveq	r3, #0
 8004044:	b2db      	uxtb	r3, r3
 8004046:	e022      	b.n	800408e <HAL_TIM_PWM_Start+0x6a>
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	2b04      	cmp	r3, #4
 800404c:	d109      	bne.n	8004062 <HAL_TIM_PWM_Start+0x3e>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004054:	b2db      	uxtb	r3, r3
 8004056:	2b01      	cmp	r3, #1
 8004058:	bf14      	ite	ne
 800405a:	2301      	movne	r3, #1
 800405c:	2300      	moveq	r3, #0
 800405e:	b2db      	uxtb	r3, r3
 8004060:	e015      	b.n	800408e <HAL_TIM_PWM_Start+0x6a>
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	2b08      	cmp	r3, #8
 8004066:	d109      	bne.n	800407c <HAL_TIM_PWM_Start+0x58>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800406e:	b2db      	uxtb	r3, r3
 8004070:	2b01      	cmp	r3, #1
 8004072:	bf14      	ite	ne
 8004074:	2301      	movne	r3, #1
 8004076:	2300      	moveq	r3, #0
 8004078:	b2db      	uxtb	r3, r3
 800407a:	e008      	b.n	800408e <HAL_TIM_PWM_Start+0x6a>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004082:	b2db      	uxtb	r3, r3
 8004084:	2b01      	cmp	r3, #1
 8004086:	bf14      	ite	ne
 8004088:	2301      	movne	r3, #1
 800408a:	2300      	moveq	r3, #0
 800408c:	b2db      	uxtb	r3, r3
 800408e:	2b00      	cmp	r3, #0
 8004090:	d001      	beq.n	8004096 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e05e      	b.n	8004154 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d104      	bne.n	80040a6 <HAL_TIM_PWM_Start+0x82>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2202      	movs	r2, #2
 80040a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040a4:	e013      	b.n	80040ce <HAL_TIM_PWM_Start+0xaa>
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	2b04      	cmp	r3, #4
 80040aa:	d104      	bne.n	80040b6 <HAL_TIM_PWM_Start+0x92>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2202      	movs	r2, #2
 80040b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040b4:	e00b      	b.n	80040ce <HAL_TIM_PWM_Start+0xaa>
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	2b08      	cmp	r3, #8
 80040ba:	d104      	bne.n	80040c6 <HAL_TIM_PWM_Start+0xa2>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2202      	movs	r2, #2
 80040c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040c4:	e003      	b.n	80040ce <HAL_TIM_PWM_Start+0xaa>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2202      	movs	r2, #2
 80040ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2201      	movs	r2, #1
 80040d4:	6839      	ldr	r1, [r7, #0]
 80040d6:	4618      	mov	r0, r3
 80040d8:	f000 fd8c 	bl	8004bf4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a1e      	ldr	r2, [pc, #120]	@ (800415c <HAL_TIM_PWM_Start+0x138>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d107      	bne.n	80040f6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80040f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a18      	ldr	r2, [pc, #96]	@ (800415c <HAL_TIM_PWM_Start+0x138>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d00e      	beq.n	800411e <HAL_TIM_PWM_Start+0xfa>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004108:	d009      	beq.n	800411e <HAL_TIM_PWM_Start+0xfa>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a14      	ldr	r2, [pc, #80]	@ (8004160 <HAL_TIM_PWM_Start+0x13c>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d004      	beq.n	800411e <HAL_TIM_PWM_Start+0xfa>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a12      	ldr	r2, [pc, #72]	@ (8004164 <HAL_TIM_PWM_Start+0x140>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d111      	bne.n	8004142 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f003 0307 	and.w	r3, r3, #7
 8004128:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2b06      	cmp	r3, #6
 800412e:	d010      	beq.n	8004152 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f042 0201 	orr.w	r2, r2, #1
 800413e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004140:	e007      	b.n	8004152 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f042 0201 	orr.w	r2, r2, #1
 8004150:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004152:	2300      	movs	r3, #0
}
 8004154:	4618      	mov	r0, r3
 8004156:	3710      	adds	r7, #16
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}
 800415c:	40012c00 	.word	0x40012c00
 8004160:	40000400 	.word	0x40000400
 8004164:	40000800 	.word	0x40000800

08004168 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b086      	sub	sp, #24
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d101      	bne.n	800417c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e093      	b.n	80042a4 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004182:	b2db      	uxtb	r3, r3
 8004184:	2b00      	cmp	r3, #0
 8004186:	d106      	bne.n	8004196 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f7fd fe0f 	bl	8001db4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2202      	movs	r2, #2
 800419a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	687a      	ldr	r2, [r7, #4]
 80041a6:	6812      	ldr	r2, [r2, #0]
 80041a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80041ac:	f023 0307 	bic.w	r3, r3, #7
 80041b0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	3304      	adds	r3, #4
 80041ba:	4619      	mov	r1, r3
 80041bc:	4610      	mov	r0, r2
 80041be:	f000 fa8d 	bl	80046dc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	699b      	ldr	r3, [r3, #24]
 80041d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	6a1b      	ldr	r3, [r3, #32]
 80041d8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041ea:	f023 0303 	bic.w	r3, r3, #3
 80041ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	689a      	ldr	r2, [r3, #8]
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	021b      	lsls	r3, r3, #8
 80041fa:	4313      	orrs	r3, r2
 80041fc:	693a      	ldr	r2, [r7, #16]
 80041fe:	4313      	orrs	r3, r2
 8004200:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004208:	f023 030c 	bic.w	r3, r3, #12
 800420c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004214:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004218:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	68da      	ldr	r2, [r3, #12]
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	69db      	ldr	r3, [r3, #28]
 8004222:	021b      	lsls	r3, r3, #8
 8004224:	4313      	orrs	r3, r2
 8004226:	693a      	ldr	r2, [r7, #16]
 8004228:	4313      	orrs	r3, r2
 800422a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	691b      	ldr	r3, [r3, #16]
 8004230:	011a      	lsls	r2, r3, #4
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	6a1b      	ldr	r3, [r3, #32]
 8004236:	031b      	lsls	r3, r3, #12
 8004238:	4313      	orrs	r3, r2
 800423a:	693a      	ldr	r2, [r7, #16]
 800423c:	4313      	orrs	r3, r2
 800423e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004246:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	685a      	ldr	r2, [r3, #4]
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	695b      	ldr	r3, [r3, #20]
 8004250:	011b      	lsls	r3, r3, #4
 8004252:	4313      	orrs	r3, r2
 8004254:	68fa      	ldr	r2, [r7, #12]
 8004256:	4313      	orrs	r3, r2
 8004258:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2201      	movs	r2, #1
 800427e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2201      	movs	r2, #1
 800428e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2201      	movs	r2, #1
 800429e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3718      	adds	r7, #24
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042bc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80042c4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042cc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80042d4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d110      	bne.n	80042fe <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80042dc:	7bfb      	ldrb	r3, [r7, #15]
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d102      	bne.n	80042e8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80042e2:	7b7b      	ldrb	r3, [r7, #13]
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d001      	beq.n	80042ec <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e069      	b.n	80043c0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2202      	movs	r2, #2
 80042f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2202      	movs	r2, #2
 80042f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042fc:	e031      	b.n	8004362 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	2b04      	cmp	r3, #4
 8004302:	d110      	bne.n	8004326 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004304:	7bbb      	ldrb	r3, [r7, #14]
 8004306:	2b01      	cmp	r3, #1
 8004308:	d102      	bne.n	8004310 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800430a:	7b3b      	ldrb	r3, [r7, #12]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d001      	beq.n	8004314 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e055      	b.n	80043c0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2202      	movs	r2, #2
 8004318:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2202      	movs	r2, #2
 8004320:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004324:	e01d      	b.n	8004362 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004326:	7bfb      	ldrb	r3, [r7, #15]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d108      	bne.n	800433e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800432c:	7bbb      	ldrb	r3, [r7, #14]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d105      	bne.n	800433e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004332:	7b7b      	ldrb	r3, [r7, #13]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d102      	bne.n	800433e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004338:	7b3b      	ldrb	r3, [r7, #12]
 800433a:	2b01      	cmp	r3, #1
 800433c:	d001      	beq.n	8004342 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e03e      	b.n	80043c0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2202      	movs	r2, #2
 8004346:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2202      	movs	r2, #2
 800434e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2202      	movs	r2, #2
 8004356:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2202      	movs	r2, #2
 800435e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d003      	beq.n	8004370 <HAL_TIM_Encoder_Start+0xc4>
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	2b04      	cmp	r3, #4
 800436c:	d008      	beq.n	8004380 <HAL_TIM_Encoder_Start+0xd4>
 800436e:	e00f      	b.n	8004390 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2201      	movs	r2, #1
 8004376:	2100      	movs	r1, #0
 8004378:	4618      	mov	r0, r3
 800437a:	f000 fc3b 	bl	8004bf4 <TIM_CCxChannelCmd>
      break;
 800437e:	e016      	b.n	80043ae <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	2201      	movs	r2, #1
 8004386:	2104      	movs	r1, #4
 8004388:	4618      	mov	r0, r3
 800438a:	f000 fc33 	bl	8004bf4 <TIM_CCxChannelCmd>
      break;
 800438e:	e00e      	b.n	80043ae <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2201      	movs	r2, #1
 8004396:	2100      	movs	r1, #0
 8004398:	4618      	mov	r0, r3
 800439a:	f000 fc2b 	bl	8004bf4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2201      	movs	r2, #1
 80043a4:	2104      	movs	r1, #4
 80043a6:	4618      	mov	r0, r3
 80043a8:	f000 fc24 	bl	8004bf4 <TIM_CCxChannelCmd>
      break;
 80043ac:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f042 0201 	orr.w	r2, r2, #1
 80043bc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3710      	adds	r7, #16
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043d4:	2300      	movs	r3, #0
 80043d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d101      	bne.n	80043e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80043e2:	2302      	movs	r3, #2
 80043e4:	e0ae      	b.n	8004544 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2201      	movs	r2, #1
 80043ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2b0c      	cmp	r3, #12
 80043f2:	f200 809f 	bhi.w	8004534 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80043f6:	a201      	add	r2, pc, #4	@ (adr r2, 80043fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80043f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043fc:	08004431 	.word	0x08004431
 8004400:	08004535 	.word	0x08004535
 8004404:	08004535 	.word	0x08004535
 8004408:	08004535 	.word	0x08004535
 800440c:	08004471 	.word	0x08004471
 8004410:	08004535 	.word	0x08004535
 8004414:	08004535 	.word	0x08004535
 8004418:	08004535 	.word	0x08004535
 800441c:	080044b3 	.word	0x080044b3
 8004420:	08004535 	.word	0x08004535
 8004424:	08004535 	.word	0x08004535
 8004428:	08004535 	.word	0x08004535
 800442c:	080044f3 	.word	0x080044f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	68b9      	ldr	r1, [r7, #8]
 8004436:	4618      	mov	r0, r3
 8004438:	f000 f9be 	bl	80047b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	699a      	ldr	r2, [r3, #24]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f042 0208 	orr.w	r2, r2, #8
 800444a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	699a      	ldr	r2, [r3, #24]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f022 0204 	bic.w	r2, r2, #4
 800445a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	6999      	ldr	r1, [r3, #24]
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	691a      	ldr	r2, [r3, #16]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	430a      	orrs	r2, r1
 800446c:	619a      	str	r2, [r3, #24]
      break;
 800446e:	e064      	b.n	800453a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	68b9      	ldr	r1, [r7, #8]
 8004476:	4618      	mov	r0, r3
 8004478:	f000 fa04 	bl	8004884 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	699a      	ldr	r2, [r3, #24]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800448a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	699a      	ldr	r2, [r3, #24]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800449a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	6999      	ldr	r1, [r3, #24]
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	691b      	ldr	r3, [r3, #16]
 80044a6:	021a      	lsls	r2, r3, #8
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	430a      	orrs	r2, r1
 80044ae:	619a      	str	r2, [r3, #24]
      break;
 80044b0:	e043      	b.n	800453a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	68b9      	ldr	r1, [r7, #8]
 80044b8:	4618      	mov	r0, r3
 80044ba:	f000 fa4d 	bl	8004958 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	69da      	ldr	r2, [r3, #28]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f042 0208 	orr.w	r2, r2, #8
 80044cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	69da      	ldr	r2, [r3, #28]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f022 0204 	bic.w	r2, r2, #4
 80044dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	69d9      	ldr	r1, [r3, #28]
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	691a      	ldr	r2, [r3, #16]
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	430a      	orrs	r2, r1
 80044ee:	61da      	str	r2, [r3, #28]
      break;
 80044f0:	e023      	b.n	800453a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	68b9      	ldr	r1, [r7, #8]
 80044f8:	4618      	mov	r0, r3
 80044fa:	f000 fa97 	bl	8004a2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	69da      	ldr	r2, [r3, #28]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800450c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	69da      	ldr	r2, [r3, #28]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800451c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	69d9      	ldr	r1, [r3, #28]
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	691b      	ldr	r3, [r3, #16]
 8004528:	021a      	lsls	r2, r3, #8
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	430a      	orrs	r2, r1
 8004530:	61da      	str	r2, [r3, #28]
      break;
 8004532:	e002      	b.n	800453a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	75fb      	strb	r3, [r7, #23]
      break;
 8004538:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004542:	7dfb      	ldrb	r3, [r7, #23]
}
 8004544:	4618      	mov	r0, r3
 8004546:	3718      	adds	r7, #24
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004556:	2300      	movs	r3, #0
 8004558:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004560:	2b01      	cmp	r3, #1
 8004562:	d101      	bne.n	8004568 <HAL_TIM_ConfigClockSource+0x1c>
 8004564:	2302      	movs	r3, #2
 8004566:	e0b4      	b.n	80046d2 <HAL_TIM_ConfigClockSource+0x186>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2202      	movs	r2, #2
 8004574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004586:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800458e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68ba      	ldr	r2, [r7, #8]
 8004596:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045a0:	d03e      	beq.n	8004620 <HAL_TIM_ConfigClockSource+0xd4>
 80045a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045a6:	f200 8087 	bhi.w	80046b8 <HAL_TIM_ConfigClockSource+0x16c>
 80045aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045ae:	f000 8086 	beq.w	80046be <HAL_TIM_ConfigClockSource+0x172>
 80045b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045b6:	d87f      	bhi.n	80046b8 <HAL_TIM_ConfigClockSource+0x16c>
 80045b8:	2b70      	cmp	r3, #112	@ 0x70
 80045ba:	d01a      	beq.n	80045f2 <HAL_TIM_ConfigClockSource+0xa6>
 80045bc:	2b70      	cmp	r3, #112	@ 0x70
 80045be:	d87b      	bhi.n	80046b8 <HAL_TIM_ConfigClockSource+0x16c>
 80045c0:	2b60      	cmp	r3, #96	@ 0x60
 80045c2:	d050      	beq.n	8004666 <HAL_TIM_ConfigClockSource+0x11a>
 80045c4:	2b60      	cmp	r3, #96	@ 0x60
 80045c6:	d877      	bhi.n	80046b8 <HAL_TIM_ConfigClockSource+0x16c>
 80045c8:	2b50      	cmp	r3, #80	@ 0x50
 80045ca:	d03c      	beq.n	8004646 <HAL_TIM_ConfigClockSource+0xfa>
 80045cc:	2b50      	cmp	r3, #80	@ 0x50
 80045ce:	d873      	bhi.n	80046b8 <HAL_TIM_ConfigClockSource+0x16c>
 80045d0:	2b40      	cmp	r3, #64	@ 0x40
 80045d2:	d058      	beq.n	8004686 <HAL_TIM_ConfigClockSource+0x13a>
 80045d4:	2b40      	cmp	r3, #64	@ 0x40
 80045d6:	d86f      	bhi.n	80046b8 <HAL_TIM_ConfigClockSource+0x16c>
 80045d8:	2b30      	cmp	r3, #48	@ 0x30
 80045da:	d064      	beq.n	80046a6 <HAL_TIM_ConfigClockSource+0x15a>
 80045dc:	2b30      	cmp	r3, #48	@ 0x30
 80045de:	d86b      	bhi.n	80046b8 <HAL_TIM_ConfigClockSource+0x16c>
 80045e0:	2b20      	cmp	r3, #32
 80045e2:	d060      	beq.n	80046a6 <HAL_TIM_ConfigClockSource+0x15a>
 80045e4:	2b20      	cmp	r3, #32
 80045e6:	d867      	bhi.n	80046b8 <HAL_TIM_ConfigClockSource+0x16c>
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d05c      	beq.n	80046a6 <HAL_TIM_ConfigClockSource+0x15a>
 80045ec:	2b10      	cmp	r3, #16
 80045ee:	d05a      	beq.n	80046a6 <HAL_TIM_ConfigClockSource+0x15a>
 80045f0:	e062      	b.n	80046b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004602:	f000 fad8 	bl	8004bb6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004614:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	68ba      	ldr	r2, [r7, #8]
 800461c:	609a      	str	r2, [r3, #8]
      break;
 800461e:	e04f      	b.n	80046c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004630:	f000 fac1 	bl	8004bb6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	689a      	ldr	r2, [r3, #8]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004642:	609a      	str	r2, [r3, #8]
      break;
 8004644:	e03c      	b.n	80046c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004652:	461a      	mov	r2, r3
 8004654:	f000 fa38 	bl	8004ac8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2150      	movs	r1, #80	@ 0x50
 800465e:	4618      	mov	r0, r3
 8004660:	f000 fa8f 	bl	8004b82 <TIM_ITRx_SetConfig>
      break;
 8004664:	e02c      	b.n	80046c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004672:	461a      	mov	r2, r3
 8004674:	f000 fa56 	bl	8004b24 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2160      	movs	r1, #96	@ 0x60
 800467e:	4618      	mov	r0, r3
 8004680:	f000 fa7f 	bl	8004b82 <TIM_ITRx_SetConfig>
      break;
 8004684:	e01c      	b.n	80046c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004692:	461a      	mov	r2, r3
 8004694:	f000 fa18 	bl	8004ac8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2140      	movs	r1, #64	@ 0x40
 800469e:	4618      	mov	r0, r3
 80046a0:	f000 fa6f 	bl	8004b82 <TIM_ITRx_SetConfig>
      break;
 80046a4:	e00c      	b.n	80046c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4619      	mov	r1, r3
 80046b0:	4610      	mov	r0, r2
 80046b2:	f000 fa66 	bl	8004b82 <TIM_ITRx_SetConfig>
      break;
 80046b6:	e003      	b.n	80046c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	73fb      	strb	r3, [r7, #15]
      break;
 80046bc:	e000      	b.n	80046c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80046be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3710      	adds	r7, #16
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
	...

080046dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046dc:	b480      	push	{r7}
 80046de:	b085      	sub	sp, #20
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a2f      	ldr	r2, [pc, #188]	@ (80047ac <TIM_Base_SetConfig+0xd0>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d00b      	beq.n	800470c <TIM_Base_SetConfig+0x30>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046fa:	d007      	beq.n	800470c <TIM_Base_SetConfig+0x30>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a2c      	ldr	r2, [pc, #176]	@ (80047b0 <TIM_Base_SetConfig+0xd4>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d003      	beq.n	800470c <TIM_Base_SetConfig+0x30>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a2b      	ldr	r2, [pc, #172]	@ (80047b4 <TIM_Base_SetConfig+0xd8>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d108      	bne.n	800471e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004712:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	68fa      	ldr	r2, [r7, #12]
 800471a:	4313      	orrs	r3, r2
 800471c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a22      	ldr	r2, [pc, #136]	@ (80047ac <TIM_Base_SetConfig+0xd0>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d00b      	beq.n	800473e <TIM_Base_SetConfig+0x62>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800472c:	d007      	beq.n	800473e <TIM_Base_SetConfig+0x62>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a1f      	ldr	r2, [pc, #124]	@ (80047b0 <TIM_Base_SetConfig+0xd4>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d003      	beq.n	800473e <TIM_Base_SetConfig+0x62>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a1e      	ldr	r2, [pc, #120]	@ (80047b4 <TIM_Base_SetConfig+0xd8>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d108      	bne.n	8004750 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004744:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	4313      	orrs	r3, r2
 800474e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	4313      	orrs	r3, r2
 800475c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	689a      	ldr	r2, [r3, #8]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	4a0d      	ldr	r2, [pc, #52]	@ (80047ac <TIM_Base_SetConfig+0xd0>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d103      	bne.n	8004784 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	691a      	ldr	r2, [r3, #16]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	691b      	ldr	r3, [r3, #16]
 800478e:	f003 0301 	and.w	r3, r3, #1
 8004792:	2b00      	cmp	r3, #0
 8004794:	d005      	beq.n	80047a2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	691b      	ldr	r3, [r3, #16]
 800479a:	f023 0201 	bic.w	r2, r3, #1
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	611a      	str	r2, [r3, #16]
  }
}
 80047a2:	bf00      	nop
 80047a4:	3714      	adds	r7, #20
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bc80      	pop	{r7}
 80047aa:	4770      	bx	lr
 80047ac:	40012c00 	.word	0x40012c00
 80047b0:	40000400 	.word	0x40000400
 80047b4:	40000800 	.word	0x40000800

080047b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b087      	sub	sp, #28
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a1b      	ldr	r3, [r3, #32]
 80047c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	f023 0201 	bic.w	r2, r3, #1
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f023 0303 	bic.w	r3, r3, #3
 80047ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68fa      	ldr	r2, [r7, #12]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	f023 0302 	bic.w	r3, r3, #2
 8004800:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	697a      	ldr	r2, [r7, #20]
 8004808:	4313      	orrs	r3, r2
 800480a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a1c      	ldr	r2, [pc, #112]	@ (8004880 <TIM_OC1_SetConfig+0xc8>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d10c      	bne.n	800482e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	f023 0308 	bic.w	r3, r3, #8
 800481a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	4313      	orrs	r3, r2
 8004824:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	f023 0304 	bic.w	r3, r3, #4
 800482c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a13      	ldr	r2, [pc, #76]	@ (8004880 <TIM_OC1_SetConfig+0xc8>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d111      	bne.n	800485a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800483c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004844:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	4313      	orrs	r3, r2
 800484e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	693a      	ldr	r2, [r7, #16]
 8004856:	4313      	orrs	r3, r2
 8004858:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	693a      	ldr	r2, [r7, #16]
 800485e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	68fa      	ldr	r2, [r7, #12]
 8004864:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	697a      	ldr	r2, [r7, #20]
 8004872:	621a      	str	r2, [r3, #32]
}
 8004874:	bf00      	nop
 8004876:	371c      	adds	r7, #28
 8004878:	46bd      	mov	sp, r7
 800487a:	bc80      	pop	{r7}
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	40012c00 	.word	0x40012c00

08004884 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004884:	b480      	push	{r7}
 8004886:	b087      	sub	sp, #28
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a1b      	ldr	r3, [r3, #32]
 8004892:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6a1b      	ldr	r3, [r3, #32]
 8004898:	f023 0210 	bic.w	r2, r3, #16
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	699b      	ldr	r3, [r3, #24]
 80048aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	021b      	lsls	r3, r3, #8
 80048c2:	68fa      	ldr	r2, [r7, #12]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	f023 0320 	bic.w	r3, r3, #32
 80048ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	011b      	lsls	r3, r3, #4
 80048d6:	697a      	ldr	r2, [r7, #20]
 80048d8:	4313      	orrs	r3, r2
 80048da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a1d      	ldr	r2, [pc, #116]	@ (8004954 <TIM_OC2_SetConfig+0xd0>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d10d      	bne.n	8004900 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	011b      	lsls	r3, r3, #4
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	4a14      	ldr	r2, [pc, #80]	@ (8004954 <TIM_OC2_SetConfig+0xd0>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d113      	bne.n	8004930 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800490e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004916:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	695b      	ldr	r3, [r3, #20]
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	693a      	ldr	r2, [r7, #16]
 8004920:	4313      	orrs	r3, r2
 8004922:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	693a      	ldr	r2, [r7, #16]
 800492c:	4313      	orrs	r3, r2
 800492e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	685a      	ldr	r2, [r3, #4]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	697a      	ldr	r2, [r7, #20]
 8004948:	621a      	str	r2, [r3, #32]
}
 800494a:	bf00      	nop
 800494c:	371c      	adds	r7, #28
 800494e:	46bd      	mov	sp, r7
 8004950:	bc80      	pop	{r7}
 8004952:	4770      	bx	lr
 8004954:	40012c00 	.word	0x40012c00

08004958 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004958:	b480      	push	{r7}
 800495a:	b087      	sub	sp, #28
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a1b      	ldr	r3, [r3, #32]
 8004966:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6a1b      	ldr	r3, [r3, #32]
 800496c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	69db      	ldr	r3, [r3, #28]
 800497e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004986:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f023 0303 	bic.w	r3, r3, #3
 800498e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68fa      	ldr	r2, [r7, #12]
 8004996:	4313      	orrs	r3, r2
 8004998:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	021b      	lsls	r3, r3, #8
 80049a8:	697a      	ldr	r2, [r7, #20]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a1d      	ldr	r2, [pc, #116]	@ (8004a28 <TIM_OC3_SetConfig+0xd0>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d10d      	bne.n	80049d2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80049bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	021b      	lsls	r3, r3, #8
 80049c4:	697a      	ldr	r2, [r7, #20]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80049d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a14      	ldr	r2, [pc, #80]	@ (8004a28 <TIM_OC3_SetConfig+0xd0>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d113      	bne.n	8004a02 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80049e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80049e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	011b      	lsls	r3, r3, #4
 80049f0:	693a      	ldr	r2, [r7, #16]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	011b      	lsls	r3, r3, #4
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	68fa      	ldr	r2, [r7, #12]
 8004a0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	685a      	ldr	r2, [r3, #4]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	697a      	ldr	r2, [r7, #20]
 8004a1a:	621a      	str	r2, [r3, #32]
}
 8004a1c:	bf00      	nop
 8004a1e:	371c      	adds	r7, #28
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bc80      	pop	{r7}
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	40012c00 	.word	0x40012c00

08004a2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b087      	sub	sp, #28
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a1b      	ldr	r3, [r3, #32]
 8004a3a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6a1b      	ldr	r3, [r3, #32]
 8004a40:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	69db      	ldr	r3, [r3, #28]
 8004a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	021b      	lsls	r3, r3, #8
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	031b      	lsls	r3, r3, #12
 8004a7e:	693a      	ldr	r2, [r7, #16]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a0f      	ldr	r2, [pc, #60]	@ (8004ac4 <TIM_OC4_SetConfig+0x98>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d109      	bne.n	8004aa0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	695b      	ldr	r3, [r3, #20]
 8004a98:	019b      	lsls	r3, r3, #6
 8004a9a:	697a      	ldr	r2, [r7, #20]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	697a      	ldr	r2, [r7, #20]
 8004aa4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	68fa      	ldr	r2, [r7, #12]
 8004aaa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	685a      	ldr	r2, [r3, #4]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	693a      	ldr	r2, [r7, #16]
 8004ab8:	621a      	str	r2, [r3, #32]
}
 8004aba:	bf00      	nop
 8004abc:	371c      	adds	r7, #28
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bc80      	pop	{r7}
 8004ac2:	4770      	bx	lr
 8004ac4:	40012c00 	.word	0x40012c00

08004ac8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b087      	sub	sp, #28
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	f023 0201 	bic.w	r2, r3, #1
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	699b      	ldr	r3, [r3, #24]
 8004aea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004af2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	011b      	lsls	r3, r3, #4
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	f023 030a 	bic.w	r3, r3, #10
 8004b04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	697a      	ldr	r2, [r7, #20]
 8004b18:	621a      	str	r2, [r3, #32]
}
 8004b1a:	bf00      	nop
 8004b1c:	371c      	adds	r7, #28
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bc80      	pop	{r7}
 8004b22:	4770      	bx	lr

08004b24 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b087      	sub	sp, #28
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6a1b      	ldr	r3, [r3, #32]
 8004b34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	6a1b      	ldr	r3, [r3, #32]
 8004b3a:	f023 0210 	bic.w	r2, r3, #16
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	699b      	ldr	r3, [r3, #24]
 8004b46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	031b      	lsls	r3, r3, #12
 8004b54:	693a      	ldr	r2, [r7, #16]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b60:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	011b      	lsls	r3, r3, #4
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	693a      	ldr	r2, [r7, #16]
 8004b70:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	697a      	ldr	r2, [r7, #20]
 8004b76:	621a      	str	r2, [r3, #32]
}
 8004b78:	bf00      	nop
 8004b7a:	371c      	adds	r7, #28
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bc80      	pop	{r7}
 8004b80:	4770      	bx	lr

08004b82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b82:	b480      	push	{r7}
 8004b84:	b085      	sub	sp, #20
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	6078      	str	r0, [r7, #4]
 8004b8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b9a:	683a      	ldr	r2, [r7, #0]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	f043 0307 	orr.w	r3, r3, #7
 8004ba4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	609a      	str	r2, [r3, #8]
}
 8004bac:	bf00      	nop
 8004bae:	3714      	adds	r7, #20
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bc80      	pop	{r7}
 8004bb4:	4770      	bx	lr

08004bb6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b087      	sub	sp, #28
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	60f8      	str	r0, [r7, #12]
 8004bbe:	60b9      	str	r1, [r7, #8]
 8004bc0:	607a      	str	r2, [r7, #4]
 8004bc2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004bd0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	021a      	lsls	r2, r3, #8
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	431a      	orrs	r2, r3
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	697a      	ldr	r2, [r7, #20]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	697a      	ldr	r2, [r7, #20]
 8004be8:	609a      	str	r2, [r3, #8]
}
 8004bea:	bf00      	nop
 8004bec:	371c      	adds	r7, #28
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bc80      	pop	{r7}
 8004bf2:	4770      	bx	lr

08004bf4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b087      	sub	sp, #28
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	f003 031f 	and.w	r3, r3, #31
 8004c06:	2201      	movs	r2, #1
 8004c08:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6a1a      	ldr	r2, [r3, #32]
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	43db      	mvns	r3, r3
 8004c16:	401a      	ands	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6a1a      	ldr	r2, [r3, #32]
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f003 031f 	and.w	r3, r3, #31
 8004c26:	6879      	ldr	r1, [r7, #4]
 8004c28:	fa01 f303 	lsl.w	r3, r1, r3
 8004c2c:	431a      	orrs	r2, r3
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	621a      	str	r2, [r3, #32]
}
 8004c32:	bf00      	nop
 8004c34:	371c      	adds	r7, #28
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bc80      	pop	{r7}
 8004c3a:	4770      	bx	lr

08004c3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d101      	bne.n	8004c54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c50:	2302      	movs	r3, #2
 8004c52:	e046      	b.n	8004ce2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2202      	movs	r2, #2
 8004c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68fa      	ldr	r2, [r7, #12]
 8004c8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a16      	ldr	r2, [pc, #88]	@ (8004cec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d00e      	beq.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ca0:	d009      	beq.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a12      	ldr	r2, [pc, #72]	@ (8004cf0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d004      	beq.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a10      	ldr	r2, [pc, #64]	@ (8004cf4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d10c      	bne.n	8004cd0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	68ba      	ldr	r2, [r7, #8]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	68ba      	ldr	r2, [r7, #8]
 8004cce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ce0:	2300      	movs	r3, #0
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3714      	adds	r7, #20
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bc80      	pop	{r7}
 8004cea:	4770      	bx	lr
 8004cec:	40012c00 	.word	0x40012c00
 8004cf0:	40000400 	.word	0x40000400
 8004cf4:	40000800 	.word	0x40000800

08004cf8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d101      	bne.n	8004d0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e042      	b.n	8004d90 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d106      	bne.n	8004d24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f7fd f92e 	bl	8001f80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2224      	movs	r2, #36	@ 0x24
 8004d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68da      	ldr	r2, [r3, #12]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f000 ff79 	bl	8005c34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	691a      	ldr	r2, [r3, #16]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	695a      	ldr	r2, [r3, #20]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68da      	ldr	r2, [r3, #12]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2220      	movs	r2, #32
 8004d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004d8e:	2300      	movs	r3, #0
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3708      	adds	r7, #8
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}

08004d98 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b08a      	sub	sp, #40	@ 0x28
 8004d9c:	af02      	add	r7, sp, #8
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	603b      	str	r3, [r7, #0]
 8004da4:	4613      	mov	r3, r2
 8004da6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004da8:	2300      	movs	r3, #0
 8004daa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	2b20      	cmp	r3, #32
 8004db6:	d175      	bne.n	8004ea4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d002      	beq.n	8004dc4 <HAL_UART_Transmit+0x2c>
 8004dbe:	88fb      	ldrh	r3, [r7, #6]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d101      	bne.n	8004dc8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e06e      	b.n	8004ea6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2221      	movs	r2, #33	@ 0x21
 8004dd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004dd6:	f7fd fa35 	bl	8002244 <HAL_GetTick>
 8004dda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	88fa      	ldrh	r2, [r7, #6]
 8004de0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	88fa      	ldrh	r2, [r7, #6]
 8004de6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004df0:	d108      	bne.n	8004e04 <HAL_UART_Transmit+0x6c>
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d104      	bne.n	8004e04 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	61bb      	str	r3, [r7, #24]
 8004e02:	e003      	b.n	8004e0c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004e0c:	e02e      	b.n	8004e6c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	9300      	str	r3, [sp, #0]
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	2200      	movs	r2, #0
 8004e16:	2180      	movs	r1, #128	@ 0x80
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f000 fc55 	bl	80056c8 <UART_WaitOnFlagUntilTimeout>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d005      	beq.n	8004e30 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2220      	movs	r2, #32
 8004e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	e03a      	b.n	8004ea6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d10b      	bne.n	8004e4e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	881b      	ldrh	r3, [r3, #0]
 8004e3a:	461a      	mov	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	3302      	adds	r3, #2
 8004e4a:	61bb      	str	r3, [r7, #24]
 8004e4c:	e007      	b.n	8004e5e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	781a      	ldrb	r2, [r3, #0]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	3b01      	subs	r3, #1
 8004e66:	b29a      	uxth	r2, r3
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1cb      	bne.n	8004e0e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	9300      	str	r3, [sp, #0]
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	2140      	movs	r1, #64	@ 0x40
 8004e80:	68f8      	ldr	r0, [r7, #12]
 8004e82:	f000 fc21 	bl	80056c8 <UART_WaitOnFlagUntilTimeout>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d005      	beq.n	8004e98 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2220      	movs	r2, #32
 8004e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e006      	b.n	8004ea6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2220      	movs	r2, #32
 8004e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	e000      	b.n	8004ea6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004ea4:	2302      	movs	r3, #2
  }
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3720      	adds	r7, #32
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004eae:	b580      	push	{r7, lr}
 8004eb0:	b08c      	sub	sp, #48	@ 0x30
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	60f8      	str	r0, [r7, #12]
 8004eb6:	60b9      	str	r1, [r7, #8]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	2b20      	cmp	r3, #32
 8004ec6:	d146      	bne.n	8004f56 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d002      	beq.n	8004ed4 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004ece:	88fb      	ldrh	r3, [r7, #6]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d101      	bne.n	8004ed8 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	e03f      	b.n	8004f58 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2201      	movs	r2, #1
 8004edc:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004ee4:	88fb      	ldrh	r3, [r7, #6]
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	68b9      	ldr	r1, [r7, #8]
 8004eea:	68f8      	ldr	r0, [r7, #12]
 8004eec:	f000 fc46 	bl	800577c <UART_Start_Receive_DMA>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d125      	bne.n	8004f4a <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004efe:	2300      	movs	r3, #0
 8004f00:	613b      	str	r3, [r7, #16]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	613b      	str	r3, [r7, #16]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	613b      	str	r3, [r7, #16]
 8004f12:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	330c      	adds	r3, #12
 8004f1a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	e853 3f00 	ldrex	r3, [r3]
 8004f22:	617b      	str	r3, [r7, #20]
   return(result);
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	f043 0310 	orr.w	r3, r3, #16
 8004f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	330c      	adds	r3, #12
 8004f32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f34:	627a      	str	r2, [r7, #36]	@ 0x24
 8004f36:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f38:	6a39      	ldr	r1, [r7, #32]
 8004f3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f3c:	e841 2300 	strex	r3, r2, [r1]
 8004f40:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d1e5      	bne.n	8004f14 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8004f48:	e002      	b.n	8004f50 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8004f50:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004f54:	e000      	b.n	8004f58 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8004f56:	2302      	movs	r3, #2
  }
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3730      	adds	r7, #48	@ 0x30
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b0ba      	sub	sp, #232	@ 0xe8
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	695b      	ldr	r3, [r3, #20]
 8004f82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004f86:	2300      	movs	r3, #0
 8004f88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004f92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f96:	f003 030f 	and.w	r3, r3, #15
 8004f9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004f9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d10f      	bne.n	8004fc6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004faa:	f003 0320 	and.w	r3, r3, #32
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d009      	beq.n	8004fc6 <HAL_UART_IRQHandler+0x66>
 8004fb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fb6:	f003 0320 	and.w	r3, r3, #32
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d003      	beq.n	8004fc6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 fd7a 	bl	8005ab8 <UART_Receive_IT>
      return;
 8004fc4:	e25b      	b.n	800547e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004fc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	f000 80de 	beq.w	800518c <HAL_UART_IRQHandler+0x22c>
 8004fd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fd4:	f003 0301 	and.w	r3, r3, #1
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d106      	bne.n	8004fea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004fdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fe0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	f000 80d1 	beq.w	800518c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fee:	f003 0301 	and.w	r3, r3, #1
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00b      	beq.n	800500e <HAL_UART_IRQHandler+0xae>
 8004ff6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d005      	beq.n	800500e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005006:	f043 0201 	orr.w	r2, r3, #1
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800500e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005012:	f003 0304 	and.w	r3, r3, #4
 8005016:	2b00      	cmp	r3, #0
 8005018:	d00b      	beq.n	8005032 <HAL_UART_IRQHandler+0xd2>
 800501a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800501e:	f003 0301 	and.w	r3, r3, #1
 8005022:	2b00      	cmp	r3, #0
 8005024:	d005      	beq.n	8005032 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800502a:	f043 0202 	orr.w	r2, r3, #2
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005036:	f003 0302 	and.w	r3, r3, #2
 800503a:	2b00      	cmp	r3, #0
 800503c:	d00b      	beq.n	8005056 <HAL_UART_IRQHandler+0xf6>
 800503e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005042:	f003 0301 	and.w	r3, r3, #1
 8005046:	2b00      	cmp	r3, #0
 8005048:	d005      	beq.n	8005056 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800504e:	f043 0204 	orr.w	r2, r3, #4
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800505a:	f003 0308 	and.w	r3, r3, #8
 800505e:	2b00      	cmp	r3, #0
 8005060:	d011      	beq.n	8005086 <HAL_UART_IRQHandler+0x126>
 8005062:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005066:	f003 0320 	and.w	r3, r3, #32
 800506a:	2b00      	cmp	r3, #0
 800506c:	d105      	bne.n	800507a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800506e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005072:	f003 0301 	and.w	r3, r3, #1
 8005076:	2b00      	cmp	r3, #0
 8005078:	d005      	beq.n	8005086 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800507e:	f043 0208 	orr.w	r2, r3, #8
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800508a:	2b00      	cmp	r3, #0
 800508c:	f000 81f2 	beq.w	8005474 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005094:	f003 0320 	and.w	r3, r3, #32
 8005098:	2b00      	cmp	r3, #0
 800509a:	d008      	beq.n	80050ae <HAL_UART_IRQHandler+0x14e>
 800509c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050a0:	f003 0320 	and.w	r3, r3, #32
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d002      	beq.n	80050ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f000 fd05 	bl	8005ab8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	bf14      	ite	ne
 80050bc:	2301      	movne	r3, #1
 80050be:	2300      	moveq	r3, #0
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ca:	f003 0308 	and.w	r3, r3, #8
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d103      	bne.n	80050da <HAL_UART_IRQHandler+0x17a>
 80050d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d04f      	beq.n	800517a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 fc0f 	bl	80058fe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	695b      	ldr	r3, [r3, #20]
 80050e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d041      	beq.n	8005172 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	3314      	adds	r3, #20
 80050f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80050fc:	e853 3f00 	ldrex	r3, [r3]
 8005100:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005104:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005108:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800510c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	3314      	adds	r3, #20
 8005116:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800511a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800511e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005122:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005126:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800512a:	e841 2300 	strex	r3, r2, [r1]
 800512e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005132:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d1d9      	bne.n	80050ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800513e:	2b00      	cmp	r3, #0
 8005140:	d013      	beq.n	800516a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005146:	4a7e      	ldr	r2, [pc, #504]	@ (8005340 <HAL_UART_IRQHandler+0x3e0>)
 8005148:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800514e:	4618      	mov	r0, r3
 8005150:	f7fd faaa 	bl	80026a8 <HAL_DMA_Abort_IT>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d016      	beq.n	8005188 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800515e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005164:	4610      	mov	r0, r2
 8005166:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005168:	e00e      	b.n	8005188 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 f9a5 	bl	80054ba <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005170:	e00a      	b.n	8005188 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f000 f9a1 	bl	80054ba <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005178:	e006      	b.n	8005188 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 f99d 	bl	80054ba <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005186:	e175      	b.n	8005474 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005188:	bf00      	nop
    return;
 800518a:	e173      	b.n	8005474 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005190:	2b01      	cmp	r3, #1
 8005192:	f040 814f 	bne.w	8005434 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005196:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800519a:	f003 0310 	and.w	r3, r3, #16
 800519e:	2b00      	cmp	r3, #0
 80051a0:	f000 8148 	beq.w	8005434 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80051a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051a8:	f003 0310 	and.w	r3, r3, #16
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	f000 8141 	beq.w	8005434 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80051b2:	2300      	movs	r3, #0
 80051b4:	60bb      	str	r3, [r7, #8]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	60bb      	str	r3, [r7, #8]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	60bb      	str	r3, [r7, #8]
 80051c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	f000 80b6 	beq.w	8005344 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80051e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f000 8145 	beq.w	8005478 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051f6:	429a      	cmp	r2, r3
 80051f8:	f080 813e 	bcs.w	8005478 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005202:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	2b20      	cmp	r3, #32
 800520c:	f000 8088 	beq.w	8005320 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	330c      	adds	r3, #12
 8005216:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800521a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800521e:	e853 3f00 	ldrex	r3, [r3]
 8005222:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005226:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800522a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800522e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	330c      	adds	r3, #12
 8005238:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800523c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005240:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005244:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005248:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800524c:	e841 2300 	strex	r3, r2, [r1]
 8005250:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005254:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005258:	2b00      	cmp	r3, #0
 800525a:	d1d9      	bne.n	8005210 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	3314      	adds	r3, #20
 8005262:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005264:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005266:	e853 3f00 	ldrex	r3, [r3]
 800526a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800526c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800526e:	f023 0301 	bic.w	r3, r3, #1
 8005272:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	3314      	adds	r3, #20
 800527c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005280:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005284:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005286:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005288:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800528c:	e841 2300 	strex	r3, r2, [r1]
 8005290:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005292:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005294:	2b00      	cmp	r3, #0
 8005296:	d1e1      	bne.n	800525c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	3314      	adds	r3, #20
 800529e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80052a2:	e853 3f00 	ldrex	r3, [r3]
 80052a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80052a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80052aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	3314      	adds	r3, #20
 80052b8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80052bc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80052be:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80052c2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80052c4:	e841 2300 	strex	r3, r2, [r1]
 80052c8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80052ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d1e3      	bne.n	8005298 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2220      	movs	r2, #32
 80052d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	330c      	adds	r3, #12
 80052e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052e8:	e853 3f00 	ldrex	r3, [r3]
 80052ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80052ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052f0:	f023 0310 	bic.w	r3, r3, #16
 80052f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	330c      	adds	r3, #12
 80052fe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005302:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005304:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005306:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005308:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800530a:	e841 2300 	strex	r3, r2, [r1]
 800530e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005310:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005312:	2b00      	cmp	r3, #0
 8005314:	d1e3      	bne.n	80052de <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800531a:	4618      	mov	r0, r3
 800531c:	f7fd f988 	bl	8002630 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2202      	movs	r2, #2
 8005324:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800532e:	b29b      	uxth	r3, r3
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	b29b      	uxth	r3, r3
 8005334:	4619      	mov	r1, r3
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f7fc f82e 	bl	8001398 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800533c:	e09c      	b.n	8005478 <HAL_UART_IRQHandler+0x518>
 800533e:	bf00      	nop
 8005340:	080059c3 	.word	0x080059c3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800534c:	b29b      	uxth	r3, r3
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005358:	b29b      	uxth	r3, r3
 800535a:	2b00      	cmp	r3, #0
 800535c:	f000 808e 	beq.w	800547c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005360:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005364:	2b00      	cmp	r3, #0
 8005366:	f000 8089 	beq.w	800547c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	330c      	adds	r3, #12
 8005370:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005374:	e853 3f00 	ldrex	r3, [r3]
 8005378:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800537a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800537c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005380:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	330c      	adds	r3, #12
 800538a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800538e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005390:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005392:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005394:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005396:	e841 2300 	strex	r3, r2, [r1]
 800539a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800539c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d1e3      	bne.n	800536a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	3314      	adds	r3, #20
 80053a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ac:	e853 3f00 	ldrex	r3, [r3]
 80053b0:	623b      	str	r3, [r7, #32]
   return(result);
 80053b2:	6a3b      	ldr	r3, [r7, #32]
 80053b4:	f023 0301 	bic.w	r3, r3, #1
 80053b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	3314      	adds	r3, #20
 80053c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80053c6:	633a      	str	r2, [r7, #48]	@ 0x30
 80053c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80053cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053ce:	e841 2300 	strex	r3, r2, [r1]
 80053d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80053d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d1e3      	bne.n	80053a2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2220      	movs	r2, #32
 80053de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	330c      	adds	r3, #12
 80053ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	e853 3f00 	ldrex	r3, [r3]
 80053f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f023 0310 	bic.w	r3, r3, #16
 80053fe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	330c      	adds	r3, #12
 8005408:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800540c:	61fa      	str	r2, [r7, #28]
 800540e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005410:	69b9      	ldr	r1, [r7, #24]
 8005412:	69fa      	ldr	r2, [r7, #28]
 8005414:	e841 2300 	strex	r3, r2, [r1]
 8005418:	617b      	str	r3, [r7, #20]
   return(result);
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d1e3      	bne.n	80053e8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2202      	movs	r2, #2
 8005424:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005426:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800542a:	4619      	mov	r1, r3
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f7fb ffb3 	bl	8001398 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005432:	e023      	b.n	800547c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005434:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005438:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800543c:	2b00      	cmp	r3, #0
 800543e:	d009      	beq.n	8005454 <HAL_UART_IRQHandler+0x4f4>
 8005440:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005444:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005448:	2b00      	cmp	r3, #0
 800544a:	d003      	beq.n	8005454 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f000 facc 	bl	80059ea <UART_Transmit_IT>
    return;
 8005452:	e014      	b.n	800547e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005454:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800545c:	2b00      	cmp	r3, #0
 800545e:	d00e      	beq.n	800547e <HAL_UART_IRQHandler+0x51e>
 8005460:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005464:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005468:	2b00      	cmp	r3, #0
 800546a:	d008      	beq.n	800547e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f000 fb0b 	bl	8005a88 <UART_EndTransmit_IT>
    return;
 8005472:	e004      	b.n	800547e <HAL_UART_IRQHandler+0x51e>
    return;
 8005474:	bf00      	nop
 8005476:	e002      	b.n	800547e <HAL_UART_IRQHandler+0x51e>
      return;
 8005478:	bf00      	nop
 800547a:	e000      	b.n	800547e <HAL_UART_IRQHandler+0x51e>
      return;
 800547c:	bf00      	nop
  }
}
 800547e:	37e8      	adds	r7, #232	@ 0xe8
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005484:	b480      	push	{r7}
 8005486:	b083      	sub	sp, #12
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800548c:	bf00      	nop
 800548e:	370c      	adds	r7, #12
 8005490:	46bd      	mov	sp, r7
 8005492:	bc80      	pop	{r7}
 8005494:	4770      	bx	lr

08005496 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005496:	b480      	push	{r7}
 8005498:	b083      	sub	sp, #12
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800549e:	bf00      	nop
 80054a0:	370c      	adds	r7, #12
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bc80      	pop	{r7}
 80054a6:	4770      	bx	lr

080054a8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80054b0:	bf00      	nop
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bc80      	pop	{r7}
 80054b8:	4770      	bx	lr

080054ba <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80054ba:	b480      	push	{r7}
 80054bc:	b083      	sub	sp, #12
 80054be:	af00      	add	r7, sp, #0
 80054c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80054c2:	bf00      	nop
 80054c4:	370c      	adds	r7, #12
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bc80      	pop	{r7}
 80054ca:	4770      	bx	lr

080054cc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b09c      	sub	sp, #112	@ 0x70
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 0320 	and.w	r3, r3, #32
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d172      	bne.n	80055ce <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80054e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054ea:	2200      	movs	r2, #0
 80054ec:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	330c      	adds	r3, #12
 80054f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054f8:	e853 3f00 	ldrex	r3, [r3]
 80054fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80054fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005500:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005504:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005506:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	330c      	adds	r3, #12
 800550c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800550e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005510:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005512:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005514:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005516:	e841 2300 	strex	r3, r2, [r1]
 800551a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800551c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800551e:	2b00      	cmp	r3, #0
 8005520:	d1e5      	bne.n	80054ee <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005522:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	3314      	adds	r3, #20
 8005528:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800552a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800552c:	e853 3f00 	ldrex	r3, [r3]
 8005530:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005532:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005534:	f023 0301 	bic.w	r3, r3, #1
 8005538:	667b      	str	r3, [r7, #100]	@ 0x64
 800553a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	3314      	adds	r3, #20
 8005540:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005542:	647a      	str	r2, [r7, #68]	@ 0x44
 8005544:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005546:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005548:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800554a:	e841 2300 	strex	r3, r2, [r1]
 800554e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005550:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005552:	2b00      	cmp	r3, #0
 8005554:	d1e5      	bne.n	8005522 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005556:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	3314      	adds	r3, #20
 800555c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005560:	e853 3f00 	ldrex	r3, [r3]
 8005564:	623b      	str	r3, [r7, #32]
   return(result);
 8005566:	6a3b      	ldr	r3, [r7, #32]
 8005568:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800556c:	663b      	str	r3, [r7, #96]	@ 0x60
 800556e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	3314      	adds	r3, #20
 8005574:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005576:	633a      	str	r2, [r7, #48]	@ 0x30
 8005578:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800557a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800557c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800557e:	e841 2300 	strex	r3, r2, [r1]
 8005582:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1e5      	bne.n	8005556 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800558a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800558c:	2220      	movs	r2, #32
 800558e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005592:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005596:	2b01      	cmp	r3, #1
 8005598:	d119      	bne.n	80055ce <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800559a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	330c      	adds	r3, #12
 80055a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	e853 3f00 	ldrex	r3, [r3]
 80055a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f023 0310 	bic.w	r3, r3, #16
 80055b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	330c      	adds	r3, #12
 80055b8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055ba:	61fa      	str	r2, [r7, #28]
 80055bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055be:	69b9      	ldr	r1, [r7, #24]
 80055c0:	69fa      	ldr	r2, [r7, #28]
 80055c2:	e841 2300 	strex	r3, r2, [r1]
 80055c6:	617b      	str	r3, [r7, #20]
   return(result);
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d1e5      	bne.n	800559a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055d0:	2200      	movs	r2, #0
 80055d2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d106      	bne.n	80055ea <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055de:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055e0:	4619      	mov	r1, r3
 80055e2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80055e4:	f7fb fed8 	bl	8001398 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80055e8:	e002      	b.n	80055f0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80055ea:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80055ec:	f7ff ff53 	bl	8005496 <HAL_UART_RxCpltCallback>
}
 80055f0:	bf00      	nop
 80055f2:	3770      	adds	r7, #112	@ 0x70
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005604:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2201      	movs	r2, #1
 800560a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005610:	2b01      	cmp	r3, #1
 8005612:	d108      	bne.n	8005626 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005618:	085b      	lsrs	r3, r3, #1
 800561a:	b29b      	uxth	r3, r3
 800561c:	4619      	mov	r1, r3
 800561e:	68f8      	ldr	r0, [r7, #12]
 8005620:	f7fb feba 	bl	8001398 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005624:	e002      	b.n	800562c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f7ff ff3e 	bl	80054a8 <HAL_UART_RxHalfCpltCallback>
}
 800562c:	bf00      	nop
 800562e:	3710      	adds	r7, #16
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}

08005634 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800563c:	2300      	movs	r3, #0
 800563e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005644:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	695b      	ldr	r3, [r3, #20]
 800564c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005650:	2b00      	cmp	r3, #0
 8005652:	bf14      	ite	ne
 8005654:	2301      	movne	r3, #1
 8005656:	2300      	moveq	r3, #0
 8005658:	b2db      	uxtb	r3, r3
 800565a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005662:	b2db      	uxtb	r3, r3
 8005664:	2b21      	cmp	r3, #33	@ 0x21
 8005666:	d108      	bne.n	800567a <UART_DMAError+0x46>
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d005      	beq.n	800567a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	2200      	movs	r2, #0
 8005672:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005674:	68b8      	ldr	r0, [r7, #8]
 8005676:	f000 f91b 	bl	80058b0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	695b      	ldr	r3, [r3, #20]
 8005680:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005684:	2b00      	cmp	r3, #0
 8005686:	bf14      	ite	ne
 8005688:	2301      	movne	r3, #1
 800568a:	2300      	moveq	r3, #0
 800568c:	b2db      	uxtb	r3, r3
 800568e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005696:	b2db      	uxtb	r3, r3
 8005698:	2b22      	cmp	r3, #34	@ 0x22
 800569a:	d108      	bne.n	80056ae <UART_DMAError+0x7a>
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d005      	beq.n	80056ae <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	2200      	movs	r2, #0
 80056a6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80056a8:	68b8      	ldr	r0, [r7, #8]
 80056aa:	f000 f928 	bl	80058fe <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056b2:	f043 0210 	orr.w	r2, r3, #16
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80056ba:	68b8      	ldr	r0, [r7, #8]
 80056bc:	f7ff fefd 	bl	80054ba <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056c0:	bf00      	nop
 80056c2:	3710      	adds	r7, #16
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b086      	sub	sp, #24
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	603b      	str	r3, [r7, #0]
 80056d4:	4613      	mov	r3, r2
 80056d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056d8:	e03b      	b.n	8005752 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056da:	6a3b      	ldr	r3, [r7, #32]
 80056dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056e0:	d037      	beq.n	8005752 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056e2:	f7fc fdaf 	bl	8002244 <HAL_GetTick>
 80056e6:	4602      	mov	r2, r0
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	1ad3      	subs	r3, r2, r3
 80056ec:	6a3a      	ldr	r2, [r7, #32]
 80056ee:	429a      	cmp	r2, r3
 80056f0:	d302      	bcc.n	80056f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80056f2:	6a3b      	ldr	r3, [r7, #32]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d101      	bne.n	80056fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056f8:	2303      	movs	r3, #3
 80056fa:	e03a      	b.n	8005772 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68db      	ldr	r3, [r3, #12]
 8005702:	f003 0304 	and.w	r3, r3, #4
 8005706:	2b00      	cmp	r3, #0
 8005708:	d023      	beq.n	8005752 <UART_WaitOnFlagUntilTimeout+0x8a>
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	2b80      	cmp	r3, #128	@ 0x80
 800570e:	d020      	beq.n	8005752 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	2b40      	cmp	r3, #64	@ 0x40
 8005714:	d01d      	beq.n	8005752 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 0308 	and.w	r3, r3, #8
 8005720:	2b08      	cmp	r3, #8
 8005722:	d116      	bne.n	8005752 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005724:	2300      	movs	r3, #0
 8005726:	617b      	str	r3, [r7, #20]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	617b      	str	r3, [r7, #20]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	617b      	str	r3, [r7, #20]
 8005738:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800573a:	68f8      	ldr	r0, [r7, #12]
 800573c:	f000 f8df 	bl	80058fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2208      	movs	r2, #8
 8005744:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2200      	movs	r2, #0
 800574a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e00f      	b.n	8005772 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	4013      	ands	r3, r2
 800575c:	68ba      	ldr	r2, [r7, #8]
 800575e:	429a      	cmp	r2, r3
 8005760:	bf0c      	ite	eq
 8005762:	2301      	moveq	r3, #1
 8005764:	2300      	movne	r3, #0
 8005766:	b2db      	uxtb	r3, r3
 8005768:	461a      	mov	r2, r3
 800576a:	79fb      	ldrb	r3, [r7, #7]
 800576c:	429a      	cmp	r2, r3
 800576e:	d0b4      	beq.n	80056da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3718      	adds	r7, #24
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
	...

0800577c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b098      	sub	sp, #96	@ 0x60
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	4613      	mov	r3, r2
 8005788:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800578a:	68ba      	ldr	r2, [r7, #8]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	88fa      	ldrh	r2, [r7, #6]
 8005794:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2222      	movs	r2, #34	@ 0x22
 80057a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057a8:	4a3e      	ldr	r2, [pc, #248]	@ (80058a4 <UART_Start_Receive_DMA+0x128>)
 80057aa:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057b0:	4a3d      	ldr	r2, [pc, #244]	@ (80058a8 <UART_Start_Receive_DMA+0x12c>)
 80057b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057b8:	4a3c      	ldr	r2, [pc, #240]	@ (80058ac <UART_Start_Receive_DMA+0x130>)
 80057ba:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057c0:	2200      	movs	r2, #0
 80057c2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80057c4:	f107 0308 	add.w	r3, r7, #8
 80057c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	3304      	adds	r3, #4
 80057d4:	4619      	mov	r1, r3
 80057d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	88fb      	ldrh	r3, [r7, #6]
 80057dc:	f7fc fec8 	bl	8002570 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80057e0:	2300      	movs	r3, #0
 80057e2:	613b      	str	r3, [r7, #16]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	613b      	str	r3, [r7, #16]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	613b      	str	r3, [r7, #16]
 80057f4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	691b      	ldr	r3, [r3, #16]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d019      	beq.n	8005832 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	330c      	adds	r3, #12
 8005804:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005806:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005808:	e853 3f00 	ldrex	r3, [r3]
 800580c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800580e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005810:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005814:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	330c      	adds	r3, #12
 800581c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800581e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005820:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005822:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005824:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005826:	e841 2300 	strex	r3, r2, [r1]
 800582a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800582c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800582e:	2b00      	cmp	r3, #0
 8005830:	d1e5      	bne.n	80057fe <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	3314      	adds	r3, #20
 8005838:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800583c:	e853 3f00 	ldrex	r3, [r3]
 8005840:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005844:	f043 0301 	orr.w	r3, r3, #1
 8005848:	657b      	str	r3, [r7, #84]	@ 0x54
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	3314      	adds	r3, #20
 8005850:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005852:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005854:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005856:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005858:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800585a:	e841 2300 	strex	r3, r2, [r1]
 800585e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005862:	2b00      	cmp	r3, #0
 8005864:	d1e5      	bne.n	8005832 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	3314      	adds	r3, #20
 800586c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586e:	69bb      	ldr	r3, [r7, #24]
 8005870:	e853 3f00 	ldrex	r3, [r3]
 8005874:	617b      	str	r3, [r7, #20]
   return(result);
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800587c:	653b      	str	r3, [r7, #80]	@ 0x50
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	3314      	adds	r3, #20
 8005884:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005886:	627a      	str	r2, [r7, #36]	@ 0x24
 8005888:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588a:	6a39      	ldr	r1, [r7, #32]
 800588c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800588e:	e841 2300 	strex	r3, r2, [r1]
 8005892:	61fb      	str	r3, [r7, #28]
   return(result);
 8005894:	69fb      	ldr	r3, [r7, #28]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d1e5      	bne.n	8005866 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800589a:	2300      	movs	r3, #0
}
 800589c:	4618      	mov	r0, r3
 800589e:	3760      	adds	r7, #96	@ 0x60
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	080054cd 	.word	0x080054cd
 80058a8:	080055f9 	.word	0x080055f9
 80058ac:	08005635 	.word	0x08005635

080058b0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b089      	sub	sp, #36	@ 0x24
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	330c      	adds	r3, #12
 80058be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	e853 3f00 	ldrex	r3, [r3]
 80058c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80058ce:	61fb      	str	r3, [r7, #28]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	330c      	adds	r3, #12
 80058d6:	69fa      	ldr	r2, [r7, #28]
 80058d8:	61ba      	str	r2, [r7, #24]
 80058da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058dc:	6979      	ldr	r1, [r7, #20]
 80058de:	69ba      	ldr	r2, [r7, #24]
 80058e0:	e841 2300 	strex	r3, r2, [r1]
 80058e4:	613b      	str	r3, [r7, #16]
   return(result);
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d1e5      	bne.n	80058b8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2220      	movs	r2, #32
 80058f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80058f4:	bf00      	nop
 80058f6:	3724      	adds	r7, #36	@ 0x24
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bc80      	pop	{r7}
 80058fc:	4770      	bx	lr

080058fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058fe:	b480      	push	{r7}
 8005900:	b095      	sub	sp, #84	@ 0x54
 8005902:	af00      	add	r7, sp, #0
 8005904:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	330c      	adds	r3, #12
 800590c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800590e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005910:	e853 3f00 	ldrex	r3, [r3]
 8005914:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005918:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800591c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	330c      	adds	r3, #12
 8005924:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005926:	643a      	str	r2, [r7, #64]	@ 0x40
 8005928:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800592a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800592c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800592e:	e841 2300 	strex	r3, r2, [r1]
 8005932:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005936:	2b00      	cmp	r3, #0
 8005938:	d1e5      	bne.n	8005906 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	3314      	adds	r3, #20
 8005940:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005942:	6a3b      	ldr	r3, [r7, #32]
 8005944:	e853 3f00 	ldrex	r3, [r3]
 8005948:	61fb      	str	r3, [r7, #28]
   return(result);
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	f023 0301 	bic.w	r3, r3, #1
 8005950:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	3314      	adds	r3, #20
 8005958:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800595a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800595c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800595e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005960:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005962:	e841 2300 	strex	r3, r2, [r1]
 8005966:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596a:	2b00      	cmp	r3, #0
 800596c:	d1e5      	bne.n	800593a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005972:	2b01      	cmp	r3, #1
 8005974:	d119      	bne.n	80059aa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	330c      	adds	r3, #12
 800597c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	e853 3f00 	ldrex	r3, [r3]
 8005984:	60bb      	str	r3, [r7, #8]
   return(result);
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	f023 0310 	bic.w	r3, r3, #16
 800598c:	647b      	str	r3, [r7, #68]	@ 0x44
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	330c      	adds	r3, #12
 8005994:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005996:	61ba      	str	r2, [r7, #24]
 8005998:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599a:	6979      	ldr	r1, [r7, #20]
 800599c:	69ba      	ldr	r2, [r7, #24]
 800599e:	e841 2300 	strex	r3, r2, [r1]
 80059a2:	613b      	str	r3, [r7, #16]
   return(result);
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d1e5      	bne.n	8005976 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2220      	movs	r2, #32
 80059ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80059b8:	bf00      	nop
 80059ba:	3754      	adds	r7, #84	@ 0x54
 80059bc:	46bd      	mov	sp, r7
 80059be:	bc80      	pop	{r7}
 80059c0:	4770      	bx	lr

080059c2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b084      	sub	sp, #16
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2200      	movs	r2, #0
 80059d4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2200      	movs	r2, #0
 80059da:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80059dc:	68f8      	ldr	r0, [r7, #12]
 80059de:	f7ff fd6c 	bl	80054ba <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059e2:	bf00      	nop
 80059e4:	3710      	adds	r7, #16
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}

080059ea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80059ea:	b480      	push	{r7}
 80059ec:	b085      	sub	sp, #20
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	2b21      	cmp	r3, #33	@ 0x21
 80059fc:	d13e      	bne.n	8005a7c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a06:	d114      	bne.n	8005a32 <UART_Transmit_IT+0x48>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d110      	bne.n	8005a32 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6a1b      	ldr	r3, [r3, #32]
 8005a14:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	881b      	ldrh	r3, [r3, #0]
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a24:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	1c9a      	adds	r2, r3, #2
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	621a      	str	r2, [r3, #32]
 8005a30:	e008      	b.n	8005a44 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a1b      	ldr	r3, [r3, #32]
 8005a36:	1c59      	adds	r1, r3, #1
 8005a38:	687a      	ldr	r2, [r7, #4]
 8005a3a:	6211      	str	r1, [r2, #32]
 8005a3c:	781a      	ldrb	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	3b01      	subs	r3, #1
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	4619      	mov	r1, r3
 8005a52:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10f      	bne.n	8005a78 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68da      	ldr	r2, [r3, #12]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a66:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	68da      	ldr	r2, [r3, #12]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a76:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	e000      	b.n	8005a7e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005a7c:	2302      	movs	r3, #2
  }
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3714      	adds	r7, #20
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bc80      	pop	{r7}
 8005a86:	4770      	bx	lr

08005a88 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b082      	sub	sp, #8
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68da      	ldr	r2, [r3, #12]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a9e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2220      	movs	r2, #32
 8005aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f7ff fceb 	bl	8005484 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3708      	adds	r7, #8
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b08c      	sub	sp, #48	@ 0x30
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	2b22      	cmp	r3, #34	@ 0x22
 8005aca:	f040 80ae 	bne.w	8005c2a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ad6:	d117      	bne.n	8005b08 <UART_Receive_IT+0x50>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	691b      	ldr	r3, [r3, #16]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d113      	bne.n	8005b08 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	b29b      	uxth	r3, r3
 8005af2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005af6:	b29a      	uxth	r2, r3
 8005af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005afa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b00:	1c9a      	adds	r2, r3, #2
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	629a      	str	r2, [r3, #40]	@ 0x28
 8005b06:	e026      	b.n	8005b56 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b1a:	d007      	beq.n	8005b2c <UART_Receive_IT+0x74>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d10a      	bne.n	8005b3a <UART_Receive_IT+0x82>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d106      	bne.n	8005b3a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	b2da      	uxtb	r2, r3
 8005b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b36:	701a      	strb	r2, [r3, #0]
 8005b38:	e008      	b.n	8005b4c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b46:	b2da      	uxtb	r2, r3
 8005b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b4a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b50:	1c5a      	adds	r2, r3, #1
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	4619      	mov	r1, r3
 8005b64:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d15d      	bne.n	8005c26 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	68da      	ldr	r2, [r3, #12]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f022 0220 	bic.w	r2, r2, #32
 8005b78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	68da      	ldr	r2, [r3, #12]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005b88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	695a      	ldr	r2, [r3, #20]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f022 0201 	bic.w	r2, r2, #1
 8005b98:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2220      	movs	r2, #32
 8005b9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d135      	bne.n	8005c1c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	330c      	adds	r3, #12
 8005bbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	e853 3f00 	ldrex	r3, [r3]
 8005bc4:	613b      	str	r3, [r7, #16]
   return(result);
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	f023 0310 	bic.w	r3, r3, #16
 8005bcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	330c      	adds	r3, #12
 8005bd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bd6:	623a      	str	r2, [r7, #32]
 8005bd8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bda:	69f9      	ldr	r1, [r7, #28]
 8005bdc:	6a3a      	ldr	r2, [r7, #32]
 8005bde:	e841 2300 	strex	r3, r2, [r1]
 8005be2:	61bb      	str	r3, [r7, #24]
   return(result);
 8005be4:	69bb      	ldr	r3, [r7, #24]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d1e5      	bne.n	8005bb6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 0310 	and.w	r3, r3, #16
 8005bf4:	2b10      	cmp	r3, #16
 8005bf6:	d10a      	bne.n	8005c0e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	60fb      	str	r3, [r7, #12]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	60fb      	str	r3, [r7, #12]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	60fb      	str	r3, [r7, #12]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c12:	4619      	mov	r1, r3
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f7fb fbbf 	bl	8001398 <HAL_UARTEx_RxEventCallback>
 8005c1a:	e002      	b.n	8005c22 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f7ff fc3a 	bl	8005496 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c22:	2300      	movs	r3, #0
 8005c24:	e002      	b.n	8005c2c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005c26:	2300      	movs	r3, #0
 8005c28:	e000      	b.n	8005c2c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005c2a:	2302      	movs	r3, #2
  }
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3730      	adds	r7, #48	@ 0x30
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}

08005c34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b084      	sub	sp, #16
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	691b      	ldr	r3, [r3, #16]
 8005c42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	68da      	ldr	r2, [r3, #12]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	689a      	ldr	r2, [r3, #8]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	431a      	orrs	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	695b      	ldr	r3, [r3, #20]
 8005c60:	4313      	orrs	r3, r2
 8005c62:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005c6e:	f023 030c 	bic.w	r3, r3, #12
 8005c72:	687a      	ldr	r2, [r7, #4]
 8005c74:	6812      	ldr	r2, [r2, #0]
 8005c76:	68b9      	ldr	r1, [r7, #8]
 8005c78:	430b      	orrs	r3, r1
 8005c7a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	699a      	ldr	r2, [r3, #24]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	430a      	orrs	r2, r1
 8005c90:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a2c      	ldr	r2, [pc, #176]	@ (8005d48 <UART_SetConfig+0x114>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d103      	bne.n	8005ca4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005c9c:	f7fe f8e8 	bl	8003e70 <HAL_RCC_GetPCLK2Freq>
 8005ca0:	60f8      	str	r0, [r7, #12]
 8005ca2:	e002      	b.n	8005caa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005ca4:	f7fe f8d0 	bl	8003e48 <HAL_RCC_GetPCLK1Freq>
 8005ca8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	4613      	mov	r3, r2
 8005cae:	009b      	lsls	r3, r3, #2
 8005cb0:	4413      	add	r3, r2
 8005cb2:	009a      	lsls	r2, r3, #2
 8005cb4:	441a      	add	r2, r3
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	009b      	lsls	r3, r3, #2
 8005cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cc0:	4a22      	ldr	r2, [pc, #136]	@ (8005d4c <UART_SetConfig+0x118>)
 8005cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cc6:	095b      	lsrs	r3, r3, #5
 8005cc8:	0119      	lsls	r1, r3, #4
 8005cca:	68fa      	ldr	r2, [r7, #12]
 8005ccc:	4613      	mov	r3, r2
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	4413      	add	r3, r2
 8005cd2:	009a      	lsls	r2, r3, #2
 8005cd4:	441a      	add	r2, r3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8005d4c <UART_SetConfig+0x118>)
 8005ce2:	fba3 0302 	umull	r0, r3, r3, r2
 8005ce6:	095b      	lsrs	r3, r3, #5
 8005ce8:	2064      	movs	r0, #100	@ 0x64
 8005cea:	fb00 f303 	mul.w	r3, r0, r3
 8005cee:	1ad3      	subs	r3, r2, r3
 8005cf0:	011b      	lsls	r3, r3, #4
 8005cf2:	3332      	adds	r3, #50	@ 0x32
 8005cf4:	4a15      	ldr	r2, [pc, #84]	@ (8005d4c <UART_SetConfig+0x118>)
 8005cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cfa:	095b      	lsrs	r3, r3, #5
 8005cfc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d00:	4419      	add	r1, r3
 8005d02:	68fa      	ldr	r2, [r7, #12]
 8005d04:	4613      	mov	r3, r2
 8005d06:	009b      	lsls	r3, r3, #2
 8005d08:	4413      	add	r3, r2
 8005d0a:	009a      	lsls	r2, r3, #2
 8005d0c:	441a      	add	r2, r3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d18:	4b0c      	ldr	r3, [pc, #48]	@ (8005d4c <UART_SetConfig+0x118>)
 8005d1a:	fba3 0302 	umull	r0, r3, r3, r2
 8005d1e:	095b      	lsrs	r3, r3, #5
 8005d20:	2064      	movs	r0, #100	@ 0x64
 8005d22:	fb00 f303 	mul.w	r3, r0, r3
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	011b      	lsls	r3, r3, #4
 8005d2a:	3332      	adds	r3, #50	@ 0x32
 8005d2c:	4a07      	ldr	r2, [pc, #28]	@ (8005d4c <UART_SetConfig+0x118>)
 8005d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d32:	095b      	lsrs	r3, r3, #5
 8005d34:	f003 020f 	and.w	r2, r3, #15
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	440a      	add	r2, r1
 8005d3e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005d40:	bf00      	nop
 8005d42:	3710      	adds	r7, #16
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}
 8005d48:	40013800 	.word	0x40013800
 8005d4c:	51eb851f 	.word	0x51eb851f

08005d50 <atoi>:
 8005d50:	220a      	movs	r2, #10
 8005d52:	2100      	movs	r1, #0
 8005d54:	f000 b87a 	b.w	8005e4c <strtol>

08005d58 <_strtol_l.isra.0>:
 8005d58:	2b24      	cmp	r3, #36	@ 0x24
 8005d5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d5e:	4686      	mov	lr, r0
 8005d60:	4690      	mov	r8, r2
 8005d62:	d801      	bhi.n	8005d68 <_strtol_l.isra.0+0x10>
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d106      	bne.n	8005d76 <_strtol_l.isra.0+0x1e>
 8005d68:	f000 f8da 	bl	8005f20 <__errno>
 8005d6c:	2316      	movs	r3, #22
 8005d6e:	6003      	str	r3, [r0, #0]
 8005d70:	2000      	movs	r0, #0
 8005d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d76:	460d      	mov	r5, r1
 8005d78:	4833      	ldr	r0, [pc, #204]	@ (8005e48 <_strtol_l.isra.0+0xf0>)
 8005d7a:	462a      	mov	r2, r5
 8005d7c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005d80:	5d06      	ldrb	r6, [r0, r4]
 8005d82:	f016 0608 	ands.w	r6, r6, #8
 8005d86:	d1f8      	bne.n	8005d7a <_strtol_l.isra.0+0x22>
 8005d88:	2c2d      	cmp	r4, #45	@ 0x2d
 8005d8a:	d110      	bne.n	8005dae <_strtol_l.isra.0+0x56>
 8005d8c:	2601      	movs	r6, #1
 8005d8e:	782c      	ldrb	r4, [r5, #0]
 8005d90:	1c95      	adds	r5, r2, #2
 8005d92:	f033 0210 	bics.w	r2, r3, #16
 8005d96:	d115      	bne.n	8005dc4 <_strtol_l.isra.0+0x6c>
 8005d98:	2c30      	cmp	r4, #48	@ 0x30
 8005d9a:	d10d      	bne.n	8005db8 <_strtol_l.isra.0+0x60>
 8005d9c:	782a      	ldrb	r2, [r5, #0]
 8005d9e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005da2:	2a58      	cmp	r2, #88	@ 0x58
 8005da4:	d108      	bne.n	8005db8 <_strtol_l.isra.0+0x60>
 8005da6:	786c      	ldrb	r4, [r5, #1]
 8005da8:	3502      	adds	r5, #2
 8005daa:	2310      	movs	r3, #16
 8005dac:	e00a      	b.n	8005dc4 <_strtol_l.isra.0+0x6c>
 8005dae:	2c2b      	cmp	r4, #43	@ 0x2b
 8005db0:	bf04      	itt	eq
 8005db2:	782c      	ldrbeq	r4, [r5, #0]
 8005db4:	1c95      	addeq	r5, r2, #2
 8005db6:	e7ec      	b.n	8005d92 <_strtol_l.isra.0+0x3a>
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d1f6      	bne.n	8005daa <_strtol_l.isra.0+0x52>
 8005dbc:	2c30      	cmp	r4, #48	@ 0x30
 8005dbe:	bf14      	ite	ne
 8005dc0:	230a      	movne	r3, #10
 8005dc2:	2308      	moveq	r3, #8
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005dca:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005dce:	fbbc f9f3 	udiv	r9, ip, r3
 8005dd2:	4610      	mov	r0, r2
 8005dd4:	fb03 ca19 	mls	sl, r3, r9, ip
 8005dd8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005ddc:	2f09      	cmp	r7, #9
 8005dde:	d80f      	bhi.n	8005e00 <_strtol_l.isra.0+0xa8>
 8005de0:	463c      	mov	r4, r7
 8005de2:	42a3      	cmp	r3, r4
 8005de4:	dd1b      	ble.n	8005e1e <_strtol_l.isra.0+0xc6>
 8005de6:	1c57      	adds	r7, r2, #1
 8005de8:	d007      	beq.n	8005dfa <_strtol_l.isra.0+0xa2>
 8005dea:	4581      	cmp	r9, r0
 8005dec:	d314      	bcc.n	8005e18 <_strtol_l.isra.0+0xc0>
 8005dee:	d101      	bne.n	8005df4 <_strtol_l.isra.0+0x9c>
 8005df0:	45a2      	cmp	sl, r4
 8005df2:	db11      	blt.n	8005e18 <_strtol_l.isra.0+0xc0>
 8005df4:	2201      	movs	r2, #1
 8005df6:	fb00 4003 	mla	r0, r0, r3, r4
 8005dfa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005dfe:	e7eb      	b.n	8005dd8 <_strtol_l.isra.0+0x80>
 8005e00:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005e04:	2f19      	cmp	r7, #25
 8005e06:	d801      	bhi.n	8005e0c <_strtol_l.isra.0+0xb4>
 8005e08:	3c37      	subs	r4, #55	@ 0x37
 8005e0a:	e7ea      	b.n	8005de2 <_strtol_l.isra.0+0x8a>
 8005e0c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005e10:	2f19      	cmp	r7, #25
 8005e12:	d804      	bhi.n	8005e1e <_strtol_l.isra.0+0xc6>
 8005e14:	3c57      	subs	r4, #87	@ 0x57
 8005e16:	e7e4      	b.n	8005de2 <_strtol_l.isra.0+0x8a>
 8005e18:	f04f 32ff 	mov.w	r2, #4294967295
 8005e1c:	e7ed      	b.n	8005dfa <_strtol_l.isra.0+0xa2>
 8005e1e:	1c53      	adds	r3, r2, #1
 8005e20:	d108      	bne.n	8005e34 <_strtol_l.isra.0+0xdc>
 8005e22:	2322      	movs	r3, #34	@ 0x22
 8005e24:	4660      	mov	r0, ip
 8005e26:	f8ce 3000 	str.w	r3, [lr]
 8005e2a:	f1b8 0f00 	cmp.w	r8, #0
 8005e2e:	d0a0      	beq.n	8005d72 <_strtol_l.isra.0+0x1a>
 8005e30:	1e69      	subs	r1, r5, #1
 8005e32:	e006      	b.n	8005e42 <_strtol_l.isra.0+0xea>
 8005e34:	b106      	cbz	r6, 8005e38 <_strtol_l.isra.0+0xe0>
 8005e36:	4240      	negs	r0, r0
 8005e38:	f1b8 0f00 	cmp.w	r8, #0
 8005e3c:	d099      	beq.n	8005d72 <_strtol_l.isra.0+0x1a>
 8005e3e:	2a00      	cmp	r2, #0
 8005e40:	d1f6      	bne.n	8005e30 <_strtol_l.isra.0+0xd8>
 8005e42:	f8c8 1000 	str.w	r1, [r8]
 8005e46:	e794      	b.n	8005d72 <_strtol_l.isra.0+0x1a>
 8005e48:	080071f7 	.word	0x080071f7

08005e4c <strtol>:
 8005e4c:	4613      	mov	r3, r2
 8005e4e:	460a      	mov	r2, r1
 8005e50:	4601      	mov	r1, r0
 8005e52:	4802      	ldr	r0, [pc, #8]	@ (8005e5c <strtol+0x10>)
 8005e54:	6800      	ldr	r0, [r0, #0]
 8005e56:	f7ff bf7f 	b.w	8005d58 <_strtol_l.isra.0>
 8005e5a:	bf00      	nop
 8005e5c:	20000018 	.word	0x20000018

08005e60 <sniprintf>:
 8005e60:	b40c      	push	{r2, r3}
 8005e62:	b530      	push	{r4, r5, lr}
 8005e64:	4b18      	ldr	r3, [pc, #96]	@ (8005ec8 <sniprintf+0x68>)
 8005e66:	1e0c      	subs	r4, r1, #0
 8005e68:	681d      	ldr	r5, [r3, #0]
 8005e6a:	b09d      	sub	sp, #116	@ 0x74
 8005e6c:	da08      	bge.n	8005e80 <sniprintf+0x20>
 8005e6e:	238b      	movs	r3, #139	@ 0x8b
 8005e70:	f04f 30ff 	mov.w	r0, #4294967295
 8005e74:	602b      	str	r3, [r5, #0]
 8005e76:	b01d      	add	sp, #116	@ 0x74
 8005e78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005e7c:	b002      	add	sp, #8
 8005e7e:	4770      	bx	lr
 8005e80:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005e84:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005e88:	f04f 0300 	mov.w	r3, #0
 8005e8c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005e8e:	bf0c      	ite	eq
 8005e90:	4623      	moveq	r3, r4
 8005e92:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005e96:	9304      	str	r3, [sp, #16]
 8005e98:	9307      	str	r3, [sp, #28]
 8005e9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005e9e:	9002      	str	r0, [sp, #8]
 8005ea0:	9006      	str	r0, [sp, #24]
 8005ea2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005ea6:	4628      	mov	r0, r5
 8005ea8:	ab21      	add	r3, sp, #132	@ 0x84
 8005eaa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005eac:	a902      	add	r1, sp, #8
 8005eae:	9301      	str	r3, [sp, #4]
 8005eb0:	f000 f9c2 	bl	8006238 <_svfiprintf_r>
 8005eb4:	1c43      	adds	r3, r0, #1
 8005eb6:	bfbc      	itt	lt
 8005eb8:	238b      	movlt	r3, #139	@ 0x8b
 8005eba:	602b      	strlt	r3, [r5, #0]
 8005ebc:	2c00      	cmp	r4, #0
 8005ebe:	d0da      	beq.n	8005e76 <sniprintf+0x16>
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	9b02      	ldr	r3, [sp, #8]
 8005ec4:	701a      	strb	r2, [r3, #0]
 8005ec6:	e7d6      	b.n	8005e76 <sniprintf+0x16>
 8005ec8:	20000018 	.word	0x20000018

08005ecc <memcmp>:
 8005ecc:	b510      	push	{r4, lr}
 8005ece:	3901      	subs	r1, #1
 8005ed0:	4402      	add	r2, r0
 8005ed2:	4290      	cmp	r0, r2
 8005ed4:	d101      	bne.n	8005eda <memcmp+0xe>
 8005ed6:	2000      	movs	r0, #0
 8005ed8:	e005      	b.n	8005ee6 <memcmp+0x1a>
 8005eda:	7803      	ldrb	r3, [r0, #0]
 8005edc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005ee0:	42a3      	cmp	r3, r4
 8005ee2:	d001      	beq.n	8005ee8 <memcmp+0x1c>
 8005ee4:	1b18      	subs	r0, r3, r4
 8005ee6:	bd10      	pop	{r4, pc}
 8005ee8:	3001      	adds	r0, #1
 8005eea:	e7f2      	b.n	8005ed2 <memcmp+0x6>

08005eec <memset>:
 8005eec:	4603      	mov	r3, r0
 8005eee:	4402      	add	r2, r0
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d100      	bne.n	8005ef6 <memset+0xa>
 8005ef4:	4770      	bx	lr
 8005ef6:	f803 1b01 	strb.w	r1, [r3], #1
 8005efa:	e7f9      	b.n	8005ef0 <memset+0x4>

08005efc <strncmp>:
 8005efc:	b510      	push	{r4, lr}
 8005efe:	b16a      	cbz	r2, 8005f1c <strncmp+0x20>
 8005f00:	3901      	subs	r1, #1
 8005f02:	1884      	adds	r4, r0, r2
 8005f04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f08:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d103      	bne.n	8005f18 <strncmp+0x1c>
 8005f10:	42a0      	cmp	r0, r4
 8005f12:	d001      	beq.n	8005f18 <strncmp+0x1c>
 8005f14:	2a00      	cmp	r2, #0
 8005f16:	d1f5      	bne.n	8005f04 <strncmp+0x8>
 8005f18:	1ad0      	subs	r0, r2, r3
 8005f1a:	bd10      	pop	{r4, pc}
 8005f1c:	4610      	mov	r0, r2
 8005f1e:	e7fc      	b.n	8005f1a <strncmp+0x1e>

08005f20 <__errno>:
 8005f20:	4b01      	ldr	r3, [pc, #4]	@ (8005f28 <__errno+0x8>)
 8005f22:	6818      	ldr	r0, [r3, #0]
 8005f24:	4770      	bx	lr
 8005f26:	bf00      	nop
 8005f28:	20000018 	.word	0x20000018

08005f2c <__libc_init_array>:
 8005f2c:	b570      	push	{r4, r5, r6, lr}
 8005f2e:	2600      	movs	r6, #0
 8005f30:	4d0c      	ldr	r5, [pc, #48]	@ (8005f64 <__libc_init_array+0x38>)
 8005f32:	4c0d      	ldr	r4, [pc, #52]	@ (8005f68 <__libc_init_array+0x3c>)
 8005f34:	1b64      	subs	r4, r4, r5
 8005f36:	10a4      	asrs	r4, r4, #2
 8005f38:	42a6      	cmp	r6, r4
 8005f3a:	d109      	bne.n	8005f50 <__libc_init_array+0x24>
 8005f3c:	f000 fc76 	bl	800682c <_init>
 8005f40:	2600      	movs	r6, #0
 8005f42:	4d0a      	ldr	r5, [pc, #40]	@ (8005f6c <__libc_init_array+0x40>)
 8005f44:	4c0a      	ldr	r4, [pc, #40]	@ (8005f70 <__libc_init_array+0x44>)
 8005f46:	1b64      	subs	r4, r4, r5
 8005f48:	10a4      	asrs	r4, r4, #2
 8005f4a:	42a6      	cmp	r6, r4
 8005f4c:	d105      	bne.n	8005f5a <__libc_init_array+0x2e>
 8005f4e:	bd70      	pop	{r4, r5, r6, pc}
 8005f50:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f54:	4798      	blx	r3
 8005f56:	3601      	adds	r6, #1
 8005f58:	e7ee      	b.n	8005f38 <__libc_init_array+0xc>
 8005f5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f5e:	4798      	blx	r3
 8005f60:	3601      	adds	r6, #1
 8005f62:	e7f2      	b.n	8005f4a <__libc_init_array+0x1e>
 8005f64:	08007334 	.word	0x08007334
 8005f68:	08007334 	.word	0x08007334
 8005f6c:	08007334 	.word	0x08007334
 8005f70:	08007338 	.word	0x08007338

08005f74 <__retarget_lock_acquire_recursive>:
 8005f74:	4770      	bx	lr

08005f76 <__retarget_lock_release_recursive>:
 8005f76:	4770      	bx	lr

08005f78 <memcpy>:
 8005f78:	440a      	add	r2, r1
 8005f7a:	4291      	cmp	r1, r2
 8005f7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005f80:	d100      	bne.n	8005f84 <memcpy+0xc>
 8005f82:	4770      	bx	lr
 8005f84:	b510      	push	{r4, lr}
 8005f86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f8a:	4291      	cmp	r1, r2
 8005f8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f90:	d1f9      	bne.n	8005f86 <memcpy+0xe>
 8005f92:	bd10      	pop	{r4, pc}

08005f94 <_free_r>:
 8005f94:	b538      	push	{r3, r4, r5, lr}
 8005f96:	4605      	mov	r5, r0
 8005f98:	2900      	cmp	r1, #0
 8005f9a:	d040      	beq.n	800601e <_free_r+0x8a>
 8005f9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fa0:	1f0c      	subs	r4, r1, #4
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	bfb8      	it	lt
 8005fa6:	18e4      	addlt	r4, r4, r3
 8005fa8:	f000 f8de 	bl	8006168 <__malloc_lock>
 8005fac:	4a1c      	ldr	r2, [pc, #112]	@ (8006020 <_free_r+0x8c>)
 8005fae:	6813      	ldr	r3, [r2, #0]
 8005fb0:	b933      	cbnz	r3, 8005fc0 <_free_r+0x2c>
 8005fb2:	6063      	str	r3, [r4, #4]
 8005fb4:	6014      	str	r4, [r2, #0]
 8005fb6:	4628      	mov	r0, r5
 8005fb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005fbc:	f000 b8da 	b.w	8006174 <__malloc_unlock>
 8005fc0:	42a3      	cmp	r3, r4
 8005fc2:	d908      	bls.n	8005fd6 <_free_r+0x42>
 8005fc4:	6820      	ldr	r0, [r4, #0]
 8005fc6:	1821      	adds	r1, r4, r0
 8005fc8:	428b      	cmp	r3, r1
 8005fca:	bf01      	itttt	eq
 8005fcc:	6819      	ldreq	r1, [r3, #0]
 8005fce:	685b      	ldreq	r3, [r3, #4]
 8005fd0:	1809      	addeq	r1, r1, r0
 8005fd2:	6021      	streq	r1, [r4, #0]
 8005fd4:	e7ed      	b.n	8005fb2 <_free_r+0x1e>
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	b10b      	cbz	r3, 8005fe0 <_free_r+0x4c>
 8005fdc:	42a3      	cmp	r3, r4
 8005fde:	d9fa      	bls.n	8005fd6 <_free_r+0x42>
 8005fe0:	6811      	ldr	r1, [r2, #0]
 8005fe2:	1850      	adds	r0, r2, r1
 8005fe4:	42a0      	cmp	r0, r4
 8005fe6:	d10b      	bne.n	8006000 <_free_r+0x6c>
 8005fe8:	6820      	ldr	r0, [r4, #0]
 8005fea:	4401      	add	r1, r0
 8005fec:	1850      	adds	r0, r2, r1
 8005fee:	4283      	cmp	r3, r0
 8005ff0:	6011      	str	r1, [r2, #0]
 8005ff2:	d1e0      	bne.n	8005fb6 <_free_r+0x22>
 8005ff4:	6818      	ldr	r0, [r3, #0]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	4408      	add	r0, r1
 8005ffa:	6010      	str	r0, [r2, #0]
 8005ffc:	6053      	str	r3, [r2, #4]
 8005ffe:	e7da      	b.n	8005fb6 <_free_r+0x22>
 8006000:	d902      	bls.n	8006008 <_free_r+0x74>
 8006002:	230c      	movs	r3, #12
 8006004:	602b      	str	r3, [r5, #0]
 8006006:	e7d6      	b.n	8005fb6 <_free_r+0x22>
 8006008:	6820      	ldr	r0, [r4, #0]
 800600a:	1821      	adds	r1, r4, r0
 800600c:	428b      	cmp	r3, r1
 800600e:	bf01      	itttt	eq
 8006010:	6819      	ldreq	r1, [r3, #0]
 8006012:	685b      	ldreq	r3, [r3, #4]
 8006014:	1809      	addeq	r1, r1, r0
 8006016:	6021      	streq	r1, [r4, #0]
 8006018:	6063      	str	r3, [r4, #4]
 800601a:	6054      	str	r4, [r2, #4]
 800601c:	e7cb      	b.n	8005fb6 <_free_r+0x22>
 800601e:	bd38      	pop	{r3, r4, r5, pc}
 8006020:	200008b4 	.word	0x200008b4

08006024 <sbrk_aligned>:
 8006024:	b570      	push	{r4, r5, r6, lr}
 8006026:	4e0f      	ldr	r6, [pc, #60]	@ (8006064 <sbrk_aligned+0x40>)
 8006028:	460c      	mov	r4, r1
 800602a:	6831      	ldr	r1, [r6, #0]
 800602c:	4605      	mov	r5, r0
 800602e:	b911      	cbnz	r1, 8006036 <sbrk_aligned+0x12>
 8006030:	f000 fba8 	bl	8006784 <_sbrk_r>
 8006034:	6030      	str	r0, [r6, #0]
 8006036:	4621      	mov	r1, r4
 8006038:	4628      	mov	r0, r5
 800603a:	f000 fba3 	bl	8006784 <_sbrk_r>
 800603e:	1c43      	adds	r3, r0, #1
 8006040:	d103      	bne.n	800604a <sbrk_aligned+0x26>
 8006042:	f04f 34ff 	mov.w	r4, #4294967295
 8006046:	4620      	mov	r0, r4
 8006048:	bd70      	pop	{r4, r5, r6, pc}
 800604a:	1cc4      	adds	r4, r0, #3
 800604c:	f024 0403 	bic.w	r4, r4, #3
 8006050:	42a0      	cmp	r0, r4
 8006052:	d0f8      	beq.n	8006046 <sbrk_aligned+0x22>
 8006054:	1a21      	subs	r1, r4, r0
 8006056:	4628      	mov	r0, r5
 8006058:	f000 fb94 	bl	8006784 <_sbrk_r>
 800605c:	3001      	adds	r0, #1
 800605e:	d1f2      	bne.n	8006046 <sbrk_aligned+0x22>
 8006060:	e7ef      	b.n	8006042 <sbrk_aligned+0x1e>
 8006062:	bf00      	nop
 8006064:	200008b0 	.word	0x200008b0

08006068 <_malloc_r>:
 8006068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800606c:	1ccd      	adds	r5, r1, #3
 800606e:	f025 0503 	bic.w	r5, r5, #3
 8006072:	3508      	adds	r5, #8
 8006074:	2d0c      	cmp	r5, #12
 8006076:	bf38      	it	cc
 8006078:	250c      	movcc	r5, #12
 800607a:	2d00      	cmp	r5, #0
 800607c:	4606      	mov	r6, r0
 800607e:	db01      	blt.n	8006084 <_malloc_r+0x1c>
 8006080:	42a9      	cmp	r1, r5
 8006082:	d904      	bls.n	800608e <_malloc_r+0x26>
 8006084:	230c      	movs	r3, #12
 8006086:	6033      	str	r3, [r6, #0]
 8006088:	2000      	movs	r0, #0
 800608a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800608e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006164 <_malloc_r+0xfc>
 8006092:	f000 f869 	bl	8006168 <__malloc_lock>
 8006096:	f8d8 3000 	ldr.w	r3, [r8]
 800609a:	461c      	mov	r4, r3
 800609c:	bb44      	cbnz	r4, 80060f0 <_malloc_r+0x88>
 800609e:	4629      	mov	r1, r5
 80060a0:	4630      	mov	r0, r6
 80060a2:	f7ff ffbf 	bl	8006024 <sbrk_aligned>
 80060a6:	1c43      	adds	r3, r0, #1
 80060a8:	4604      	mov	r4, r0
 80060aa:	d158      	bne.n	800615e <_malloc_r+0xf6>
 80060ac:	f8d8 4000 	ldr.w	r4, [r8]
 80060b0:	4627      	mov	r7, r4
 80060b2:	2f00      	cmp	r7, #0
 80060b4:	d143      	bne.n	800613e <_malloc_r+0xd6>
 80060b6:	2c00      	cmp	r4, #0
 80060b8:	d04b      	beq.n	8006152 <_malloc_r+0xea>
 80060ba:	6823      	ldr	r3, [r4, #0]
 80060bc:	4639      	mov	r1, r7
 80060be:	4630      	mov	r0, r6
 80060c0:	eb04 0903 	add.w	r9, r4, r3
 80060c4:	f000 fb5e 	bl	8006784 <_sbrk_r>
 80060c8:	4581      	cmp	r9, r0
 80060ca:	d142      	bne.n	8006152 <_malloc_r+0xea>
 80060cc:	6821      	ldr	r1, [r4, #0]
 80060ce:	4630      	mov	r0, r6
 80060d0:	1a6d      	subs	r5, r5, r1
 80060d2:	4629      	mov	r1, r5
 80060d4:	f7ff ffa6 	bl	8006024 <sbrk_aligned>
 80060d8:	3001      	adds	r0, #1
 80060da:	d03a      	beq.n	8006152 <_malloc_r+0xea>
 80060dc:	6823      	ldr	r3, [r4, #0]
 80060de:	442b      	add	r3, r5
 80060e0:	6023      	str	r3, [r4, #0]
 80060e2:	f8d8 3000 	ldr.w	r3, [r8]
 80060e6:	685a      	ldr	r2, [r3, #4]
 80060e8:	bb62      	cbnz	r2, 8006144 <_malloc_r+0xdc>
 80060ea:	f8c8 7000 	str.w	r7, [r8]
 80060ee:	e00f      	b.n	8006110 <_malloc_r+0xa8>
 80060f0:	6822      	ldr	r2, [r4, #0]
 80060f2:	1b52      	subs	r2, r2, r5
 80060f4:	d420      	bmi.n	8006138 <_malloc_r+0xd0>
 80060f6:	2a0b      	cmp	r2, #11
 80060f8:	d917      	bls.n	800612a <_malloc_r+0xc2>
 80060fa:	1961      	adds	r1, r4, r5
 80060fc:	42a3      	cmp	r3, r4
 80060fe:	6025      	str	r5, [r4, #0]
 8006100:	bf18      	it	ne
 8006102:	6059      	strne	r1, [r3, #4]
 8006104:	6863      	ldr	r3, [r4, #4]
 8006106:	bf08      	it	eq
 8006108:	f8c8 1000 	streq.w	r1, [r8]
 800610c:	5162      	str	r2, [r4, r5]
 800610e:	604b      	str	r3, [r1, #4]
 8006110:	4630      	mov	r0, r6
 8006112:	f000 f82f 	bl	8006174 <__malloc_unlock>
 8006116:	f104 000b 	add.w	r0, r4, #11
 800611a:	1d23      	adds	r3, r4, #4
 800611c:	f020 0007 	bic.w	r0, r0, #7
 8006120:	1ac2      	subs	r2, r0, r3
 8006122:	bf1c      	itt	ne
 8006124:	1a1b      	subne	r3, r3, r0
 8006126:	50a3      	strne	r3, [r4, r2]
 8006128:	e7af      	b.n	800608a <_malloc_r+0x22>
 800612a:	6862      	ldr	r2, [r4, #4]
 800612c:	42a3      	cmp	r3, r4
 800612e:	bf0c      	ite	eq
 8006130:	f8c8 2000 	streq.w	r2, [r8]
 8006134:	605a      	strne	r2, [r3, #4]
 8006136:	e7eb      	b.n	8006110 <_malloc_r+0xa8>
 8006138:	4623      	mov	r3, r4
 800613a:	6864      	ldr	r4, [r4, #4]
 800613c:	e7ae      	b.n	800609c <_malloc_r+0x34>
 800613e:	463c      	mov	r4, r7
 8006140:	687f      	ldr	r7, [r7, #4]
 8006142:	e7b6      	b.n	80060b2 <_malloc_r+0x4a>
 8006144:	461a      	mov	r2, r3
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	42a3      	cmp	r3, r4
 800614a:	d1fb      	bne.n	8006144 <_malloc_r+0xdc>
 800614c:	2300      	movs	r3, #0
 800614e:	6053      	str	r3, [r2, #4]
 8006150:	e7de      	b.n	8006110 <_malloc_r+0xa8>
 8006152:	230c      	movs	r3, #12
 8006154:	4630      	mov	r0, r6
 8006156:	6033      	str	r3, [r6, #0]
 8006158:	f000 f80c 	bl	8006174 <__malloc_unlock>
 800615c:	e794      	b.n	8006088 <_malloc_r+0x20>
 800615e:	6005      	str	r5, [r0, #0]
 8006160:	e7d6      	b.n	8006110 <_malloc_r+0xa8>
 8006162:	bf00      	nop
 8006164:	200008b4 	.word	0x200008b4

08006168 <__malloc_lock>:
 8006168:	4801      	ldr	r0, [pc, #4]	@ (8006170 <__malloc_lock+0x8>)
 800616a:	f7ff bf03 	b.w	8005f74 <__retarget_lock_acquire_recursive>
 800616e:	bf00      	nop
 8006170:	200008ac 	.word	0x200008ac

08006174 <__malloc_unlock>:
 8006174:	4801      	ldr	r0, [pc, #4]	@ (800617c <__malloc_unlock+0x8>)
 8006176:	f7ff befe 	b.w	8005f76 <__retarget_lock_release_recursive>
 800617a:	bf00      	nop
 800617c:	200008ac 	.word	0x200008ac

08006180 <__ssputs_r>:
 8006180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006184:	461f      	mov	r7, r3
 8006186:	688e      	ldr	r6, [r1, #8]
 8006188:	4682      	mov	sl, r0
 800618a:	42be      	cmp	r6, r7
 800618c:	460c      	mov	r4, r1
 800618e:	4690      	mov	r8, r2
 8006190:	680b      	ldr	r3, [r1, #0]
 8006192:	d82d      	bhi.n	80061f0 <__ssputs_r+0x70>
 8006194:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006198:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800619c:	d026      	beq.n	80061ec <__ssputs_r+0x6c>
 800619e:	6965      	ldr	r5, [r4, #20]
 80061a0:	6909      	ldr	r1, [r1, #16]
 80061a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80061a6:	eba3 0901 	sub.w	r9, r3, r1
 80061aa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80061ae:	1c7b      	adds	r3, r7, #1
 80061b0:	444b      	add	r3, r9
 80061b2:	106d      	asrs	r5, r5, #1
 80061b4:	429d      	cmp	r5, r3
 80061b6:	bf38      	it	cc
 80061b8:	461d      	movcc	r5, r3
 80061ba:	0553      	lsls	r3, r2, #21
 80061bc:	d527      	bpl.n	800620e <__ssputs_r+0x8e>
 80061be:	4629      	mov	r1, r5
 80061c0:	f7ff ff52 	bl	8006068 <_malloc_r>
 80061c4:	4606      	mov	r6, r0
 80061c6:	b360      	cbz	r0, 8006222 <__ssputs_r+0xa2>
 80061c8:	464a      	mov	r2, r9
 80061ca:	6921      	ldr	r1, [r4, #16]
 80061cc:	f7ff fed4 	bl	8005f78 <memcpy>
 80061d0:	89a3      	ldrh	r3, [r4, #12]
 80061d2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80061d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061da:	81a3      	strh	r3, [r4, #12]
 80061dc:	6126      	str	r6, [r4, #16]
 80061de:	444e      	add	r6, r9
 80061e0:	6026      	str	r6, [r4, #0]
 80061e2:	463e      	mov	r6, r7
 80061e4:	6165      	str	r5, [r4, #20]
 80061e6:	eba5 0509 	sub.w	r5, r5, r9
 80061ea:	60a5      	str	r5, [r4, #8]
 80061ec:	42be      	cmp	r6, r7
 80061ee:	d900      	bls.n	80061f2 <__ssputs_r+0x72>
 80061f0:	463e      	mov	r6, r7
 80061f2:	4632      	mov	r2, r6
 80061f4:	4641      	mov	r1, r8
 80061f6:	6820      	ldr	r0, [r4, #0]
 80061f8:	f000 faaa 	bl	8006750 <memmove>
 80061fc:	2000      	movs	r0, #0
 80061fe:	68a3      	ldr	r3, [r4, #8]
 8006200:	1b9b      	subs	r3, r3, r6
 8006202:	60a3      	str	r3, [r4, #8]
 8006204:	6823      	ldr	r3, [r4, #0]
 8006206:	4433      	add	r3, r6
 8006208:	6023      	str	r3, [r4, #0]
 800620a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800620e:	462a      	mov	r2, r5
 8006210:	f000 fad6 	bl	80067c0 <_realloc_r>
 8006214:	4606      	mov	r6, r0
 8006216:	2800      	cmp	r0, #0
 8006218:	d1e0      	bne.n	80061dc <__ssputs_r+0x5c>
 800621a:	4650      	mov	r0, sl
 800621c:	6921      	ldr	r1, [r4, #16]
 800621e:	f7ff feb9 	bl	8005f94 <_free_r>
 8006222:	230c      	movs	r3, #12
 8006224:	f8ca 3000 	str.w	r3, [sl]
 8006228:	89a3      	ldrh	r3, [r4, #12]
 800622a:	f04f 30ff 	mov.w	r0, #4294967295
 800622e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006232:	81a3      	strh	r3, [r4, #12]
 8006234:	e7e9      	b.n	800620a <__ssputs_r+0x8a>
	...

08006238 <_svfiprintf_r>:
 8006238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800623c:	4698      	mov	r8, r3
 800623e:	898b      	ldrh	r3, [r1, #12]
 8006240:	4607      	mov	r7, r0
 8006242:	061b      	lsls	r3, r3, #24
 8006244:	460d      	mov	r5, r1
 8006246:	4614      	mov	r4, r2
 8006248:	b09d      	sub	sp, #116	@ 0x74
 800624a:	d510      	bpl.n	800626e <_svfiprintf_r+0x36>
 800624c:	690b      	ldr	r3, [r1, #16]
 800624e:	b973      	cbnz	r3, 800626e <_svfiprintf_r+0x36>
 8006250:	2140      	movs	r1, #64	@ 0x40
 8006252:	f7ff ff09 	bl	8006068 <_malloc_r>
 8006256:	6028      	str	r0, [r5, #0]
 8006258:	6128      	str	r0, [r5, #16]
 800625a:	b930      	cbnz	r0, 800626a <_svfiprintf_r+0x32>
 800625c:	230c      	movs	r3, #12
 800625e:	603b      	str	r3, [r7, #0]
 8006260:	f04f 30ff 	mov.w	r0, #4294967295
 8006264:	b01d      	add	sp, #116	@ 0x74
 8006266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800626a:	2340      	movs	r3, #64	@ 0x40
 800626c:	616b      	str	r3, [r5, #20]
 800626e:	2300      	movs	r3, #0
 8006270:	9309      	str	r3, [sp, #36]	@ 0x24
 8006272:	2320      	movs	r3, #32
 8006274:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006278:	2330      	movs	r3, #48	@ 0x30
 800627a:	f04f 0901 	mov.w	r9, #1
 800627e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006282:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800641c <_svfiprintf_r+0x1e4>
 8006286:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800628a:	4623      	mov	r3, r4
 800628c:	469a      	mov	sl, r3
 800628e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006292:	b10a      	cbz	r2, 8006298 <_svfiprintf_r+0x60>
 8006294:	2a25      	cmp	r2, #37	@ 0x25
 8006296:	d1f9      	bne.n	800628c <_svfiprintf_r+0x54>
 8006298:	ebba 0b04 	subs.w	fp, sl, r4
 800629c:	d00b      	beq.n	80062b6 <_svfiprintf_r+0x7e>
 800629e:	465b      	mov	r3, fp
 80062a0:	4622      	mov	r2, r4
 80062a2:	4629      	mov	r1, r5
 80062a4:	4638      	mov	r0, r7
 80062a6:	f7ff ff6b 	bl	8006180 <__ssputs_r>
 80062aa:	3001      	adds	r0, #1
 80062ac:	f000 80a7 	beq.w	80063fe <_svfiprintf_r+0x1c6>
 80062b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062b2:	445a      	add	r2, fp
 80062b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80062b6:	f89a 3000 	ldrb.w	r3, [sl]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	f000 809f 	beq.w	80063fe <_svfiprintf_r+0x1c6>
 80062c0:	2300      	movs	r3, #0
 80062c2:	f04f 32ff 	mov.w	r2, #4294967295
 80062c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062ca:	f10a 0a01 	add.w	sl, sl, #1
 80062ce:	9304      	str	r3, [sp, #16]
 80062d0:	9307      	str	r3, [sp, #28]
 80062d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80062d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80062d8:	4654      	mov	r4, sl
 80062da:	2205      	movs	r2, #5
 80062dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062e0:	484e      	ldr	r0, [pc, #312]	@ (800641c <_svfiprintf_r+0x1e4>)
 80062e2:	f000 fa5f 	bl	80067a4 <memchr>
 80062e6:	9a04      	ldr	r2, [sp, #16]
 80062e8:	b9d8      	cbnz	r0, 8006322 <_svfiprintf_r+0xea>
 80062ea:	06d0      	lsls	r0, r2, #27
 80062ec:	bf44      	itt	mi
 80062ee:	2320      	movmi	r3, #32
 80062f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80062f4:	0711      	lsls	r1, r2, #28
 80062f6:	bf44      	itt	mi
 80062f8:	232b      	movmi	r3, #43	@ 0x2b
 80062fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80062fe:	f89a 3000 	ldrb.w	r3, [sl]
 8006302:	2b2a      	cmp	r3, #42	@ 0x2a
 8006304:	d015      	beq.n	8006332 <_svfiprintf_r+0xfa>
 8006306:	4654      	mov	r4, sl
 8006308:	2000      	movs	r0, #0
 800630a:	f04f 0c0a 	mov.w	ip, #10
 800630e:	9a07      	ldr	r2, [sp, #28]
 8006310:	4621      	mov	r1, r4
 8006312:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006316:	3b30      	subs	r3, #48	@ 0x30
 8006318:	2b09      	cmp	r3, #9
 800631a:	d94b      	bls.n	80063b4 <_svfiprintf_r+0x17c>
 800631c:	b1b0      	cbz	r0, 800634c <_svfiprintf_r+0x114>
 800631e:	9207      	str	r2, [sp, #28]
 8006320:	e014      	b.n	800634c <_svfiprintf_r+0x114>
 8006322:	eba0 0308 	sub.w	r3, r0, r8
 8006326:	fa09 f303 	lsl.w	r3, r9, r3
 800632a:	4313      	orrs	r3, r2
 800632c:	46a2      	mov	sl, r4
 800632e:	9304      	str	r3, [sp, #16]
 8006330:	e7d2      	b.n	80062d8 <_svfiprintf_r+0xa0>
 8006332:	9b03      	ldr	r3, [sp, #12]
 8006334:	1d19      	adds	r1, r3, #4
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	9103      	str	r1, [sp, #12]
 800633a:	2b00      	cmp	r3, #0
 800633c:	bfbb      	ittet	lt
 800633e:	425b      	neglt	r3, r3
 8006340:	f042 0202 	orrlt.w	r2, r2, #2
 8006344:	9307      	strge	r3, [sp, #28]
 8006346:	9307      	strlt	r3, [sp, #28]
 8006348:	bfb8      	it	lt
 800634a:	9204      	strlt	r2, [sp, #16]
 800634c:	7823      	ldrb	r3, [r4, #0]
 800634e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006350:	d10a      	bne.n	8006368 <_svfiprintf_r+0x130>
 8006352:	7863      	ldrb	r3, [r4, #1]
 8006354:	2b2a      	cmp	r3, #42	@ 0x2a
 8006356:	d132      	bne.n	80063be <_svfiprintf_r+0x186>
 8006358:	9b03      	ldr	r3, [sp, #12]
 800635a:	3402      	adds	r4, #2
 800635c:	1d1a      	adds	r2, r3, #4
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	9203      	str	r2, [sp, #12]
 8006362:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006366:	9305      	str	r3, [sp, #20]
 8006368:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006420 <_svfiprintf_r+0x1e8>
 800636c:	2203      	movs	r2, #3
 800636e:	4650      	mov	r0, sl
 8006370:	7821      	ldrb	r1, [r4, #0]
 8006372:	f000 fa17 	bl	80067a4 <memchr>
 8006376:	b138      	cbz	r0, 8006388 <_svfiprintf_r+0x150>
 8006378:	2240      	movs	r2, #64	@ 0x40
 800637a:	9b04      	ldr	r3, [sp, #16]
 800637c:	eba0 000a 	sub.w	r0, r0, sl
 8006380:	4082      	lsls	r2, r0
 8006382:	4313      	orrs	r3, r2
 8006384:	3401      	adds	r4, #1
 8006386:	9304      	str	r3, [sp, #16]
 8006388:	f814 1b01 	ldrb.w	r1, [r4], #1
 800638c:	2206      	movs	r2, #6
 800638e:	4825      	ldr	r0, [pc, #148]	@ (8006424 <_svfiprintf_r+0x1ec>)
 8006390:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006394:	f000 fa06 	bl	80067a4 <memchr>
 8006398:	2800      	cmp	r0, #0
 800639a:	d036      	beq.n	800640a <_svfiprintf_r+0x1d2>
 800639c:	4b22      	ldr	r3, [pc, #136]	@ (8006428 <_svfiprintf_r+0x1f0>)
 800639e:	bb1b      	cbnz	r3, 80063e8 <_svfiprintf_r+0x1b0>
 80063a0:	9b03      	ldr	r3, [sp, #12]
 80063a2:	3307      	adds	r3, #7
 80063a4:	f023 0307 	bic.w	r3, r3, #7
 80063a8:	3308      	adds	r3, #8
 80063aa:	9303      	str	r3, [sp, #12]
 80063ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063ae:	4433      	add	r3, r6
 80063b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80063b2:	e76a      	b.n	800628a <_svfiprintf_r+0x52>
 80063b4:	460c      	mov	r4, r1
 80063b6:	2001      	movs	r0, #1
 80063b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80063bc:	e7a8      	b.n	8006310 <_svfiprintf_r+0xd8>
 80063be:	2300      	movs	r3, #0
 80063c0:	f04f 0c0a 	mov.w	ip, #10
 80063c4:	4619      	mov	r1, r3
 80063c6:	3401      	adds	r4, #1
 80063c8:	9305      	str	r3, [sp, #20]
 80063ca:	4620      	mov	r0, r4
 80063cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063d0:	3a30      	subs	r2, #48	@ 0x30
 80063d2:	2a09      	cmp	r2, #9
 80063d4:	d903      	bls.n	80063de <_svfiprintf_r+0x1a6>
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d0c6      	beq.n	8006368 <_svfiprintf_r+0x130>
 80063da:	9105      	str	r1, [sp, #20]
 80063dc:	e7c4      	b.n	8006368 <_svfiprintf_r+0x130>
 80063de:	4604      	mov	r4, r0
 80063e0:	2301      	movs	r3, #1
 80063e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80063e6:	e7f0      	b.n	80063ca <_svfiprintf_r+0x192>
 80063e8:	ab03      	add	r3, sp, #12
 80063ea:	9300      	str	r3, [sp, #0]
 80063ec:	462a      	mov	r2, r5
 80063ee:	4638      	mov	r0, r7
 80063f0:	4b0e      	ldr	r3, [pc, #56]	@ (800642c <_svfiprintf_r+0x1f4>)
 80063f2:	a904      	add	r1, sp, #16
 80063f4:	f3af 8000 	nop.w
 80063f8:	1c42      	adds	r2, r0, #1
 80063fa:	4606      	mov	r6, r0
 80063fc:	d1d6      	bne.n	80063ac <_svfiprintf_r+0x174>
 80063fe:	89ab      	ldrh	r3, [r5, #12]
 8006400:	065b      	lsls	r3, r3, #25
 8006402:	f53f af2d 	bmi.w	8006260 <_svfiprintf_r+0x28>
 8006406:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006408:	e72c      	b.n	8006264 <_svfiprintf_r+0x2c>
 800640a:	ab03      	add	r3, sp, #12
 800640c:	9300      	str	r3, [sp, #0]
 800640e:	462a      	mov	r2, r5
 8006410:	4638      	mov	r0, r7
 8006412:	4b06      	ldr	r3, [pc, #24]	@ (800642c <_svfiprintf_r+0x1f4>)
 8006414:	a904      	add	r1, sp, #16
 8006416:	f000 f87d 	bl	8006514 <_printf_i>
 800641a:	e7ed      	b.n	80063f8 <_svfiprintf_r+0x1c0>
 800641c:	080072f7 	.word	0x080072f7
 8006420:	080072fd 	.word	0x080072fd
 8006424:	08007301 	.word	0x08007301
 8006428:	00000000 	.word	0x00000000
 800642c:	08006181 	.word	0x08006181

08006430 <_printf_common>:
 8006430:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006434:	4616      	mov	r6, r2
 8006436:	4698      	mov	r8, r3
 8006438:	688a      	ldr	r2, [r1, #8]
 800643a:	690b      	ldr	r3, [r1, #16]
 800643c:	4607      	mov	r7, r0
 800643e:	4293      	cmp	r3, r2
 8006440:	bfb8      	it	lt
 8006442:	4613      	movlt	r3, r2
 8006444:	6033      	str	r3, [r6, #0]
 8006446:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800644a:	460c      	mov	r4, r1
 800644c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006450:	b10a      	cbz	r2, 8006456 <_printf_common+0x26>
 8006452:	3301      	adds	r3, #1
 8006454:	6033      	str	r3, [r6, #0]
 8006456:	6823      	ldr	r3, [r4, #0]
 8006458:	0699      	lsls	r1, r3, #26
 800645a:	bf42      	ittt	mi
 800645c:	6833      	ldrmi	r3, [r6, #0]
 800645e:	3302      	addmi	r3, #2
 8006460:	6033      	strmi	r3, [r6, #0]
 8006462:	6825      	ldr	r5, [r4, #0]
 8006464:	f015 0506 	ands.w	r5, r5, #6
 8006468:	d106      	bne.n	8006478 <_printf_common+0x48>
 800646a:	f104 0a19 	add.w	sl, r4, #25
 800646e:	68e3      	ldr	r3, [r4, #12]
 8006470:	6832      	ldr	r2, [r6, #0]
 8006472:	1a9b      	subs	r3, r3, r2
 8006474:	42ab      	cmp	r3, r5
 8006476:	dc2b      	bgt.n	80064d0 <_printf_common+0xa0>
 8006478:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800647c:	6822      	ldr	r2, [r4, #0]
 800647e:	3b00      	subs	r3, #0
 8006480:	bf18      	it	ne
 8006482:	2301      	movne	r3, #1
 8006484:	0692      	lsls	r2, r2, #26
 8006486:	d430      	bmi.n	80064ea <_printf_common+0xba>
 8006488:	4641      	mov	r1, r8
 800648a:	4638      	mov	r0, r7
 800648c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006490:	47c8      	blx	r9
 8006492:	3001      	adds	r0, #1
 8006494:	d023      	beq.n	80064de <_printf_common+0xae>
 8006496:	6823      	ldr	r3, [r4, #0]
 8006498:	6922      	ldr	r2, [r4, #16]
 800649a:	f003 0306 	and.w	r3, r3, #6
 800649e:	2b04      	cmp	r3, #4
 80064a0:	bf14      	ite	ne
 80064a2:	2500      	movne	r5, #0
 80064a4:	6833      	ldreq	r3, [r6, #0]
 80064a6:	f04f 0600 	mov.w	r6, #0
 80064aa:	bf08      	it	eq
 80064ac:	68e5      	ldreq	r5, [r4, #12]
 80064ae:	f104 041a 	add.w	r4, r4, #26
 80064b2:	bf08      	it	eq
 80064b4:	1aed      	subeq	r5, r5, r3
 80064b6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80064ba:	bf08      	it	eq
 80064bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064c0:	4293      	cmp	r3, r2
 80064c2:	bfc4      	itt	gt
 80064c4:	1a9b      	subgt	r3, r3, r2
 80064c6:	18ed      	addgt	r5, r5, r3
 80064c8:	42b5      	cmp	r5, r6
 80064ca:	d11a      	bne.n	8006502 <_printf_common+0xd2>
 80064cc:	2000      	movs	r0, #0
 80064ce:	e008      	b.n	80064e2 <_printf_common+0xb2>
 80064d0:	2301      	movs	r3, #1
 80064d2:	4652      	mov	r2, sl
 80064d4:	4641      	mov	r1, r8
 80064d6:	4638      	mov	r0, r7
 80064d8:	47c8      	blx	r9
 80064da:	3001      	adds	r0, #1
 80064dc:	d103      	bne.n	80064e6 <_printf_common+0xb6>
 80064de:	f04f 30ff 	mov.w	r0, #4294967295
 80064e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064e6:	3501      	adds	r5, #1
 80064e8:	e7c1      	b.n	800646e <_printf_common+0x3e>
 80064ea:	2030      	movs	r0, #48	@ 0x30
 80064ec:	18e1      	adds	r1, r4, r3
 80064ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80064f2:	1c5a      	adds	r2, r3, #1
 80064f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80064f8:	4422      	add	r2, r4
 80064fa:	3302      	adds	r3, #2
 80064fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006500:	e7c2      	b.n	8006488 <_printf_common+0x58>
 8006502:	2301      	movs	r3, #1
 8006504:	4622      	mov	r2, r4
 8006506:	4641      	mov	r1, r8
 8006508:	4638      	mov	r0, r7
 800650a:	47c8      	blx	r9
 800650c:	3001      	adds	r0, #1
 800650e:	d0e6      	beq.n	80064de <_printf_common+0xae>
 8006510:	3601      	adds	r6, #1
 8006512:	e7d9      	b.n	80064c8 <_printf_common+0x98>

08006514 <_printf_i>:
 8006514:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006518:	7e0f      	ldrb	r7, [r1, #24]
 800651a:	4691      	mov	r9, r2
 800651c:	2f78      	cmp	r7, #120	@ 0x78
 800651e:	4680      	mov	r8, r0
 8006520:	460c      	mov	r4, r1
 8006522:	469a      	mov	sl, r3
 8006524:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006526:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800652a:	d807      	bhi.n	800653c <_printf_i+0x28>
 800652c:	2f62      	cmp	r7, #98	@ 0x62
 800652e:	d80a      	bhi.n	8006546 <_printf_i+0x32>
 8006530:	2f00      	cmp	r7, #0
 8006532:	f000 80d1 	beq.w	80066d8 <_printf_i+0x1c4>
 8006536:	2f58      	cmp	r7, #88	@ 0x58
 8006538:	f000 80b8 	beq.w	80066ac <_printf_i+0x198>
 800653c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006540:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006544:	e03a      	b.n	80065bc <_printf_i+0xa8>
 8006546:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800654a:	2b15      	cmp	r3, #21
 800654c:	d8f6      	bhi.n	800653c <_printf_i+0x28>
 800654e:	a101      	add	r1, pc, #4	@ (adr r1, 8006554 <_printf_i+0x40>)
 8006550:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006554:	080065ad 	.word	0x080065ad
 8006558:	080065c1 	.word	0x080065c1
 800655c:	0800653d 	.word	0x0800653d
 8006560:	0800653d 	.word	0x0800653d
 8006564:	0800653d 	.word	0x0800653d
 8006568:	0800653d 	.word	0x0800653d
 800656c:	080065c1 	.word	0x080065c1
 8006570:	0800653d 	.word	0x0800653d
 8006574:	0800653d 	.word	0x0800653d
 8006578:	0800653d 	.word	0x0800653d
 800657c:	0800653d 	.word	0x0800653d
 8006580:	080066bf 	.word	0x080066bf
 8006584:	080065eb 	.word	0x080065eb
 8006588:	08006679 	.word	0x08006679
 800658c:	0800653d 	.word	0x0800653d
 8006590:	0800653d 	.word	0x0800653d
 8006594:	080066e1 	.word	0x080066e1
 8006598:	0800653d 	.word	0x0800653d
 800659c:	080065eb 	.word	0x080065eb
 80065a0:	0800653d 	.word	0x0800653d
 80065a4:	0800653d 	.word	0x0800653d
 80065a8:	08006681 	.word	0x08006681
 80065ac:	6833      	ldr	r3, [r6, #0]
 80065ae:	1d1a      	adds	r2, r3, #4
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	6032      	str	r2, [r6, #0]
 80065b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80065bc:	2301      	movs	r3, #1
 80065be:	e09c      	b.n	80066fa <_printf_i+0x1e6>
 80065c0:	6833      	ldr	r3, [r6, #0]
 80065c2:	6820      	ldr	r0, [r4, #0]
 80065c4:	1d19      	adds	r1, r3, #4
 80065c6:	6031      	str	r1, [r6, #0]
 80065c8:	0606      	lsls	r6, r0, #24
 80065ca:	d501      	bpl.n	80065d0 <_printf_i+0xbc>
 80065cc:	681d      	ldr	r5, [r3, #0]
 80065ce:	e003      	b.n	80065d8 <_printf_i+0xc4>
 80065d0:	0645      	lsls	r5, r0, #25
 80065d2:	d5fb      	bpl.n	80065cc <_printf_i+0xb8>
 80065d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80065d8:	2d00      	cmp	r5, #0
 80065da:	da03      	bge.n	80065e4 <_printf_i+0xd0>
 80065dc:	232d      	movs	r3, #45	@ 0x2d
 80065de:	426d      	negs	r5, r5
 80065e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065e4:	230a      	movs	r3, #10
 80065e6:	4858      	ldr	r0, [pc, #352]	@ (8006748 <_printf_i+0x234>)
 80065e8:	e011      	b.n	800660e <_printf_i+0xfa>
 80065ea:	6821      	ldr	r1, [r4, #0]
 80065ec:	6833      	ldr	r3, [r6, #0]
 80065ee:	0608      	lsls	r0, r1, #24
 80065f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80065f4:	d402      	bmi.n	80065fc <_printf_i+0xe8>
 80065f6:	0649      	lsls	r1, r1, #25
 80065f8:	bf48      	it	mi
 80065fa:	b2ad      	uxthmi	r5, r5
 80065fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80065fe:	6033      	str	r3, [r6, #0]
 8006600:	bf14      	ite	ne
 8006602:	230a      	movne	r3, #10
 8006604:	2308      	moveq	r3, #8
 8006606:	4850      	ldr	r0, [pc, #320]	@ (8006748 <_printf_i+0x234>)
 8006608:	2100      	movs	r1, #0
 800660a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800660e:	6866      	ldr	r6, [r4, #4]
 8006610:	2e00      	cmp	r6, #0
 8006612:	60a6      	str	r6, [r4, #8]
 8006614:	db05      	blt.n	8006622 <_printf_i+0x10e>
 8006616:	6821      	ldr	r1, [r4, #0]
 8006618:	432e      	orrs	r6, r5
 800661a:	f021 0104 	bic.w	r1, r1, #4
 800661e:	6021      	str	r1, [r4, #0]
 8006620:	d04b      	beq.n	80066ba <_printf_i+0x1a6>
 8006622:	4616      	mov	r6, r2
 8006624:	fbb5 f1f3 	udiv	r1, r5, r3
 8006628:	fb03 5711 	mls	r7, r3, r1, r5
 800662c:	5dc7      	ldrb	r7, [r0, r7]
 800662e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006632:	462f      	mov	r7, r5
 8006634:	42bb      	cmp	r3, r7
 8006636:	460d      	mov	r5, r1
 8006638:	d9f4      	bls.n	8006624 <_printf_i+0x110>
 800663a:	2b08      	cmp	r3, #8
 800663c:	d10b      	bne.n	8006656 <_printf_i+0x142>
 800663e:	6823      	ldr	r3, [r4, #0]
 8006640:	07df      	lsls	r7, r3, #31
 8006642:	d508      	bpl.n	8006656 <_printf_i+0x142>
 8006644:	6923      	ldr	r3, [r4, #16]
 8006646:	6861      	ldr	r1, [r4, #4]
 8006648:	4299      	cmp	r1, r3
 800664a:	bfde      	ittt	le
 800664c:	2330      	movle	r3, #48	@ 0x30
 800664e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006652:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006656:	1b92      	subs	r2, r2, r6
 8006658:	6122      	str	r2, [r4, #16]
 800665a:	464b      	mov	r3, r9
 800665c:	4621      	mov	r1, r4
 800665e:	4640      	mov	r0, r8
 8006660:	f8cd a000 	str.w	sl, [sp]
 8006664:	aa03      	add	r2, sp, #12
 8006666:	f7ff fee3 	bl	8006430 <_printf_common>
 800666a:	3001      	adds	r0, #1
 800666c:	d14a      	bne.n	8006704 <_printf_i+0x1f0>
 800666e:	f04f 30ff 	mov.w	r0, #4294967295
 8006672:	b004      	add	sp, #16
 8006674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006678:	6823      	ldr	r3, [r4, #0]
 800667a:	f043 0320 	orr.w	r3, r3, #32
 800667e:	6023      	str	r3, [r4, #0]
 8006680:	2778      	movs	r7, #120	@ 0x78
 8006682:	4832      	ldr	r0, [pc, #200]	@ (800674c <_printf_i+0x238>)
 8006684:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006688:	6823      	ldr	r3, [r4, #0]
 800668a:	6831      	ldr	r1, [r6, #0]
 800668c:	061f      	lsls	r7, r3, #24
 800668e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006692:	d402      	bmi.n	800669a <_printf_i+0x186>
 8006694:	065f      	lsls	r7, r3, #25
 8006696:	bf48      	it	mi
 8006698:	b2ad      	uxthmi	r5, r5
 800669a:	6031      	str	r1, [r6, #0]
 800669c:	07d9      	lsls	r1, r3, #31
 800669e:	bf44      	itt	mi
 80066a0:	f043 0320 	orrmi.w	r3, r3, #32
 80066a4:	6023      	strmi	r3, [r4, #0]
 80066a6:	b11d      	cbz	r5, 80066b0 <_printf_i+0x19c>
 80066a8:	2310      	movs	r3, #16
 80066aa:	e7ad      	b.n	8006608 <_printf_i+0xf4>
 80066ac:	4826      	ldr	r0, [pc, #152]	@ (8006748 <_printf_i+0x234>)
 80066ae:	e7e9      	b.n	8006684 <_printf_i+0x170>
 80066b0:	6823      	ldr	r3, [r4, #0]
 80066b2:	f023 0320 	bic.w	r3, r3, #32
 80066b6:	6023      	str	r3, [r4, #0]
 80066b8:	e7f6      	b.n	80066a8 <_printf_i+0x194>
 80066ba:	4616      	mov	r6, r2
 80066bc:	e7bd      	b.n	800663a <_printf_i+0x126>
 80066be:	6833      	ldr	r3, [r6, #0]
 80066c0:	6825      	ldr	r5, [r4, #0]
 80066c2:	1d18      	adds	r0, r3, #4
 80066c4:	6961      	ldr	r1, [r4, #20]
 80066c6:	6030      	str	r0, [r6, #0]
 80066c8:	062e      	lsls	r6, r5, #24
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	d501      	bpl.n	80066d2 <_printf_i+0x1be>
 80066ce:	6019      	str	r1, [r3, #0]
 80066d0:	e002      	b.n	80066d8 <_printf_i+0x1c4>
 80066d2:	0668      	lsls	r0, r5, #25
 80066d4:	d5fb      	bpl.n	80066ce <_printf_i+0x1ba>
 80066d6:	8019      	strh	r1, [r3, #0]
 80066d8:	2300      	movs	r3, #0
 80066da:	4616      	mov	r6, r2
 80066dc:	6123      	str	r3, [r4, #16]
 80066de:	e7bc      	b.n	800665a <_printf_i+0x146>
 80066e0:	6833      	ldr	r3, [r6, #0]
 80066e2:	2100      	movs	r1, #0
 80066e4:	1d1a      	adds	r2, r3, #4
 80066e6:	6032      	str	r2, [r6, #0]
 80066e8:	681e      	ldr	r6, [r3, #0]
 80066ea:	6862      	ldr	r2, [r4, #4]
 80066ec:	4630      	mov	r0, r6
 80066ee:	f000 f859 	bl	80067a4 <memchr>
 80066f2:	b108      	cbz	r0, 80066f8 <_printf_i+0x1e4>
 80066f4:	1b80      	subs	r0, r0, r6
 80066f6:	6060      	str	r0, [r4, #4]
 80066f8:	6863      	ldr	r3, [r4, #4]
 80066fa:	6123      	str	r3, [r4, #16]
 80066fc:	2300      	movs	r3, #0
 80066fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006702:	e7aa      	b.n	800665a <_printf_i+0x146>
 8006704:	4632      	mov	r2, r6
 8006706:	4649      	mov	r1, r9
 8006708:	4640      	mov	r0, r8
 800670a:	6923      	ldr	r3, [r4, #16]
 800670c:	47d0      	blx	sl
 800670e:	3001      	adds	r0, #1
 8006710:	d0ad      	beq.n	800666e <_printf_i+0x15a>
 8006712:	6823      	ldr	r3, [r4, #0]
 8006714:	079b      	lsls	r3, r3, #30
 8006716:	d413      	bmi.n	8006740 <_printf_i+0x22c>
 8006718:	68e0      	ldr	r0, [r4, #12]
 800671a:	9b03      	ldr	r3, [sp, #12]
 800671c:	4298      	cmp	r0, r3
 800671e:	bfb8      	it	lt
 8006720:	4618      	movlt	r0, r3
 8006722:	e7a6      	b.n	8006672 <_printf_i+0x15e>
 8006724:	2301      	movs	r3, #1
 8006726:	4632      	mov	r2, r6
 8006728:	4649      	mov	r1, r9
 800672a:	4640      	mov	r0, r8
 800672c:	47d0      	blx	sl
 800672e:	3001      	adds	r0, #1
 8006730:	d09d      	beq.n	800666e <_printf_i+0x15a>
 8006732:	3501      	adds	r5, #1
 8006734:	68e3      	ldr	r3, [r4, #12]
 8006736:	9903      	ldr	r1, [sp, #12]
 8006738:	1a5b      	subs	r3, r3, r1
 800673a:	42ab      	cmp	r3, r5
 800673c:	dcf2      	bgt.n	8006724 <_printf_i+0x210>
 800673e:	e7eb      	b.n	8006718 <_printf_i+0x204>
 8006740:	2500      	movs	r5, #0
 8006742:	f104 0619 	add.w	r6, r4, #25
 8006746:	e7f5      	b.n	8006734 <_printf_i+0x220>
 8006748:	08007308 	.word	0x08007308
 800674c:	08007319 	.word	0x08007319

08006750 <memmove>:
 8006750:	4288      	cmp	r0, r1
 8006752:	b510      	push	{r4, lr}
 8006754:	eb01 0402 	add.w	r4, r1, r2
 8006758:	d902      	bls.n	8006760 <memmove+0x10>
 800675a:	4284      	cmp	r4, r0
 800675c:	4623      	mov	r3, r4
 800675e:	d807      	bhi.n	8006770 <memmove+0x20>
 8006760:	1e43      	subs	r3, r0, #1
 8006762:	42a1      	cmp	r1, r4
 8006764:	d008      	beq.n	8006778 <memmove+0x28>
 8006766:	f811 2b01 	ldrb.w	r2, [r1], #1
 800676a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800676e:	e7f8      	b.n	8006762 <memmove+0x12>
 8006770:	4601      	mov	r1, r0
 8006772:	4402      	add	r2, r0
 8006774:	428a      	cmp	r2, r1
 8006776:	d100      	bne.n	800677a <memmove+0x2a>
 8006778:	bd10      	pop	{r4, pc}
 800677a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800677e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006782:	e7f7      	b.n	8006774 <memmove+0x24>

08006784 <_sbrk_r>:
 8006784:	b538      	push	{r3, r4, r5, lr}
 8006786:	2300      	movs	r3, #0
 8006788:	4d05      	ldr	r5, [pc, #20]	@ (80067a0 <_sbrk_r+0x1c>)
 800678a:	4604      	mov	r4, r0
 800678c:	4608      	mov	r0, r1
 800678e:	602b      	str	r3, [r5, #0]
 8006790:	f7fb fa04 	bl	8001b9c <_sbrk>
 8006794:	1c43      	adds	r3, r0, #1
 8006796:	d102      	bne.n	800679e <_sbrk_r+0x1a>
 8006798:	682b      	ldr	r3, [r5, #0]
 800679a:	b103      	cbz	r3, 800679e <_sbrk_r+0x1a>
 800679c:	6023      	str	r3, [r4, #0]
 800679e:	bd38      	pop	{r3, r4, r5, pc}
 80067a0:	200008a8 	.word	0x200008a8

080067a4 <memchr>:
 80067a4:	4603      	mov	r3, r0
 80067a6:	b510      	push	{r4, lr}
 80067a8:	b2c9      	uxtb	r1, r1
 80067aa:	4402      	add	r2, r0
 80067ac:	4293      	cmp	r3, r2
 80067ae:	4618      	mov	r0, r3
 80067b0:	d101      	bne.n	80067b6 <memchr+0x12>
 80067b2:	2000      	movs	r0, #0
 80067b4:	e003      	b.n	80067be <memchr+0x1a>
 80067b6:	7804      	ldrb	r4, [r0, #0]
 80067b8:	3301      	adds	r3, #1
 80067ba:	428c      	cmp	r4, r1
 80067bc:	d1f6      	bne.n	80067ac <memchr+0x8>
 80067be:	bd10      	pop	{r4, pc}

080067c0 <_realloc_r>:
 80067c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067c4:	4607      	mov	r7, r0
 80067c6:	4614      	mov	r4, r2
 80067c8:	460d      	mov	r5, r1
 80067ca:	b921      	cbnz	r1, 80067d6 <_realloc_r+0x16>
 80067cc:	4611      	mov	r1, r2
 80067ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067d2:	f7ff bc49 	b.w	8006068 <_malloc_r>
 80067d6:	b92a      	cbnz	r2, 80067e4 <_realloc_r+0x24>
 80067d8:	f7ff fbdc 	bl	8005f94 <_free_r>
 80067dc:	4625      	mov	r5, r4
 80067de:	4628      	mov	r0, r5
 80067e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067e4:	f000 f81a 	bl	800681c <_malloc_usable_size_r>
 80067e8:	4284      	cmp	r4, r0
 80067ea:	4606      	mov	r6, r0
 80067ec:	d802      	bhi.n	80067f4 <_realloc_r+0x34>
 80067ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80067f2:	d8f4      	bhi.n	80067de <_realloc_r+0x1e>
 80067f4:	4621      	mov	r1, r4
 80067f6:	4638      	mov	r0, r7
 80067f8:	f7ff fc36 	bl	8006068 <_malloc_r>
 80067fc:	4680      	mov	r8, r0
 80067fe:	b908      	cbnz	r0, 8006804 <_realloc_r+0x44>
 8006800:	4645      	mov	r5, r8
 8006802:	e7ec      	b.n	80067de <_realloc_r+0x1e>
 8006804:	42b4      	cmp	r4, r6
 8006806:	4622      	mov	r2, r4
 8006808:	4629      	mov	r1, r5
 800680a:	bf28      	it	cs
 800680c:	4632      	movcs	r2, r6
 800680e:	f7ff fbb3 	bl	8005f78 <memcpy>
 8006812:	4629      	mov	r1, r5
 8006814:	4638      	mov	r0, r7
 8006816:	f7ff fbbd 	bl	8005f94 <_free_r>
 800681a:	e7f1      	b.n	8006800 <_realloc_r+0x40>

0800681c <_malloc_usable_size_r>:
 800681c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006820:	1f18      	subs	r0, r3, #4
 8006822:	2b00      	cmp	r3, #0
 8006824:	bfbc      	itt	lt
 8006826:	580b      	ldrlt	r3, [r1, r0]
 8006828:	18c0      	addlt	r0, r0, r3
 800682a:	4770      	bx	lr

0800682c <_init>:
 800682c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800682e:	bf00      	nop
 8006830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006832:	bc08      	pop	{r3}
 8006834:	469e      	mov	lr, r3
 8006836:	4770      	bx	lr

08006838 <_fini>:
 8006838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800683a:	bf00      	nop
 800683c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800683e:	bc08      	pop	{r3}
 8006840:	469e      	mov	lr, r3
 8006842:	4770      	bx	lr
