# system info softcore_top_tb on 2020.05.25.07:06:54
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1590404800
#
#
# Files generated for softcore_top_tb on 2020.05.25.07:06:54
files:
filepath,kind,attributes,module,is_top
softcore_top/testbench/softcore_top_tb/simulation/softcore_top_tb.v,VERILOG,,softcore_top_tb,true
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top.v,VERILOG,,softcore_top,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_jtag_uart_0.v,VERILOG,,softcore_top_jtag_uart_0,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0.v,VERILOG,,softcore_top_nios2_gen2_0,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_onchip_memory2_0.hex,HEX,,softcore_top_onchip_memory2_0,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_onchip_memory2_0.v,VERILOG,,softcore_top_onchip_memory2_0,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_pio_0.v,VERILOG,,softcore_top_pio_0,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/tboxd0.v,VERILOG,,tboxtop,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/tboxd1.v,VERILOG,,tboxtop,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/tboxd2.v,VERILOG,,tboxtop,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/tboxd3.v,VERILOG,,tboxtop,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/tboxd4.v,VERILOG,,tboxtop,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/tboxe0.v,VERILOG,,tboxtop,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/tboxe1.v,VERILOG,,tboxtop,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/tboxe2.v,VERILOG,,tboxtop,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/tboxe3.v,VERILOG,,tboxtop,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/tboxe4.v,VERILOG,,tboxtop,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/tboxtop.v,VERILOG,,tboxtop,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_timer_0.v,VERILOG,,softcore_top_timer_0,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_customins_master_translator.v,VERILOG,,altera_customins_master_translator,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv,SYSTEM_VERILOG,,softcore_top_nios2_gen2_0_custom_instruction_master_multi_xconnect,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_customins_slave_translator.sv,SYSTEM_VERILOG,,altera_customins_slave_translator,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_mm_interconnect_0.v,VERILOG,,softcore_top_mm_interconnect_0,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_irq_mapper.sv,SYSTEM_VERILOG,,softcore_top_irq_mapper,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu.sdc,SDC,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu.v,VERILOG,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_nios2_gen2_0_cpu_test_bench.v,VERILOG,,softcore_top_nios2_gen2_0_cpu,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_router,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_router_001,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_router_002,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_router_006,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_cmd_demux,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_cmd_demux_001,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_cmd_mux,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_cmd_mux,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_mm_interconnect_0_cmd_mux_004.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_cmd_mux_004,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_cmd_mux_004,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_rsp_demux,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_mm_interconnect_0_rsp_demux_004.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_rsp_demux_004,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_rsp_mux,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_rsp_mux,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_rsp_mux_001,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_rsp_mux_001,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,softcore_top_mm_interconnect_0_avalon_st_adapter,false
softcore_top/testbench/softcore_top_tb/simulation/submodules/softcore_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,softcore_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
softcore_top_tb.softcore_top_inst,softcore_top
softcore_top_tb.softcore_top_inst.jtag_uart_0,softcore_top_jtag_uart_0
softcore_top_tb.softcore_top_inst.nios2_gen2_0,softcore_top_nios2_gen2_0
softcore_top_tb.softcore_top_inst.nios2_gen2_0.cpu,softcore_top_nios2_gen2_0_cpu
softcore_top_tb.softcore_top_inst.onchip_memory2_0,softcore_top_onchip_memory2_0
softcore_top_tb.softcore_top_inst.pio_0,softcore_top_pio_0
softcore_top_tb.softcore_top_inst.tboxtop_0,tboxtop
softcore_top_tb.softcore_top_inst.timer_0,softcore_top_timer_0
softcore_top_tb.softcore_top_inst.nios2_gen2_0_custom_instruction_master_translator,altera_customins_master_translator
softcore_top_tb.softcore_top_inst.nios2_gen2_0_custom_instruction_master_multi_xconnect,softcore_top_nios2_gen2_0_custom_instruction_master_multi_xconnect
softcore_top_tb.softcore_top_inst.nios2_gen2_0_custom_instruction_master_multi_slave_translator0,altera_customins_slave_translator
softcore_top_tb.softcore_top_inst.mm_interconnect_0,softcore_top_mm_interconnect_0
softcore_top_tb.softcore_top_inst.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
softcore_top_tb.softcore_top_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
softcore_top_tb.softcore_top_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
softcore_top_tb.softcore_top_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
softcore_top_tb.softcore_top_inst.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
softcore_top_tb.softcore_top_inst.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
softcore_top_tb.softcore_top_inst.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
softcore_top_tb.softcore_top_inst.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
softcore_top_tb.softcore_top_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
softcore_top_tb.softcore_top_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
softcore_top_tb.softcore_top_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
softcore_top_tb.softcore_top_inst.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
softcore_top_tb.softcore_top_inst.mm_interconnect_0.timer_0_s1_agent,altera_merlin_slave_agent
softcore_top_tb.softcore_top_inst.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
softcore_top_tb.softcore_top_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
softcore_top_tb.softcore_top_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
softcore_top_tb.softcore_top_inst.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
softcore_top_tb.softcore_top_inst.mm_interconnect_0.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
softcore_top_tb.softcore_top_inst.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
softcore_top_tb.softcore_top_inst.mm_interconnect_0.router,softcore_top_mm_interconnect_0_router
softcore_top_tb.softcore_top_inst.mm_interconnect_0.router_001,softcore_top_mm_interconnect_0_router_001
softcore_top_tb.softcore_top_inst.mm_interconnect_0.router_002,softcore_top_mm_interconnect_0_router_002
softcore_top_tb.softcore_top_inst.mm_interconnect_0.router_003,softcore_top_mm_interconnect_0_router_002
softcore_top_tb.softcore_top_inst.mm_interconnect_0.router_004,softcore_top_mm_interconnect_0_router_002
softcore_top_tb.softcore_top_inst.mm_interconnect_0.router_005,softcore_top_mm_interconnect_0_router_002
softcore_top_tb.softcore_top_inst.mm_interconnect_0.router_006,softcore_top_mm_interconnect_0_router_006
softcore_top_tb.softcore_top_inst.mm_interconnect_0.cmd_demux,softcore_top_mm_interconnect_0_cmd_demux
softcore_top_tb.softcore_top_inst.mm_interconnect_0.cmd_demux_001,softcore_top_mm_interconnect_0_cmd_demux_001
softcore_top_tb.softcore_top_inst.mm_interconnect_0.cmd_mux,softcore_top_mm_interconnect_0_cmd_mux
softcore_top_tb.softcore_top_inst.mm_interconnect_0.cmd_mux_001,softcore_top_mm_interconnect_0_cmd_mux
softcore_top_tb.softcore_top_inst.mm_interconnect_0.cmd_mux_002,softcore_top_mm_interconnect_0_cmd_mux
softcore_top_tb.softcore_top_inst.mm_interconnect_0.cmd_mux_003,softcore_top_mm_interconnect_0_cmd_mux
softcore_top_tb.softcore_top_inst.mm_interconnect_0.cmd_mux_004,softcore_top_mm_interconnect_0_cmd_mux_004
softcore_top_tb.softcore_top_inst.mm_interconnect_0.rsp_demux,softcore_top_mm_interconnect_0_rsp_demux
softcore_top_tb.softcore_top_inst.mm_interconnect_0.rsp_demux_001,softcore_top_mm_interconnect_0_rsp_demux
softcore_top_tb.softcore_top_inst.mm_interconnect_0.rsp_demux_002,softcore_top_mm_interconnect_0_rsp_demux
softcore_top_tb.softcore_top_inst.mm_interconnect_0.rsp_demux_003,softcore_top_mm_interconnect_0_rsp_demux
softcore_top_tb.softcore_top_inst.mm_interconnect_0.rsp_demux_004,softcore_top_mm_interconnect_0_rsp_demux_004
softcore_top_tb.softcore_top_inst.mm_interconnect_0.rsp_mux,softcore_top_mm_interconnect_0_rsp_mux
softcore_top_tb.softcore_top_inst.mm_interconnect_0.rsp_mux_001,softcore_top_mm_interconnect_0_rsp_mux_001
softcore_top_tb.softcore_top_inst.mm_interconnect_0.avalon_st_adapter,softcore_top_mm_interconnect_0_avalon_st_adapter
softcore_top_tb.softcore_top_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,softcore_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
softcore_top_tb.softcore_top_inst.mm_interconnect_0.avalon_st_adapter_001,softcore_top_mm_interconnect_0_avalon_st_adapter
softcore_top_tb.softcore_top_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,softcore_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
softcore_top_tb.softcore_top_inst.mm_interconnect_0.avalon_st_adapter_002,softcore_top_mm_interconnect_0_avalon_st_adapter
softcore_top_tb.softcore_top_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,softcore_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
softcore_top_tb.softcore_top_inst.mm_interconnect_0.avalon_st_adapter_003,softcore_top_mm_interconnect_0_avalon_st_adapter
softcore_top_tb.softcore_top_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,softcore_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
softcore_top_tb.softcore_top_inst.mm_interconnect_0.avalon_st_adapter_004,softcore_top_mm_interconnect_0_avalon_st_adapter
softcore_top_tb.softcore_top_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,softcore_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
softcore_top_tb.softcore_top_inst.irq_mapper,softcore_top_irq_mapper
softcore_top_tb.softcore_top_inst.rst_controller,altera_reset_controller
softcore_top_tb.softcore_top_inst_clk_bfm,altera_avalon_clock_source
softcore_top_tb.softcore_top_inst_reset_bfm,altera_avalon_reset_source
