# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../TP5/registres.1.vhd" \
"../../../../../TP5/test_registres.0.vhd" \

# Do not sort compile order
nosort
