Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov 13 22:49:05 2024
| Host         : DESKTOP-Q2S85GV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.688        0.000                      0                   20        0.229        0.000                      0                   20        3.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.688        0.000                      0                   20        0.229        0.000                      0                   20        3.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_position_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/output_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.518ns (49.355%)  route 0.532ns (50.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 13.411 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.823     5.897    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDPE                                         r  uut/FSM_onehot_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDPE (Prop_fdpe_C_Q)         0.518     6.415 r  uut/FSM_onehot_position_reg[0]/Q
                         net (fo=5, routed)           0.532     6.946    uut/FSM_onehot_position_reg_n_0_[0]
    SLICE_X5Y28          FDCE                                         r  uut/output_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.646    13.411    uut/clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  uut/output_data_reg[0]/C
                         clock pessimism              0.464    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X5Y28          FDCE (Setup_fdce_C_CE)      -0.205    13.634    uut/output_data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.634    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_position_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/output_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.518ns (49.355%)  route 0.532ns (50.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 13.411 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.823     5.897    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDPE                                         r  uut/FSM_onehot_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDPE (Prop_fdpe_C_Q)         0.518     6.415 r  uut/FSM_onehot_position_reg[0]/Q
                         net (fo=5, routed)           0.532     6.946    uut/FSM_onehot_position_reg_n_0_[0]
    SLICE_X5Y28          FDCE                                         r  uut/output_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.646    13.411    uut/clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  uut/output_data_reg[1]/C
                         clock pessimism              0.464    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X5Y28          FDCE (Setup_fdce_C_CE)      -0.205    13.634    uut/output_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.634    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_position_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/output_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.518ns (49.355%)  route 0.532ns (50.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 13.411 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.823     5.897    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDPE                                         r  uut/FSM_onehot_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDPE (Prop_fdpe_C_Q)         0.518     6.415 r  uut/FSM_onehot_position_reg[0]/Q
                         net (fo=5, routed)           0.532     6.946    uut/FSM_onehot_position_reg_n_0_[0]
    SLICE_X5Y28          FDCE                                         r  uut/output_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.646    13.411    uut/clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  uut/output_data_reg[2]/C
                         clock pessimism              0.464    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X5Y28          FDCE (Setup_fdce_C_CE)      -0.205    13.634    uut/output_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.634    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_position_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/output_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.518ns (49.355%)  route 0.532ns (50.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 13.411 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.823     5.897    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDPE                                         r  uut/FSM_onehot_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDPE (Prop_fdpe_C_Q)         0.518     6.415 r  uut/FSM_onehot_position_reg[0]/Q
                         net (fo=5, routed)           0.532     6.946    uut/FSM_onehot_position_reg_n_0_[0]
    SLICE_X5Y28          FDCE                                         r  uut/output_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.646    13.411    uut/clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  uut/output_data_reg[3]/C
                         clock pessimism              0.464    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X5Y28          FDCE (Setup_fdce_C_CE)      -0.205    13.634    uut/output_data_reg[3]
  -------------------------------------------------------------------
                         required time                         13.634    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_position_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/output_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.515%)  route 0.528ns (50.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns = ( 13.412 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.823     5.897    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.518     6.415 r  uut/FSM_onehot_position_reg[1]/Q
                         net (fo=5, routed)           0.528     6.943    uut/FSM_onehot_position_reg_n_0_[1]
    SLICE_X4Y29          FDCE                                         r  uut/output_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.647    13.412    uut/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  uut/output_data_reg[4]/C
                         clock pessimism              0.463    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X4Y29          FDCE (Setup_fdce_C_CE)      -0.169    13.670    uut/output_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.670    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_position_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/output_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.515%)  route 0.528ns (50.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns = ( 13.412 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.823     5.897    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.518     6.415 r  uut/FSM_onehot_position_reg[1]/Q
                         net (fo=5, routed)           0.528     6.943    uut/FSM_onehot_position_reg_n_0_[1]
    SLICE_X4Y29          FDCE                                         r  uut/output_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.647    13.412    uut/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  uut/output_data_reg[5]/C
                         clock pessimism              0.463    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X4Y29          FDCE (Setup_fdce_C_CE)      -0.169    13.670    uut/output_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.670    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_position_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/output_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.515%)  route 0.528ns (50.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns = ( 13.412 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.823     5.897    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.518     6.415 r  uut/FSM_onehot_position_reg[1]/Q
                         net (fo=5, routed)           0.528     6.943    uut/FSM_onehot_position_reg_n_0_[1]
    SLICE_X4Y29          FDCE                                         r  uut/output_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.647    13.412    uut/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  uut/output_data_reg[6]/C
                         clock pessimism              0.463    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X4Y29          FDCE (Setup_fdce_C_CE)      -0.169    13.670    uut/output_data_reg[6]
  -------------------------------------------------------------------
                         required time                         13.670    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_position_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/output_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.515%)  route 0.528ns (50.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns = ( 13.412 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.823     5.897    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.518     6.415 r  uut/FSM_onehot_position_reg[1]/Q
                         net (fo=5, routed)           0.528     6.943    uut/FSM_onehot_position_reg_n_0_[1]
    SLICE_X4Y29          FDCE                                         r  uut/output_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.647    13.412    uut/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  uut/output_data_reg[7]/C
                         clock pessimism              0.463    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X4Y29          FDCE (Setup_fdce_C_CE)      -0.169    13.670    uut/output_data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.670    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.766ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/FSM_onehot_position_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.518ns (44.231%)  route 0.653ns (55.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 13.411 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.823     5.897    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.518     6.415 r  uut/FSM_onehot_position_reg[2]/Q
                         net (fo=5, routed)           0.653     7.068    uut/FSM_onehot_position_reg_n_0_[2]
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.646    13.411    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[3]/C
                         clock pessimism              0.486    13.897    
                         clock uncertainty           -0.035    13.861    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)       -0.028    13.833    uut/FSM_onehot_position_reg[3]
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  6.766    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 uut/FSM_onehot_position_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/FSM_onehot_position_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.518ns (49.355%)  route 0.532ns (50.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 13.411 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.823     5.897    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDPE                                         r  uut/FSM_onehot_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDPE (Prop_fdpe_C_Q)         0.518     6.415 r  uut/FSM_onehot_position_reg[0]/Q
                         net (fo=5, routed)           0.532     6.946    uut/FSM_onehot_position_reg_n_0_[0]
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.646    13.411    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[1]/C
                         clock pessimism              0.486    13.897    
                         clock uncertainty           -0.035    13.861    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)       -0.045    13.816    uut/FSM_onehot_position_reg[1]
  -------------------------------------------------------------------
                         required time                         13.816    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  6.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uut/FSM_onehot_position_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/FSM_onehot_position_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.615     1.701    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.164     1.865 r  uut/FSM_onehot_position_reg[3]/Q
                         net (fo=5, routed)           0.124     1.989    uut/FSM_onehot_position_reg_n_0_[3]
    SLICE_X4Y28          FDPE                                         r  uut/FSM_onehot_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.882     2.224    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDPE                                         r  uut/FSM_onehot_position_reg[0]/C
                         clock pessimism             -0.523     1.701    
    SLICE_X4Y28          FDPE (Hold_fdpe_C_D)         0.059     1.760    uut/FSM_onehot_position_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 uut/FSM_onehot_position_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/output_data_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.615     1.701    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.164     1.865 r  uut/FSM_onehot_position_reg[3]/Q
                         net (fo=5, routed)           0.113     1.978    uut/FSM_onehot_position_reg_n_0_[3]
    SLICE_X6Y28          FDCE                                         r  uut/output_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.882     2.224    uut/clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uut/output_data_reg[12]/C
                         clock pessimism             -0.509     1.715    
    SLICE_X6Y28          FDCE (Hold_fdce_C_CE)       -0.016     1.699    uut/output_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 uut/FSM_onehot_position_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/output_data_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.615     1.701    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.164     1.865 r  uut/FSM_onehot_position_reg[3]/Q
                         net (fo=5, routed)           0.113     1.978    uut/FSM_onehot_position_reg_n_0_[3]
    SLICE_X6Y28          FDCE                                         r  uut/output_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.882     2.224    uut/clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uut/output_data_reg[13]/C
                         clock pessimism             -0.509     1.715    
    SLICE_X6Y28          FDCE (Hold_fdce_C_CE)       -0.016     1.699    uut/output_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 uut/FSM_onehot_position_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/output_data_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.615     1.701    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.164     1.865 r  uut/FSM_onehot_position_reg[3]/Q
                         net (fo=5, routed)           0.113     1.978    uut/FSM_onehot_position_reg_n_0_[3]
    SLICE_X6Y28          FDCE                                         r  uut/output_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.882     2.224    uut/clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uut/output_data_reg[14]/C
                         clock pessimism             -0.509     1.715    
    SLICE_X6Y28          FDCE (Hold_fdce_C_CE)       -0.016     1.699    uut/output_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 uut/FSM_onehot_position_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/output_data_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.615     1.701    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.164     1.865 r  uut/FSM_onehot_position_reg[3]/Q
                         net (fo=5, routed)           0.113     1.978    uut/FSM_onehot_position_reg_n_0_[3]
    SLICE_X6Y28          FDCE                                         r  uut/output_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.882     2.224    uut/clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  uut/output_data_reg[15]/C
                         clock pessimism             -0.509     1.715    
    SLICE_X6Y28          FDCE (Hold_fdce_C_CE)       -0.016     1.699    uut/output_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 uut/FSM_onehot_position_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/FSM_onehot_position_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.793%)  route 0.179ns (52.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.615     1.701    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.164     1.865 r  uut/FSM_onehot_position_reg[1]/Q
                         net (fo=5, routed)           0.179     2.044    uut/FSM_onehot_position_reg_n_0_[1]
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.882     2.224    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[2]/C
                         clock pessimism             -0.523     1.701    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.063     1.764    uut/FSM_onehot_position_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 uut/FSM_onehot_position_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/FSM_onehot_position_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.462%)  route 0.182ns (52.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.615     1.701    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDPE                                         r  uut/FSM_onehot_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDPE (Prop_fdpe_C_Q)         0.164     1.865 r  uut/FSM_onehot_position_reg[0]/Q
                         net (fo=5, routed)           0.182     2.047    uut/FSM_onehot_position_reg_n_0_[0]
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.882     2.224    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[1]/C
                         clock pessimism             -0.523     1.701    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.052     1.753    uut/FSM_onehot_position_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 uut/FSM_onehot_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/output_data_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.615     1.701    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.164     1.865 r  uut/FSM_onehot_position_reg[2]/Q
                         net (fo=5, routed)           0.113     1.978    uut/FSM_onehot_position_reg_n_0_[2]
    SLICE_X7Y28          FDCE                                         r  uut/output_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.882     2.224    uut/clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  uut/output_data_reg[10]/C
                         clock pessimism             -0.509     1.715    
    SLICE_X7Y28          FDCE (Hold_fdce_C_CE)       -0.039     1.676    uut/output_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 uut/FSM_onehot_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/output_data_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.615     1.701    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.164     1.865 r  uut/FSM_onehot_position_reg[2]/Q
                         net (fo=5, routed)           0.113     1.978    uut/FSM_onehot_position_reg_n_0_[2]
    SLICE_X7Y28          FDCE                                         r  uut/output_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.882     2.224    uut/clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  uut/output_data_reg[11]/C
                         clock pessimism             -0.509     1.715    
    SLICE_X7Y28          FDCE (Hold_fdce_C_CE)       -0.039     1.676    uut/output_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 uut/FSM_onehot_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/output_data_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.615     1.701    uut/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  uut/FSM_onehot_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.164     1.865 r  uut/FSM_onehot_position_reg[2]/Q
                         net (fo=5, routed)           0.113     1.978    uut/FSM_onehot_position_reg_n_0_[2]
    SLICE_X7Y28          FDCE                                         r  uut/output_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.882     2.224    uut/clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  uut/output_data_reg[8]/C
                         clock pessimism             -0.509     1.715    
    SLICE_X7Y28          FDCE (Hold_fdce_C_CE)       -0.039     1.676    uut/output_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X4Y28     uut/FSM_onehot_position_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X4Y28     uut/FSM_onehot_position_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X4Y28     uut/FSM_onehot_position_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X4Y28     uut/FSM_onehot_position_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X5Y28     uut/output_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X7Y28     uut/output_data_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X7Y28     uut/output_data_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X6Y28     uut/output_data_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X6Y28     uut/output_data_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X4Y28     uut/FSM_onehot_position_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y28     uut/FSM_onehot_position_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y28     uut/FSM_onehot_position_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y28     uut/FSM_onehot_position_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X5Y28     uut/output_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y28     uut/output_data_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y28     uut/output_data_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y28     uut/output_data_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y28     uut/output_data_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y28     uut/output_data_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y29     uut/output_data_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y29     uut/output_data_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y29     uut/output_data_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y29     uut/output_data_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y29     uut/output_data_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y29     uut/output_data_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y29     uut/output_data_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y29     uut/output_data_reg[7]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X4Y28     uut/FSM_onehot_position_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y28     uut/FSM_onehot_position_reg[1]/C



