<<<<<<< Updated upstream
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441210432030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441210432030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 02 13:13:51 2015 " "Processing started: Wed Sep 02 13:13:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441210432030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1441210432030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CODECSystem -c CODECSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off CODECSystem -c CODECSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1441210432031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1441210432330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codecsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codecsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CODECSystem-CODECarch " "Found design unit 1: CODECSystem-CODECarch" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441210432783 ""} { "Info" "ISGN_ENTITY_NAME" "1 CODECSystem " "Found entity 1: CODECSystem" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441210432783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441210432783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dasystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dasystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DASystem-DAArch " "Found design unit 1: DASystem-DAArch" {  } { { "DASystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/DASystem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441210432785 ""} { "Info" "ISGN_ENTITY_NAME" "1 DASystem " "Found entity 1: DASystem" {  } { { "DASystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/DASystem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441210432785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441210432785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider32 " "Found entity 1: ClockDivider32" {  } { { "ClockDivider32.bdf" "" { Schematic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/ClockDivider32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441210432787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441210432787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider64.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider64 " "Found entity 1: ClockDivider64" {  } { { "ClockDivider64.bdf" "" { Schematic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/ClockDivider64.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441210432789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441210432789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codecconfig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codecconfig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CodecConfig-archconfig " "Found design unit 1: CodecConfig-archconfig" {  } { { "CodecConfig.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CodecConfig.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441210432793 ""} { "Info" "ISGN_ENTITY_NAME" "1 CodecConfig " "Found entity 1: CodecConfig" {  } { { "CodecConfig.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CodecConfig.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441210432793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441210432793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CodecConfig " "Elaborating entity \"CodecConfig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1441210432821 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SCLKHELP CodecConfig.vhd(9) " "VHDL Signal Declaration warning at CodecConfig.vhd(9): used implicit default value for signal \"SCLKHELP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CodecConfig.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CodecConfig.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1441210432822 "|CodecConfig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset CodecConfig.vhd(24) " "VHDL Process Statement warning at CodecConfig.vhd(24): signal \"preset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CodecConfig.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CodecConfig.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1441210432822 "|CodecConfig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset CodecConfig.vhd(28) " "VHDL Process Statement warning at CodecConfig.vhd(28): signal \"preset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CodecConfig.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CodecConfig.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1441210432822 "|CodecConfig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x CodecConfig.vhd(21) " "VHDL Process Statement warning at CodecConfig.vhd(21): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "CodecConfig.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CodecConfig.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1441210432822 "|CodecConfig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "preset CodecConfig.vhd(21) " "VHDL Process Statement warning at CodecConfig.vhd(21): inferring latch(es) for signal or variable \"preset\", which holds its previous value in one or more paths through the process" {  } { { "CodecConfig.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CodecConfig.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1441210432823 "|CodecConfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset CodecConfig.vhd(21) " "Inferred latch for \"preset\" at CodecConfig.vhd(21)" {  } { { "CodecConfig.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CodecConfig.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441210432823 "|CodecConfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x CodecConfig.vhd(28) " "Inferred latch for \"x\" at CodecConfig.vhd(28)" {  } { { "CodecConfig.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CodecConfig.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441210432823 "|CodecConfig"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SCLKHELP GND " "Pin \"SCLKHELP\" is stuck at GND" {  } { { "CodecConfig.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CodecConfig.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441210433262 "|CodecConfig|SCLKHELP"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCINHELP GND " "Pin \"SCINHELP\" is stuck at GND" {  } { { "CodecConfig.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CodecConfig.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441210433262 "|CodecConfig|SCINHELP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1441210433262 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1441210433408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441210433408 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SCLK " "No output dependent on input pin \"SCLK\"" {  } { { "CodecConfig.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CodecConfig.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441210433442 "|CodecConfig|SCLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1441210433442 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1441210433442 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1441210433442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1441210433442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441210433481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 02 13:13:53 2015 " "Processing ended: Wed Sep 02 13:13:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441210433481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441210433481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441210433481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441210433481 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441031208674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441031208674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 11:26:48 2015 " "Processing started: Mon Aug 31 11:26:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441031208674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1441031208674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CODECSystem -c CODECSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off CODECSystem -c CODECSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1441031208674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1441031208954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codecsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codecsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CODECSystem-CODECarch " "Found design unit 1: CODECSystem-CODECarch" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441031209394 ""} { "Info" "ISGN_ENTITY_NAME" "1 CODECSystem " "Found entity 1: CODECSystem" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441031209394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441031209394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dasystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dasystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DASystem-DAArch " "Found design unit 1: DASystem-DAArch" {  } { { "DASystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/DASystem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441031209394 ""} { "Info" "ISGN_ENTITY_NAME" "1 DASystem " "Found entity 1: DASystem" {  } { { "DASystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/DASystem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441031209394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441031209394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider32 " "Found entity 1: ClockDivider32" {  } { { "ClockDivider32.bdf" "" { Schematic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/ClockDivider32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441031209404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441031209404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider64.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider64 " "Found entity 1: ClockDivider64" {  } { { "ClockDivider64.bdf" "" { Schematic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/ClockDivider64.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441031209404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441031209404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CODECSystem " "Elaborating entity \"CODECSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1441031209424 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] CODECSystem.vhd(63) " "Inferred latch for \"led\[0\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] CODECSystem.vhd(63) " "Inferred latch for \"led\[1\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] CODECSystem.vhd(63) " "Inferred latch for \"led\[2\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] CODECSystem.vhd(63) " "Inferred latch for \"led\[3\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[4\] CODECSystem.vhd(63) " "Inferred latch for \"led\[4\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[5\] CODECSystem.vhd(63) " "Inferred latch for \"led\[5\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[6\] CODECSystem.vhd(63) " "Inferred latch for \"led\[6\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[7\] CODECSystem.vhd(63) " "Inferred latch for \"led\[7\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[8\] CODECSystem.vhd(63) " "Inferred latch for \"led\[8\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[9\] CODECSystem.vhd(63) " "Inferred latch for \"led\[9\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[10\] CODECSystem.vhd(63) " "Inferred latch for \"led\[10\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[11\] CODECSystem.vhd(63) " "Inferred latch for \"led\[11\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[12\] CODECSystem.vhd(63) " "Inferred latch for \"led\[12\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[13\] CODECSystem.vhd(63) " "Inferred latch for \"led\[13\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[14\] CODECSystem.vhd(63) " "Inferred latch for \"led\[14\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[15\] CODECSystem.vhd(63) " "Inferred latch for \"led\[15\]\" at CODECSystem.vhd(63)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441031209434 "|CODECSystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider32 ClockDivider32:CLKD1 " "Elaborating entity \"ClockDivider32\" for hierarchy \"ClockDivider32:CLKD1\"" {  } { { "CODECSystem.vhd" "CLKD1" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441031209444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DASystem DASystem:DA " "Elaborating entity \"DASystem\" for hierarchy \"DASystem:DA\"" {  } { { "CODECSystem.vhd" "DA" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441031209444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[0\]\$latch " "Latch led\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[1\]\$latch " "Latch led\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[2\]\$latch " "Latch led\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[3\]\$latch " "Latch led\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[4\]\$latch " "Latch led\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[5\]\$latch " "Latch led\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[6\]\$latch " "Latch led\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[7\]\$latch " "Latch led\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[8\]\$latch " "Latch led\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[9\]\$latch " "Latch led\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[10\]\$latch " "Latch led\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[11\]\$latch " "Latch led\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[12\]\$latch " "Latch led\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[13\]\$latch " "Latch led\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[14\]\$latch " "Latch led\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[15\]\$latch " "Latch led\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441031209894 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441031209894 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1441031209984 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1441031210514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441031210514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1441031210544 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1441031210544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1441031210544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1441031210544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441031210584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 11:26:50 2015 " "Processing ended: Mon Aug 31 11:26:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441031210584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441031210584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441031210584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441031210584 ""}
>>>>>>> Stashed changes
