Info: constraining clock net 'clk' to 25.00 MHz
Info: constraining clock net 'LP_CLK' to 25.00 MHz
Warning: IO 'init' is unconstrained in LPF and will be automatically placed

Info: Logic utilisation before packing:
Info:     Total LUT4s:       183/24288     0%
Info:         logic LUTs:    147/24288     0%
Info:         carry LUTs:     36/24288     0%
Info:           RAM LUTs:      0/ 3036     0%
Info:          RAMW LUTs:      0/ 6072     0%

Info:      Total DFFs:        61/24288     0%

Info: Packing IOs..
Info: pin 'rst$tr_io' constrained to Bel 'X6/Y50/PIOA'.
Info: pin 'clk$tr_io' constrained to Bel 'X0/Y47/PIOC'.
Info: pin 'ROW[4]$tr_io' constrained to Bel 'X0/Y38/PIOA'.
Info: pin 'ROW[3]$tr_io' constrained to Bel 'X0/Y41/PIOA'.
Info: pin 'ROW[2]$tr_io' constrained to Bel 'X0/Y38/PIOB'.
Info: pin 'ROW[1]$tr_io' constrained to Bel 'X0/Y35/PIOD'.
Info: pin 'ROW[0]$tr_io' constrained to Bel 'X0/Y44/PIOD'.
Info: pin 'RGB1[2]$tr_io' constrained to Bel 'X72/Y11/PIOA'.
Info: pin 'RGB1[1]$tr_io' constrained to Bel 'X72/Y17/PIOA'.
Info: pin 'RGB1[0]$tr_io' constrained to Bel 'X72/Y17/PIOB'.
Info: pin 'RGB0[2]$tr_io' constrained to Bel 'X72/Y17/PIOD'.
Info: pin 'RGB0[1]$tr_io' constrained to Bel 'X72/Y29/PIOA'.
Info: pin 'RGB0[0]$tr_io' constrained to Bel 'X72/Y17/PIOC'.
Info: pin 'NOE$tr_io' constrained to Bel 'X0/Y35/PIOC'.
Info: pin 'LP_CLK$tr_io' constrained to Bel 'X0/Y32/PIOD'.
Info: pin 'LATCH$tr_io' constrained to Bel 'X0/Y32/PIOA'.
Info: Packing constants..
Info: Packing carries...
Info: Packing LUTs...
Info: Packing LUT5-7s...
Info: Packing FFs...
Info:     22 FFs paired with LUTs.
Info: Generating derived timing constraints...
Info: Promoting globals...
Info:     promoting clock net clk1 to global network
Info:     promoting clock net clk$TRELLIS_IO_IN to global network
Info: Checksum: 0x94bdb03c

Info: Device utilisation:
Info: 	          TRELLIS_IO:    17/  197     8%
Info: 	                DCCA:     2/   56     3%
Info: 	              DP16KD:     2/   56     3%
Info: 	          MULT18X18D:     0/   28     0%
Info: 	              ALU54B:     0/   14     0%
Info: 	             EHXPLLL:     0/    2     0%
Info: 	             EXTREFB:     0/    1     0%
Info: 	                DCUA:     0/    1     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  128     0%
Info: 	            SIOLOGIC:     0/   69     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/    8     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%
Info: 	          TRELLIS_FF:    61/24288     0%
Info: 	        TRELLIS_COMB:   201/24288     0%
Info: 	        TRELLIS_RAMW:     0/ 3036     0%

Info: Placed 16 cells based on constraints.
Info: Creating initial analytic placement for 138 cells, random placement wirelen = 9703.
Info:     at initial placer iter 0, wirelen = 730
Info:     at initial placer iter 1, wirelen = 646
Info:     at initial placer iter 2, wirelen = 626
Info:     at initial placer iter 3, wirelen = 613
Info: Running main analytical placer, max placement attempts per cell = 10011.
Info:     at iteration #1, type ALL: wirelen solved = 636, spread = 1048, legal = 1298; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 659, spread = 1053, legal = 1324; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 634, spread = 1086, legal = 1436; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 681, spread = 1041, legal = 1334; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 665, spread = 1047, legal = 1235; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 692, spread = 1009, legal = 1163; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 672, spread = 1007, legal = 1203; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 698, spread = 946, legal = 1189; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 696, spread = 929, legal = 1102; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 698, spread = 938, legal = 1169; time = 0.01s
Info:     at iteration #11, type ALL: wirelen solved = 709, spread = 986, legal = 1228; time = 0.01s
Info:     at iteration #12, type ALL: wirelen solved = 728, spread = 956, legal = 1174; time = 0.01s
Info:     at iteration #13, type ALL: wirelen solved = 712, spread = 936, legal = 1111; time = 0.01s
Info:     at iteration #14, type ALL: wirelen solved = 717, spread = 999, legal = 1178; time = 0.00s
Info: HeAP Placer Time: 0.14s
Info:   of which solving equations: 0.06s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.01s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 116, wirelen = 1102
Info:   at iteration #5: temp = 0.000000, timing cost = 99, wirelen = 996
Info:   at iteration #8: temp = 0.000000, timing cost = 96, wirelen = 981 
Info: SA placement time 0.06s

Info: Max frequency for clock              '$glbnet$clk1': 65.68 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 285.23 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                           -> posedge $glbnet$clk$TRELLIS_IO_IN: 6.06 ns
Info: Max delay <async>                           -> posedge $glbnet$clk1             : 7.14 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>                          : 3.88 ns
Info: Max delay posedge $glbnet$clk1              -> <async>                          : 3.64 ns
Info: Max delay negedge $glbnet$clk1              -> <async>                          : 18.25 ns

Info: Checksum: 0xeaf235f0
Info: Routing globals...
Info:     routing clock net $glbnet$clk$TRELLIS_IO_IN using global 0
Info:     routing clock net $glbnet$clk1 using global 1

Info: Routing..
Info: Setting up routing queue.
Info: Routing 679 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      335        602 |  335   602 |        31|       0.13       0.13|
Info:       1039 |      344        630 |    9    28 |         0|       0.01       0.14|
Info: Routing complete.
Info: Router1 time 0.14s
Info: Checksum: 0xb35e7777

Info: Critical path report for clock '$glbnet$clk1' (negedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source cnt_delay.outc_TRELLIS_FF_Q_4.Q
Info:  1.1  1.6    Net cnt_delay.outc[6] (6,30) -> (7,29)
Info:                Sink lsr_led0.s_A_LUT4_A_1.B
Info:                Defined in:
Info:                  led_panel_4k.v:84.28-84.77
Info:                  comp.v:5.20-5.23
Info:  0.4  2.0  Source lsr_led0.s_A_LUT4_A_1.OFX
Info:  0.0  2.0    Net lsr_led0.s_A_PFUMX_C0_1_Z (7,29) -> (7,29)
Info:                Sink lsr_led0.s_A_LUT4_A.FXA
Info:                Defined in:
Info:                  /home/juan-diego/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36
Info:  0.2  2.2  Source lsr_led0.s_A_LUT4_A.OFX
Info:  1.1  3.3    Net ctrl0.state_TRELLIS_FF_Q_DI_LUT4_Z_B[2] (7,29) -> (6,28)
Info:                Sink ctrl0.LD_TRELLIS_FF_Q_LSR_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.C
Info:                Defined in:
Info:                  /home/juan-diego/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  3.6  Source ctrl0.LD_TRELLIS_FF_Q_LSR_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.F
Info:  0.0  3.6    Net ctrl0.LD_TRELLIS_FF_Q_LSR_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT (6,28) -> (6,28)
Info:                Sink ctrl0.LD_TRELLIS_FF_Q_LSR_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z.F1
Info:                Defined in:
Info:                  /home/juan-diego/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40
Info:  0.2  3.7  Source ctrl0.LD_TRELLIS_FF_Q_LSR_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:  0.0  3.7    Net ctrl0.LD_TRELLIS_FF_Q_LSR_L6MUX21_Z_D1_L6MUX21_Z_D0 (6,28) -> (6,28)
Info:                Sink ctrl0.LD_TRELLIS_FF_Q_LSR_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.FXA
Info:                Defined in:
Info:                  /home/juan-diego/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60
Info:  0.2  4.0  Source ctrl0.LD_TRELLIS_FF_Q_LSR_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:  0.0  4.0    Net ctrl0.LD_TRELLIS_FF_Q_LSR_L6MUX21_Z_D1 (6,28) -> (6,28)
Info:                Sink ctrl0.LD_TRELLIS_FF_Q_LSR_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.FXB
Info:                Defined in:
Info:                  /home/juan-diego/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72
Info:  0.2  4.2  Source ctrl0.LD_TRELLIS_FF_Q_LSR_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:  1.1  5.3    Net ctrl0.LD_TRELLIS_FF_Q_LSR[5] (6,28) -> (4,27)
Info:                Sink count_col.inc_TRELLIS_FF_Q_LSR_LUT4_Z.D
Info:                Defined in:
Info:                  /home/juan-diego/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  5.5  Source count_col.inc_TRELLIS_FF_Q_LSR_LUT4_Z.F
Info:  0.3  5.9    Net count_col.inc_TRELLIS_FF_Q_LSR (4,27) -> (4,27)
Info:                Sink count_index.reset_TRELLIS_FF_Q.LSR
Info:  0.4  6.3  Setup count_index.reset_TRELLIS_FF_Q.LSR
Info: 2.7 ns logic, 3.6 ns routing

Info: Critical path report for clock '$glbnet$clk$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source clk_counter_TRELLIS_FF_Q_2.Q
Info:  1.1  1.6    Net clk_counter[2] (2,26) -> (2,27)
Info:                Sink clk1_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z.B
Info:                Defined in:
Info:                  led_panel_4k.v:60.11-60.22
Info:  0.2  1.8  Source clk1_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z.F
Info:  0.0  1.8    Net clk1_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT (2,27) -> (2,27)
Info:                Sink clk1_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z.F1
Info:                Defined in:
Info:                  /home/juan-diego/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24
Info:  0.2  2.0  Source clk1_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:  0.2  2.2    Net clk1_TRELLIS_FF_Q_CE[0] (2,27) -> (2,27)
Info:                Sink clk1_TRELLIS_FF_Q_CE_LUT4_C.C
Info:                Defined in:
Info:                  /home/juan-diego/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  2.4  Source clk1_TRELLIS_FF_Q_CE_LUT4_C.F
Info:  0.7  3.1    Net clk1_TRELLIS_FF_Q_CE_LUT4_C_Z (2,27) -> (2,26)
Info:                Sink clk_counter_TRELLIS_FF_Q_4.LSR
Info:  0.4  3.5  Setup clk_counter_TRELLIS_FF_Q_4.LSR
Info: 1.6 ns logic, 1.9 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source rst$tr_io.O
Info:  2.6  2.6    Net rst$TRELLIS_IO_IN (6,50) -> (2,27)
Info:                Sink clk1_TRELLIS_FF_Q_CE_LUT4_C.D
Info:                Defined in:
Info:                  /home/juan-diego/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  2.8  Source clk1_TRELLIS_FF_Q_CE_LUT4_C.F
Info:  0.7  3.5    Net clk1_TRELLIS_FF_Q_CE_LUT4_C_Z (2,27) -> (2,26)
Info:                Sink clk_counter_TRELLIS_FF_Q_4.LSR
Info:  0.4  3.9  Setup clk_counter_TRELLIS_FF_Q_4.LSR
Info: 0.7 ns logic, 3.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk1':
Info: curr total
Info:  0.0  0.0  Source rst$tr_io.O
Info:  2.1  2.1    Net rst$TRELLIS_IO_IN (6,50) -> (6,27)
Info:                Sink ctrl0.state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z_A_LUT4_A.M
Info:                Defined in:
Info:                  /home/juan-diego/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.3  2.4  Source ctrl0.state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z_A_LUT4_A.OFX
Info:  1.1  3.5    Net tmp_latch_TRELLIS_FF_Q_LSR_LUT4_Z_C[1] (6,27) -> (4,28)
Info:                Sink tmp_latch_TRELLIS_FF_Q_LSR_LUT4_Z.D
Info:                Defined in:
Info:                  /home/juan-diego/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  3.7  Source tmp_latch_TRELLIS_FF_Q_LSR_LUT4_Z.F
Info:  0.9  4.6    Net tmp_latch_TRELLIS_FF_Q_LSR (4,28) -> (3,31)
Info:                Sink tmp_latch_TRELLIS_FF_Q.LSR
Info:  0.4  5.1  Setup tmp_latch_TRELLIS_FF_Q.LSR
Info: 0.9 ns logic, 4.1 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source clk1_TRELLIS_FF_Q.Q
Info:  1.2  1.8    Net clk1 (2,24) -> (2,28)
Info:                Sink LP_CLK_LUT4_Z.C
Info:                Defined in:
Info:                  led_panel_4k.v:85.72-85.138
Info:                  memory.v:5.21-5.24
Info:  0.2  2.0  Source LP_CLK_LUT4_Z.F
Info:  1.2  3.2    Net LP_CLK$TRELLIS_IO_OUT (2,28) -> (0,32)
Info:                Sink LP_CLK$tr_io.I
Info:                Defined in:
Info:                  led_panel_4k.v:6.19-6.25
Info: 0.8 ns logic, 2.5 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk1' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source count_col.inc_TRELLIS_FF_Q.Q
Info:  0.7  1.3    Net PX_CLK_EN (4,27) -> (2,28)
Info:                Sink LP_CLK_LUT4_Z.D
Info:                Defined in:
Info:                  led_panel_4k.v:25.10-25.17
Info:  0.2  1.5  Source LP_CLK_LUT4_Z.F
Info:  1.2  2.7    Net LP_CLK$TRELLIS_IO_OUT (2,28) -> (0,32)
Info:                Sink LP_CLK$tr_io.I
Info:                Defined in:
Info:                  led_panel_4k.v:6.19-6.25
Info: 0.8 ns logic, 2.0 ns routing

Info: Critical path report for cross-domain path 'negedge $glbnet$clk1' -> '<async>':
Info: curr total
Info:  5.6  5.6  Source mem0.MEM.0.0.DOA2
Info:  1.1  6.7    Net mem_data[2] (6,25) -> (6,24)
Info:                Sink RGB1_LUT4_Z_1_D_PFUMX_Z_ALUT_LUT4_Z.C
Info:                Defined in:
Info:                  led_panel_4k.v:86.28-86.84
Info:                  mux_led.v:2.22-2.25
Info:  0.2  6.9  Source RGB1_LUT4_Z_1_D_PFUMX_Z_ALUT_LUT4_Z.F
Info:  0.0  6.9    Net RGB1_LUT4_Z_1_D_PFUMX_Z_ALUT (6,24) -> (6,24)
Info:                Sink RGB1_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z.F1
Info:                Defined in:
Info:                  /home/juan-diego/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24
Info:  0.2  7.1  Source RGB1_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:  0.4  7.5    Net RGB1_LUT4_Z_1_D[3] (6,24) -> (6,24)
Info:                Sink RGB1_LUT4_Z_1.D
Info:                Defined in:
Info:                  /home/juan-diego/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  7.7  Source RGB1_LUT4_Z_1.F
Info:  4.4 12.1    Net RGB1[0]$TRELLIS_IO_OUT (6,24) -> (72,17)
Info:                Sink RGB1[0]$tr_io.I
Info:                Defined in:
Info:                  led_panel_4k.v:86.28-86.84
Info:                  mux_led.v:4.22-4.26
Info: 6.2 ns logic, 5.9 ns routing

Info: Max frequency for clock              '$glbnet$clk1': 79.49 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 285.63 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                           -> posedge $glbnet$clk$TRELLIS_IO_IN: 3.92 ns
Info: Max delay <async>                           -> posedge $glbnet$clk1             : 5.06 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>                          : 3.22 ns
Info: Max delay posedge $glbnet$clk1              -> <async>                          : 2.73 ns
Info: Max delay negedge $glbnet$clk1              -> <async>                          : 12.10 ns

1 warning, 0 errors

Info: Program finished normally.
