#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Nov 17 05:20:16 2023
# Process ID: 41806
# Current directory: /home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.runs/synth_1
# Command line: vivado -log top_zedboard.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_zedboard.tcl
# Log file: /home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.runs/synth_1/top_zedboard.vds
# Journal file: /home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.runs/synth_1/vivado.jou
# Running On: H370HD3, OS: Linux, CPU Frequency: 3800.133 MHz, CPU Physical cores: 6, Host memory: 16618 MB
#-----------------------------------------------------------
source top_zedboard.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.344 ; gain = 0.023 ; free physical = 3660 ; free virtual = 7707
Command: synth_design -top top_zedboard -part xc7z020clg484-1 -verilog_define INST_ROM_FILE_NAME=rv32ui-p-add.hex
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41855
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2051.559 ; gain = 402.715 ; free physical = 2668 ; free virtual = 6760
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/alu.v:24]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/alu.v:25]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/alu.v:27]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/comp.v:25]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/comp.v:26]
WARNING: [Synth 8-6901] identifier 'OPLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/comp.v:27]
INFO: [Synth 8-11241] undeclared symbol 'mtip', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:136]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:47]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:50]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:56]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:57]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:58]
WARNING: [Synth 8-6901] identifier 'mie_mtie' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:136]
WARNING: [Synth 8-6901] identifier 'mstatus_mie' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:137]
WARNING: [Synth 8-6901] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/dfilter.v:36]
WARNING: [Synth 8-6901] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/dfilter.v:37]
WARNING: [Synth 8-6901] identifier 'INNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/fnc_gpio.v:31]
WARNING: [Synth 8-6901] identifier 'OUTNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/fnc_gpio.v:32]
WARNING: [Synth 8-6901] identifier 'OUTNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/fnc_gpio.v:34]
WARNING: [Synth 8-6901] identifier 'INNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/fnc_gpio.v:35]
WARNING: [Synth 8-6901] identifier 'horcount_full' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/fnc_vgacontroller.v:70]
WARNING: [Synth 8-6901] identifier 'vercount_full' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/fnc_vgacontroller.v:108]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:28]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:29]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:30]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:34]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:35]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:36]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:37]
WARNING: [Synth 8-6901] identifier 'OPLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:41]
WARNING: [Synth 8-6901] identifier 'inst_funct3' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:66]
WARNING: [Synth 8-6901] identifier 'inst_funct3' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:99]
WARNING: [Synth 8-6901] identifier 'inst_funct3' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:99]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'int_timer' is not allowed [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v:70]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v:32]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v:33]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v:35]
WARNING: [Synth 8-6901] identifier 'INNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v:41]
WARNING: [Synth 8-6901] identifier 'OUTNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v:42]
WARNING: [Synth 8-6901] identifier 'AWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/ram.v:33]
WARNING: [Synth 8-6901] identifier 'DWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/ram.v:34]
WARNING: [Synth 8-6901] identifier 'DWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/ram.v:36]
WARNING: [Synth 8-6901] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/refclk.v:29]
INFO: [Synth 8-11241] undeclared symbol 'we_1st', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:53]
INFO: [Synth 8-11241] undeclared symbol 'we_2nd', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:54]
INFO: [Synth 8-11241] undeclared symbol 'we_3rd', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:55]
INFO: [Synth 8-11241] undeclared symbol 'we_4th', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:56]
WARNING: [Synth 8-6901] identifier 'AWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:28]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:30]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:31]
WARNING: [Synth 8-6901] identifier 'OUTNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:34]
WARNING: [Synth 8-6901] identifier 'INNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:35]
WARNING: [Synth 8-6901] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_ronly.v:27]
WARNING: [Synth 8-6901] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_ronly.v:30]
WARNING: [Synth 8-6901] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_rw.v:27]
WARNING: [Synth 8-6901] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_rw.v:31]
WARNING: [Synth 8-6901] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_rw.v:32]
INFO: [Synth 8-11241] undeclared symbol 'we_1st', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/reg_timer.v:49]
INFO: [Synth 8-11241] undeclared symbol 'we_2nd', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/reg_timer.v:50]
INFO: [Synth 8-11241] undeclared symbol 'we_3rd', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/reg_timer.v:51]
INFO: [Synth 8-11241] undeclared symbol 'we_4th', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/reg_timer.v:52]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/reg_timer.v:31]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/reg_timer.v:32]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'tx_strt' is not allowed [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:49]
INFO: [Synth 8-11241] undeclared symbol 'we_1st', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:51]
INFO: [Synth 8-11241] undeclared symbol 'we_2nd', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:52]
INFO: [Synth 8-11241] undeclared symbol 'we_3rd', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:53]
INFO: [Synth 8-11241] undeclared symbol 'we_4th', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:54]
WARNING: [Synth 8-6901] identifier 'AWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:29]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:31]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:32]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:38]
INFO: [Synth 8-11241] undeclared symbol 'we_1st', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:45]
INFO: [Synth 8-11241] undeclared symbol 'we_2nd', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:46]
INFO: [Synth 8-11241] undeclared symbol 'we_3rd', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:47]
INFO: [Synth 8-11241] undeclared symbol 'we_4th', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:48]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:28]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:30]
WARNING: [Synth 8-6901] identifier 'reg00_vga_en' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:63]
WARNING: [Synth 8-6901] identifier 'reg04_vblank' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:74]
WARNING: [Synth 8-6901] identifier 'reg04_hblank' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:75]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v:26]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v:32]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v:33]
WARNING: [Synth 8-6901] identifier 'AWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/rom.v:29]
WARNING: [Synth 8-6901] identifier 'DWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/rom.v:30]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/synchronizer.v:28]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/synchronizer.v:29]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'inst_data' is not allowed [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:57]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'inst_addr' is not allowed [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:58]
WARNING: [Synth 8-6901] identifier 'AWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:30]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:31]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:34]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:35]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:36]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:31]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:32]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:33]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:34]
WARNING: [Synth 8-6901] identifier 'OPLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:37]
WARNING: [Synth 8-6901] identifier 'OPLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:40]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:41]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:44]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:45]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:39]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:41]
WARNING: [Synth 8-6901] identifier 'AWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:44]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:46]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:47]
WARNING: [Synth 8-6901] identifier 'INNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/top_gpio.v:27]
WARNING: [Synth 8-6901] identifier 'OUTNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/top_gpio.v:28]
WARNING: [Synth 8-6901] identifier 'AWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/top_gpio.v:32]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/top_gpio.v:34]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/top_gpio.v:35]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:32]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:34]
WARNING: [Synth 8-6901] identifier 'OPLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:36]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:39]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:40]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:41]
WARNING: [Synth 8-6901] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:43]
INFO: [Common 17-14] Message 'Synth 8-6901' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-11241] undeclared symbol 'jump_state_wf', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:81]
INFO: [Synth 8-11241] undeclared symbol 'regdata_for_pc', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:107]
INFO: [Synth 8-11241] undeclared symbol 'clk', assumed default net type 'wire' [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/top_zedboard.v:63]
INFO: [Synth 8-6157] synthesizing module 'top_zedboard' [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/top_zedboard.v:1]
INFO: [Synth 8-6157] synthesizing module 'top_core' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:24]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/StateMachine/statemachine.v:23]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/StateMachine/statemachine.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:25]
INFO: [Synth 8-226] default block is never used [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:72]
INFO: [Synth 8-6155] done synthesizing module 'writeback' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:25]
INFO: [Synth 8-6157] synthesizing module 'top_fetch' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:31]
INFO: [Synth 8-6155] done synthesizing module 'top_fetch' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_decode' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:24]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/obuf.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/obuf.v:23]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/obuf.v:23]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/obuf.v:23]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/obuf.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/obuf.v:23]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized2' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/obuf.v:23]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized2' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/obuf.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_decode' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:24]
INFO: [Synth 8-6157] synthesizing module 'top_execute' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/alu.v:23]
INFO: [Synth 8-226] default block is never used [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/alu.v:39]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'comp' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/comp.v:24]
INFO: [Synth 8-226] default block is never used [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/comp.v:43]
INFO: [Synth 8-6155] done synthesizing module 'comp' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/comp.v:24]
INFO: [Synth 8-6155] done synthesizing module 'top_execute' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'top_memoryaccess' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:25]
INFO: [Synth 8-226] default block is never used [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:115]
INFO: [Synth 8-226] default block is never used [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:134]
INFO: [Synth 8-6155] done synthesizing module 'top_memoryaccess' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:25]
INFO: [Synth 8-6157] synthesizing module 'top_csr' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:41]
INFO: [Synth 8-226] default block is never used [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:109]
INFO: [Synth 8-6157] synthesizing module 'reg_rw' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_rw.v:24]
	Parameter BW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_rw' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_rw.v:24]
INFO: [Synth 8-6155] done synthesizing module 'top_csr' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:41]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v:23]
INFO: [Synth 8-226] default block is never used [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v:223]
INFO: [Synth 8-6157] synthesizing module 'register' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/RegisterFile/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/RegisterFile/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_core' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:24]
INFO: [Synth 8-6157] synthesizing module 'rom' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/rom.v:26]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_0.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.142799 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_7' declared at '/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.gen/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_7' [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_0' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/rom.v:43]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/rom.v:26]
INFO: [Synth 8-6157] synthesizing module 'localbus' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v:26]
INFO: [Synth 8-6157] synthesizing module 'ram' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/ram.v:30]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.runs/synth_1/.Xil/Vivado-41806-H370HD3/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.runs/synth_1/.Xil/Vivado-41806-H370HD3/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/ram.v:30]
INFO: [Synth 8-6157] synthesizing module 'top_gpio' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/top_gpio.v:23]
	Parameter INNUM bound to: 13 - type: integer 
	Parameter OUTNUM bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fnc_gpio' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/fnc_gpio.v:27]
	Parameter INNUM bound to: 13 - type: integer 
	Parameter OUTNUM bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dfilter' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/dfilter.v:27]
	Parameter INIVAL bound to: 1'b0 
	Parameter BW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dfilter' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/dfilter.v:27]
INFO: [Synth 8-6157] synthesizing module 'refclk' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/refclk.v:25]
	Parameter BW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'refclk' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/refclk.v:25]
INFO: [Synth 8-6157] synthesizing module 'syncronizer' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/synchronizer.v:25]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter INIVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'syncronizer' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/synchronizer.v:25]
INFO: [Synth 8-6155] done synthesizing module 'fnc_gpio' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/fnc_gpio.v:27]
INFO: [Synth 8-6157] synthesizing module 'reg_gpio' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:22]
	Parameter INNUM bound to: 13 - type: integer 
	Parameter OUTNUM bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_rw__parameterized0' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_rw.v:24]
	Parameter BW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_rw__parameterized0' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_rw.v:24]
INFO: [Synth 8-6157] synthesizing module 'reg_ronly' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_ronly.v:24]
	Parameter BW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_ronly' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_ronly.v:24]
INFO: [Synth 8-6157] synthesizing module 'reg_ronly__parameterized0' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_ronly.v:24]
	Parameter BW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_ronly__parameterized0' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_ronly.v:24]
INFO: [Synth 8-6155] done synthesizing module 'reg_gpio' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_gpio' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/top_gpio.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_vgacontroller' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/top_vgacontroller.v:22]
INFO: [Synth 8-6157] synthesizing module 'fnc_vgacontroller' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/fnc_vgacontroller.v:25]
INFO: [Synth 8-6155] done synthesizing module 'fnc_vgacontroller' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/fnc_vgacontroller.v:25]
INFO: [Synth 8-6157] synthesizing module 'reg_vga' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:22]
INFO: [Synth 8-6157] synthesizing module 'reg_rw__parameterized1' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_rw.v:24]
	Parameter BW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_rw__parameterized1' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_rw.v:24]
INFO: [Synth 8-6157] synthesizing module 'reg_ronly__parameterized1' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_ronly.v:24]
	Parameter BW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_ronly__parameterized1' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_ronly.v:24]
INFO: [Synth 8-6155] done synthesizing module 'reg_vga' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:22]
INFO: [Synth 8-6157] synthesizing module 'vram' [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.runs/synth_1/.Xil/Vivado-41806-H370HD3/realtime/vram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vram' (0#1) [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.runs/synth_1/.Xil/Vivado-41806-H370HD3/realtime/vram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_vgacontroller' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/top_vgacontroller.v:22]
INFO: [Synth 8-6157] synthesizing module 'top_timer' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/top_timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'fnc_timer' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/fnc_timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fnc_timer' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/fnc_timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_timer' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/reg_timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_ronly__parameterized2' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_ronly.v:24]
	Parameter BW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_ronly__parameterized2' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_ronly.v:24]
INFO: [Synth 8-6155] done synthesizing module 'reg_timer' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/reg_timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_timer' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/top_timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_uart' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/top_uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'fnc_uart' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/fnc_uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fnc_uart' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/fnc_uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_uart' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_rw__parameterized2' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_rw.v:24]
INFO: [Synth 8-6155] done synthesizing module 'reg_rw__parameterized2' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_rw.v:24]
INFO: [Synth 8-6157] synthesizing module 'reg_ronly__parameterized3' [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_ronly.v:24]
INFO: [Synth 8-6155] done synthesizing module 'reg_ronly__parameterized3' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_ronly.v:24]
INFO: [Synth 8-6155] done synthesizing module 'reg_uart' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_uart' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/top_uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'localbus' (0#1) [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v:26]
INFO: [Synth 8-6157] synthesizing module 'main_clk' [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.runs/synth_1/.Xil/Vivado-41806-H370HD3/realtime/main_clk_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_clk' (0#1) [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.runs/synth_1/.Xil/Vivado-41806-H370HD3/realtime/main_clk_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_zedboard' (0#1) [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/top_zedboard.v:1]
WARNING: [Synth 8-3301] Unused top level parameter/generic Xilinx
WARNING: [Synth 8-7129] Port addr[31] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port we[3] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port we[2] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port we[1] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[31] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[30] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[29] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[28] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[27] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[26] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[25] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[24] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[23] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[22] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[21] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[20] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[19] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[18] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[17] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[16] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[15] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[14] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[13] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[12] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[11] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[10] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[9] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[8] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[7] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[6] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[5] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[4] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[3] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[2] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[1] in module reg_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port we[3] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port we[2] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port we[1] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[31] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[30] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[29] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[28] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[27] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[26] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[25] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[24] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[23] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[22] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[21] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[20] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[19] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[18] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[17] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[16] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[15] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[14] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[13] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[12] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[11] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[10] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[9] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[8] in module reg_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[31] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[30] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[29] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[28] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[27] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[26] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[25] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[24] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[23] in module blk_mem_output_block is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2339.004 ; gain = 690.160 ; free physical = 2317 ; free virtual = 6432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2339.004 ; gain = 690.160 ; free physical = 2316 ; free virtual = 6432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2339.004 ; gain = 690.160 ; free physical = 2316 ; free virtual = 6432
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2339.004 ; gain = 0.000 ; free physical = 2314 ; free virtual = 6428
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.gen/sources_1/ip/vram_1/vram/vram_in_context.xdc] for cell 'U_localbus/U_top_vgacontroller/U_vram'
Finished Parsing XDC File [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.gen/sources_1/ip/vram_1/vram/vram_in_context.xdc] for cell 'U_localbus/U_top_vgacontroller/U_vram'
Parsing XDC File [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.gen/sources_1/ip/main_clk/main_clk/main_clk_in_context.xdc] for cell 'U_main_clk'
Finished Parsing XDC File [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.gen/sources_1/ip/main_clk/main_clk/main_clk_in_context.xdc] for cell 'U_main_clk'
Parsing XDC File [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'U_localbus/U_data_memory/U_ram'
Finished Parsing XDC File [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'U_localbus/U_data_memory/U_ram'
Parsing XDC File [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.srcs/constrs_1/new/pin.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.srcs/constrs_1/new/pin.xdc:61]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.srcs/constrs_1/new/pin.xdc:66]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.srcs/constrs_1/new/pin.xdc:71]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.srcs/constrs_1/new/pin.xdc:74]
WARNING: [Vivado 12-508] No pins matched 'U_main_clk/inst/plle2_adv_inst/CLKOUT0'. [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.srcs/constrs_1/new/pin.xdc:82]
WARNING: [Vivado 12-508] No pins matched 'U_main_clk/inst/plle2_adv_inst/CLKOUT1'. [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.srcs/constrs_1/new/pin.xdc:84]
Finished Parsing XDC File [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.srcs/constrs_1/new/pin.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.srcs/constrs_1/new/pin.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_zedboard_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_zedboard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_zedboard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2401.902 ; gain = 0.000 ; free physical = 2311 ; free virtual = 6429
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2401.938 ; gain = 0.000 ; free physical = 2310 ; free virtual = 6429
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2301 ; free virtual = 6436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2301 ; free virtual = 6436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_inst_memory/U_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U_localbus/U_top_vgacontroller/U_vram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U_main_clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U_localbus/U_data_memory/U_ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2301 ; free virtual = 6436
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_reg' in module 'statemachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 INITIAL |                           000001 |                            00000
                   FETCH |                           000010 |                            00001
                  DECODE |                           000100 |                            00010
                 EXECUTE |                           001000 |                            00100
            MEMORYACCESS |                           010000 |                            01000
               WRITEBACK |                           100000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_reg' using encoding 'one-hot' in module 'statemachine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2295 ; free virtual = 6434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 15    
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 48    
	               26 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 36    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 60    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 26    
	   8 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 61    
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 7     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 44    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2245 ; free virtual = 6447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2136 ; free virtual = 6405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2125 ; free virtual = 6406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2088 ; free virtual = 6400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2060 ; free virtual = 6401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2059 ; free virtual = 6401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2056 ; free virtual = 6399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2056 ; free virtual = 6399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2069 ; free virtual = 6407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2068 ; free virtual = 6405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_7 | inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |main_clk      |         1|
|2     |blk_mem_gen_1 |         1|
|3     |vram          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |main_clk    |     1|
|3     |vram        |     1|
|4     |CARRY4      |    95|
|5     |LUT1        |     7|
|6     |LUT2        |    66|
|7     |LUT3        |   164|
|8     |LUT4        |   397|
|9     |LUT5        |   498|
|10    |LUT6        |  1389|
|11    |MUXF7       |   256|
|12    |RAMB36E1    |     4|
|16    |SRL16E      |     1|
|17    |FDCE        |  2145|
|18    |FDPE        |    53|
|19    |FDRE        |     4|
|20    |FDSE        |     8|
|21    |IBUF        |    14|
|22    |OBUF        |    23|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2068 ; free virtual = 6405
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 281 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2401.938 ; gain = 690.160 ; free physical = 2067 ; free virtual = 6405
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2401.938 ; gain = 753.094 ; free physical = 2067 ; free virtual = 6405
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2401.938 ; gain = 0.000 ; free physical = 2349 ; free virtual = 6690
INFO: [Netlist 29-17] Analyzing 355 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2417.910 ; gain = 0.000 ; free physical = 2316 ; free virtual = 6683
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 53b1908
INFO: [Common 17-83] Releasing license: Synthesis
145 Infos, 214 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 2417.945 ; gain = 1094.602 ; free physical = 2304 ; free virtual = 6670
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2097.038; main = 1787.309; forked = 398.609
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3394.168; main = 2417.914; forked = 992.262
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2441.922 ; gain = 0.000 ; free physical = 2294 ; free virtual = 6666
INFO: [Common 17-1381] The checkpoint '/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.runs/synth_1/top_zedboard.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_zedboard_utilization_synth.rpt -pb top_zedboard_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 05:21:16 2023...
