Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug 28 17:57:11 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clock_divider_control_sets_placed.rpt
| Design       : clock_divider
| Device       : xc7z007s
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |   162 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           27 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+------------------+------------------+----------------+
|         Clock Signal         | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+---------------+------------------+------------------+----------------+
|  dff_in/o_Q                  |               |                  |                1 |              2 |
|  dff_ist[1].dff_x/o_Q_reg_0  |               |                  |                1 |              2 |
|  dff_ist[10].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
|  dff_ist[11].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
|  dff_ist[2].dff_x/o_Q_reg_0  |               |                  |                1 |              2 |
|  dff_ist[25].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
|  dff_ist[3].dff_x/o_Q_reg_0  |               |                  |                1 |              2 |
|  dff_ist[22].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
|  dff_ist[24].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
|  dff_ist[20].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
|  dff_ist[23].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
|  dff_ist[21].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
|  dff_ist[14].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
|  dff_ist[13].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
|  dff_ist[6].dff_x/o_Q_reg_0  |               |                  |                1 |              2 |
|  dff_ist[8].dff_x/o_Q_reg_0  |               |                  |                1 |              2 |
|  dff_ist[12].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
|  dff_ist[4].dff_x/o_Q_reg_0  |               |                  |                1 |              2 |
|  dff_ist[7].dff_x/o_Q_reg_0  |               |                  |                1 |              2 |
|  dff_ist[5].dff_x/o_Q_reg_0  |               |                  |                1 |              2 |
|  dff_ist[9].dff_x/o_Q_reg_0  |               |                  |                1 |              2 |
|  i_CLK_IBUF_BUFG             |               |                  |                1 |              2 |
|  dff_ist[17].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
|  dff_ist[19].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
|  dff_ist[18].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
|  dff_ist[16].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
|  dff_ist[15].dff_x/o_Q_reg_0 |               |                  |                1 |              2 |
+------------------------------+---------------+------------------+------------------+----------------+


