
project2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d94  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000584  08005f28  08005f28  00006f28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064ac  080064ac  000081c8  2**0
                  CONTENTS
  4 .ARM          00000008  080064ac  080064ac  000074ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080064b4  080064b4  000081c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064b4  080064b4  000074b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080064b8  080064b8  000074b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001c8  20000000  080064bc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000474  200001c8  08006684  000081c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000063c  08006684  0000863c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b378  00000000  00000000  000081f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000238a  00000000  00000000  00013570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e68  00000000  00000000  00015900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aab  00000000  00000000  00016768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000126e0  00000000  00000000  00017213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ff7b  00000000  00000000  000298f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005d6b1  00000000  00000000  0003986e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00096f1f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e30  00000000  00000000  00096f64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000d6  00000000  00000000  0009bd94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001c8 	.word	0x200001c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005f0c 	.word	0x08005f0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001cc 	.word	0x200001cc
 80001cc:	08005f0c 	.word	0x08005f0c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b085      	sub	sp, #20
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_AUTOINJECMODE(ADC_InitStruct->ADC_AutoInjMode));
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfRegChannel));

  /*---------------------------- ADCx CFGR Configuration -----------------*/
  /* Get the ADCx CFGR value */
  tmpreg1 = ADCx->CFGR;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	68db      	ldr	r3, [r3, #12]
 8000bba:	60fb      	str	r3, [r7, #12]
  /* Clear SCAN bit */
  tmpreg1 &= CFGR_CLEAR_Mask; 
 8000bbc:	68fa      	ldr	r2, [r7, #12]
 8000bbe:	4b1a      	ldr	r3, [pc, #104]	@ (8000c28 <ADC_Init+0x80>)
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	681a      	ldr	r2, [r3, #0]
  ADC_InitStruct->ADC_Resolution|                 
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8000bcc:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	689b      	ldr	r3, [r3, #8]
  ADC_InitStruct->ADC_Resolution|                 
 8000bd2:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	68db      	ldr	r3, [r3, #12]
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
 8000bd8:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_DataAlign|                 
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	691b      	ldr	r3, [r3, #16]
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
 8000bde:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_OverrunMode|        
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	695b      	ldr	r3, [r3, #20]
  ADC_InitStruct->ADC_DataAlign|                 
 8000be4:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_AutoInjMode;
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	699b      	ldr	r3, [r3, #24]
  ADC_InitStruct->ADC_OverrunMode|        
 8000bea:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8000bec:	68fa      	ldr	r2, [r7, #12]
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx CFGR */
  ADCx->CFGR = tmpreg1;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	68fa      	ldr	r2, [r7, #12]
 8000bf6:	60da      	str	r2, [r3, #12]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfc:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= ~(uint32_t)(ADC_SQR1_L);
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	f023 030f 	bic.w	r3, r3, #15
 8000c04:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfRegChannel value */
  tmpreg1 |= (uint32_t) (ADC_InitStruct->ADC_NbrOfRegChannel - 1);
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	7f1b      	ldrb	r3, [r3, #28]
 8000c0a:	3b01      	subs	r3, #1
 8000c0c:	461a      	mov	r2, r3
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	4313      	orrs	r3, r2
 8000c12:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1; 
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	68fa      	ldr	r2, [r7, #12]
 8000c18:	631a      	str	r2, [r3, #48]	@ 0x30
   
}  
 8000c1a:	bf00      	nop
 8000c1c:	3714      	adds	r7, #20
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	fdffc007 	.word	0xfdffc007

08000c2c <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;                 
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	605a      	str	r2, [r3, #4]
  ADC_InitStruct->ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0;         
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2200      	movs	r2, #0
 8000c44:	609a      	str	r2, [r3, #8]
  ADC_InitStruct->ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	2200      	movs	r2, #0
 8000c4a:	60da      	str	r2, [r3, #12]
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;                 
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2200      	movs	r2, #0
 8000c50:	611a      	str	r2, [r3, #16]
  ADC_InitStruct->ADC_OverrunMode = DISABLE;   
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2200      	movs	r2, #0
 8000c56:	615a      	str	r2, [r3, #20]
  ADC_InitStruct->ADC_AutoInjMode = DISABLE;  
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	619a      	str	r2, [r3, #24]
  ADC_InitStruct->ADC_NbrOfRegChannel = 1; 
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	2201      	movs	r2, #1
 8000c62:	771a      	strb	r2, [r3, #28]
}
 8000c64:	bf00      	nop
 8000c66:	370c      	adds	r7, #12
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr

08000c70 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	460b      	mov	r3, r1
 8000c7a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000c7c:	78fb      	ldrb	r3, [r7, #3]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d006      	beq.n	8000c90 <ADC_Cmd+0x20>
  {
    /* Set the ADEN bit */
    ADCx->CR |= ADC_CR_ADEN;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	689b      	ldr	r3, [r3, #8]
 8000c86:	f043 0201 	orr.w	r2, r3, #1
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral: Set the ADDIS bit */
    ADCx->CR |= ADC_CR_ADDIS;
  }
}
 8000c8e:	e005      	b.n	8000c9c <ADC_Cmd+0x2c>
    ADCx->CR |= ADC_CR_ADDIS;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	689b      	ldr	r3, [r3, #8]
 8000c94:	f043 0202 	orr.w	r2, r3, #2
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	609a      	str	r2, [r3, #8]
}
 8000c9c:	bf00      	nop
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADCAL bit */
  ADCx->CR |= ADC_CR_ADCAL;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	689b      	ldr	r3, [r3, #8]
 8000cb4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	609a      	str	r2, [r3, #8]
}
 8000cbc:	bf00      	nop
 8000cbe:	370c      	adds	r7, #12
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr

08000cc8 <ADC_SelectCalibrationMode>:
  *          @arg ADC_CalibrationMode_Single: to select the calibration for single channel
  *          @arg ADC_CalibrationMode_Differential: to select the calibration for differential channel         
  * @retval None
  */
void ADC_SelectCalibrationMode(ADC_TypeDef* ADCx, uint32_t ADC_CalibrationMode)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CALIBRATION_MODE(ADC_CalibrationMode));
  /* Set or Reset the ADCALDIF bit */
  ADCx->CR &= (~ADC_CR_ADCALDIF);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	689b      	ldr	r3, [r3, #8]
 8000cd6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	609a      	str	r2, [r3, #8]
  ADCx->CR |= ADC_CalibrationMode;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	689a      	ldr	r2, [r3, #8]
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	431a      	orrs	r2, r3
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	609a      	str	r2, [r3, #8]

}
 8000cea:	bf00      	nop
 8000cec:	370c      	adds	r7, #12
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	b085      	sub	sp, #20
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR & ADC_CR_ADCAL) != (uint32_t)RESET)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	da02      	bge.n	8000d10 <ADC_GetCalibrationStatus+0x1a>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	73fb      	strb	r3, [r7, #15]
 8000d0e:	e001      	b.n	8000d14 <ADC_GetCalibrationStatus+0x1e>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 8000d10:	2300      	movs	r3, #0
 8000d12:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 8000d14:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	3714      	adds	r7, #20
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr

08000d22 <ADC_GetDisableCmdStatus>:
  * @brief  Gets the selected ADC disable command Status.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The new state of ADC ADC disable command (SET or RESET).
  */
FlagStatus ADC_GetDisableCmdStatus(ADC_TypeDef* ADCx)
{
 8000d22:	b480      	push	{r7}
 8000d24:	b085      	sub	sp, #20
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of ADDIS bit */
  if ((ADCx->CR & ADC_CR_ADDIS) != (uint32_t)RESET)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	689b      	ldr	r3, [r3, #8]
 8000d32:	f003 0302 	and.w	r3, r3, #2
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d002      	beq.n	8000d40 <ADC_GetDisableCmdStatus+0x1e>
  {
    /* ADDIS bit is set */
    bitstatus = SET;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	73fb      	strb	r3, [r7, #15]
 8000d3e:	e001      	b.n	8000d44 <ADC_GetDisableCmdStatus+0x22>
  }
  else
  {
    /* ADDIS bit is reset */
    bitstatus = RESET;
 8000d40:	2300      	movs	r3, #0
 8000d42:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADDIS bit status */
  return  bitstatus;
 8000d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3714      	adds	r7, #20
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr

08000d52 <ADC_VoltageRegulatorCmd>:
  * @param  NewState: new state of the ADCx Voltage Regulator.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VoltageRegulatorCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000d52:	b480      	push	{r7}
 8000d54:	b083      	sub	sp, #12
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* set the intermediate state before moving the ADC voltage regulator 
  from enable state to disable state or from disable state to enable state */
  ADCx->CR &= ~(ADC_CR_ADVREGEN);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	609a      	str	r2, [r3, #8]
  
  if (NewState != DISABLE)
 8000d6a:	78fb      	ldrb	r3, [r7, #3]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d006      	beq.n	8000d7e <ADC_VoltageRegulatorCmd+0x2c>
  {
    /* Set the ADVREGEN bit 0 */
    ADCx->CR |= ADC_CR_ADVREGEN_0;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	689b      	ldr	r3, [r3, #8]
 8000d74:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
  else
  {
    /* Set the ADVREGEN bit 1 */
    ADCx->CR |=ADC_CR_ADVREGEN_1;
  }
}
 8000d7c:	e005      	b.n	8000d8a <ADC_VoltageRegulatorCmd+0x38>
    ADCx->CR |=ADC_CR_ADVREGEN_1;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	609a      	str	r2, [r3, #8]
}
 8000d8a:	bf00      	nop
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
	...

08000d98 <ADC_VrefintCmd>:
  * @param  NewState: new state of the Vrefint.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VrefintCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	460b      	mov	r3, r1
 8000da2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if((ADCx == ADC1) || (ADCx == ADC2))
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000daa:	d003      	beq.n	8000db4 <ADC_VrefintCmd+0x1c>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	4a15      	ldr	r2, [pc, #84]	@ (8000e04 <ADC_VrefintCmd+0x6c>)
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d110      	bne.n	8000dd6 <ADC_VrefintCmd+0x3e>
  {
    if (NewState != DISABLE)
 8000db4:	78fb      	ldrb	r3, [r7, #3]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d006      	beq.n	8000dc8 <ADC_VrefintCmd+0x30>
    {
      /* Enable the Vrefint channel*/
      ADC1_2->CCR |= ADC12_CCR_VREFEN;
 8000dba:	4b13      	ldr	r3, [pc, #76]	@ (8000e08 <ADC_VrefintCmd+0x70>)
 8000dbc:	689b      	ldr	r3, [r3, #8]
 8000dbe:	4a12      	ldr	r2, [pc, #72]	@ (8000e08 <ADC_VrefintCmd+0x70>)
 8000dc0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000dc4:	6093      	str	r3, [r2, #8]
    if (NewState != DISABLE)
 8000dc6:	e017      	b.n	8000df8 <ADC_VrefintCmd+0x60>
    }
    else
    {
      /* Disable the Vrefint channel*/
      ADC1_2->CCR &= ~(uint32_t)ADC12_CCR_VREFEN;
 8000dc8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e08 <ADC_VrefintCmd+0x70>)
 8000dca:	689b      	ldr	r3, [r3, #8]
 8000dcc:	4a0e      	ldr	r2, [pc, #56]	@ (8000e08 <ADC_VrefintCmd+0x70>)
 8000dce:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000dd2:	6093      	str	r3, [r2, #8]
    if (NewState != DISABLE)
 8000dd4:	e010      	b.n	8000df8 <ADC_VrefintCmd+0x60>
    }
  }
  else
  {
    if (NewState != DISABLE)
 8000dd6:	78fb      	ldrb	r3, [r7, #3]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d006      	beq.n	8000dea <ADC_VrefintCmd+0x52>
    {
      /* Enable the Vrefint channel*/
      ADC3_4->CCR |= ADC34_CCR_VREFEN;
 8000ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8000e0c <ADC_VrefintCmd+0x74>)
 8000dde:	689b      	ldr	r3, [r3, #8]
 8000de0:	4a0a      	ldr	r2, [pc, #40]	@ (8000e0c <ADC_VrefintCmd+0x74>)
 8000de2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000de6:	6093      	str	r3, [r2, #8]
    {
      /* Disable the Vrefint channel*/
      ADC3_4->CCR &= ~(uint32_t)ADC34_CCR_VREFEN;
    }
  }
}
 8000de8:	e006      	b.n	8000df8 <ADC_VrefintCmd+0x60>
      ADC3_4->CCR &= ~(uint32_t)ADC34_CCR_VREFEN;
 8000dea:	4b08      	ldr	r3, [pc, #32]	@ (8000e0c <ADC_VrefintCmd+0x74>)
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	4a07      	ldr	r2, [pc, #28]	@ (8000e0c <ADC_VrefintCmd+0x74>)
 8000df0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000df4:	6093      	str	r3, [r2, #8]
}
 8000df6:	e7ff      	b.n	8000df8 <ADC_VrefintCmd+0x60>
 8000df8:	bf00      	nop
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	50000100 	.word	0x50000100
 8000e08:	50000300 	.word	0x50000300
 8000e0c:	50000700 	.word	0x50000700

08000e10 <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_AWD3: ADC Analog watchdog 3 flag 
  *     @arg ADC_FLAG_JQOVF: ADC Injected Context Queue Overflow flag 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint32_t ADC_FLAG)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b085      	sub	sp, #20
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->ISR & ADC_FLAG) != (uint32_t)RESET)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	4013      	ands	r3, r2
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d002      	beq.n	8000e30 <ADC_GetFlagStatus+0x20>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	73fb      	strb	r3, [r7, #15]
 8000e2e:	e001      	b.n	8000e34 <ADC_GetFlagStatus+0x24>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000e30:	2300      	movs	r3, #0
 8000e32:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3714      	adds	r7, #20
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
	...

08000e44 <EXTI_Init>:
  * @retval None
  */
  

void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b085      	sub	sp, #20
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE_ALL(EXTI_InitStruct->EXTI_Line));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000e50:	4b7b      	ldr	r3, [pc, #492]	@ (8001040 <EXTI_Init+0x1fc>)
 8000e52:	60fb      	str	r3, [r7, #12]
      
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	799b      	ldrb	r3, [r3, #6]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	f000 80d2 	beq.w	8001002 <EXTI_Init+0x1be>
  {
    /* Clear EXTI line configuration */   
    *(__IO uint32_t *) (((uint32_t) &(EXTI->IMR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));   
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	095b      	lsrs	r3, r3, #5
 8000e64:	f103 7300 	add.w	r3, r3, #33554432	@ 0x2000000
 8000e68:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8000e6c:	015b      	lsls	r3, r3, #5
 8000e6e:	6819      	ldr	r1, [r3, #0]
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f003 031f 	and.w	r3, r3, #31
 8000e78:	2201      	movs	r2, #1
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	43da      	mvns	r2, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	095b      	lsrs	r3, r3, #5
 8000e86:	f103 7300 	add.w	r3, r3, #33554432	@ 0x2000000
 8000e8a:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8000e8e:	015b      	lsls	r3, r3, #5
 8000e90:	4618      	mov	r0, r3
 8000e92:	ea01 0302 	and.w	r3, r1, r2
 8000e96:	6003      	str	r3, [r0, #0]
    *(__IO uint32_t *) (((uint32_t) &(EXTI->EMR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	095b      	lsrs	r3, r3, #5
 8000e9e:	015a      	lsls	r2, r3, #5
 8000ea0:	4b68      	ldr	r3, [pc, #416]	@ (8001044 <EXTI_Init+0x200>)
 8000ea2:	4413      	add	r3, r2
 8000ea4:	6819      	ldr	r1, [r3, #0]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f003 031f 	and.w	r3, r3, #31
 8000eae:	2201      	movs	r2, #1
 8000eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb4:	43da      	mvns	r2, r3
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	095b      	lsrs	r3, r3, #5
 8000ebc:	0158      	lsls	r0, r3, #5
 8000ebe:	4b61      	ldr	r3, [pc, #388]	@ (8001044 <EXTI_Init+0x200>)
 8000ec0:	4403      	add	r3, r0
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	ea01 0302 	and.w	r3, r1, r2
 8000ec8:	6003      	str	r3, [r0, #0]
     
    tmp += EXTI_InitStruct->EXTI_Mode + (((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	791b      	ldrb	r3, [r3, #4]
 8000ece:	461a      	mov	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	095b      	lsrs	r3, r3, #5
 8000ed6:	015b      	lsls	r3, r3, #5
 8000ed8:	4413      	add	r3, r2
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	4413      	add	r3, r2
 8000ede:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f003 031f 	and.w	r3, r3, #31
 8000eec:	2101      	movs	r1, #1
 8000eee:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	430a      	orrs	r2, r1
 8000ef8:	601a      	str	r2, [r3, #0]
    
    tmp = (uint32_t)EXTI_BASE;
 8000efa:	4b51      	ldr	r3, [pc, #324]	@ (8001040 <EXTI_Init+0x1fc>)
 8000efc:	60fb      	str	r3, [r7, #12]

    /* Clear Rising Falling edge configuration */
    *(__IO uint32_t *) (((uint32_t) &(EXTI->RTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	095b      	lsrs	r3, r3, #5
 8000f04:	015a      	lsls	r2, r3, #5
 8000f06:	4b50      	ldr	r3, [pc, #320]	@ (8001048 <EXTI_Init+0x204>)
 8000f08:	4413      	add	r3, r2
 8000f0a:	6819      	ldr	r1, [r3, #0]
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f003 031f 	and.w	r3, r3, #31
 8000f14:	2201      	movs	r2, #1
 8000f16:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1a:	43da      	mvns	r2, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	095b      	lsrs	r3, r3, #5
 8000f22:	0158      	lsls	r0, r3, #5
 8000f24:	4b48      	ldr	r3, [pc, #288]	@ (8001048 <EXTI_Init+0x204>)
 8000f26:	4403      	add	r3, r0
 8000f28:	4618      	mov	r0, r3
 8000f2a:	ea01 0302 	and.w	r3, r1, r2
 8000f2e:	6003      	str	r3, [r0, #0]
    *(__IO uint32_t *) (((uint32_t) &(EXTI->FTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	095b      	lsrs	r3, r3, #5
 8000f36:	015a      	lsls	r2, r3, #5
 8000f38:	4b44      	ldr	r3, [pc, #272]	@ (800104c <EXTI_Init+0x208>)
 8000f3a:	4413      	add	r3, r2
 8000f3c:	6819      	ldr	r1, [r3, #0]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 031f 	and.w	r3, r3, #31
 8000f46:	2201      	movs	r2, #1
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	43da      	mvns	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	095b      	lsrs	r3, r3, #5
 8000f54:	0158      	lsls	r0, r3, #5
 8000f56:	4b3d      	ldr	r3, [pc, #244]	@ (800104c <EXTI_Init+0x208>)
 8000f58:	4403      	add	r3, r0
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	ea01 0302 	and.w	r3, r1, r2
 8000f60:	6003      	str	r3, [r0, #0]
    
      /* Select the trigger for the selected interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	795b      	ldrb	r3, [r3, #5]
 8000f66:	2b10      	cmp	r3, #16
 8000f68:	d132      	bne.n	8000fd0 <EXTI_Init+0x18c>
    {
      /* Rising Falling edge */
    *(__IO uint32_t *) (((uint32_t) &(EXTI->RTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	095b      	lsrs	r3, r3, #5
 8000f70:	015a      	lsls	r2, r3, #5
 8000f72:	4b35      	ldr	r3, [pc, #212]	@ (8001048 <EXTI_Init+0x204>)
 8000f74:	4413      	add	r3, r2
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f003 031f 	and.w	r3, r3, #31
 8000f80:	2101      	movs	r1, #1
 8000f82:	fa01 f303 	lsl.w	r3, r1, r3
 8000f86:	4618      	mov	r0, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	095b      	lsrs	r3, r3, #5
 8000f8e:	0159      	lsls	r1, r3, #5
 8000f90:	4b2d      	ldr	r3, [pc, #180]	@ (8001048 <EXTI_Init+0x204>)
 8000f92:	440b      	add	r3, r1
 8000f94:	4619      	mov	r1, r3
 8000f96:	ea42 0300 	orr.w	r3, r2, r0
 8000f9a:	600b      	str	r3, [r1, #0]
    *(__IO uint32_t *) (((uint32_t) &(EXTI->FTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));      
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	095b      	lsrs	r3, r3, #5
 8000fa2:	015a      	lsls	r2, r3, #5
 8000fa4:	4b29      	ldr	r3, [pc, #164]	@ (800104c <EXTI_Init+0x208>)
 8000fa6:	4413      	add	r3, r2
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f003 031f 	and.w	r3, r3, #31
 8000fb2:	2101      	movs	r1, #1
 8000fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb8:	4618      	mov	r0, r3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	095b      	lsrs	r3, r3, #5
 8000fc0:	0159      	lsls	r1, r3, #5
 8000fc2:	4b22      	ldr	r3, [pc, #136]	@ (800104c <EXTI_Init+0x208>)
 8000fc4:	440b      	add	r3, r1
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	ea42 0300 	orr.w	r3, r2, r0
 8000fcc:	600b      	str	r3, [r1, #0]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
  }
         
}
 8000fce:	e030      	b.n	8001032 <EXTI_Init+0x1ee>
      tmp += EXTI_InitStruct->EXTI_Trigger + (((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	795b      	ldrb	r3, [r3, #5]
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	095b      	lsrs	r3, r3, #5
 8000fdc:	015b      	lsls	r3, r3, #5
 8000fde:	4413      	add	r3, r2
 8000fe0:	68fa      	ldr	r2, [r7, #12]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f003 031f 	and.w	r3, r3, #31
 8000ff2:	2101      	movs	r1, #1
 8000ff4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	430a      	orrs	r2, r1
 8000ffe:	601a      	str	r2, [r3, #0]
}
 8001000:	e017      	b.n	8001032 <EXTI_Init+0x1ee>
    tmp += EXTI_InitStruct->EXTI_Mode + (((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	791b      	ldrb	r3, [r3, #4]
 8001006:	461a      	mov	r2, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	095b      	lsrs	r3, r3, #5
 800100e:	015b      	lsls	r3, r3, #5
 8001010:	4413      	add	r3, r2
 8001012:	68fa      	ldr	r2, [r7, #12]
 8001014:	4413      	add	r3, r2
 8001016:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	6819      	ldr	r1, [r3, #0]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f003 031f 	and.w	r3, r3, #31
 8001024:	2201      	movs	r2, #1
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	43da      	mvns	r2, r3
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	400a      	ands	r2, r1
 8001030:	601a      	str	r2, [r3, #0]
}
 8001032:	bf00      	nop
 8001034:	3714      	adds	r7, #20
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	40010400 	.word	0x40010400
 8001044:	40010404 	.word	0x40010404
 8001048:	40010408 	.word	0x40010408
 800104c:	4001040c 	.word	0x4001040c

08001050 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8001058:	2300      	movs	r3, #0
 800105a:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 800105c:	2300      	movs	r3, #0
 800105e:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  *(__IO uint32_t *) (((uint32_t) &(EXTI->IMR)) + ((EXTI_Line) >> 5 ) * 0x20) & (uint32_t)(1 << (EXTI_Line & 0x1F));
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	095b      	lsrs	r3, r3, #5
 8001064:	f103 7300 	add.w	r3, r3, #33554432	@ 0x2000000
 8001068:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800106c:	015b      	lsls	r3, r3, #5
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	f002 021f 	and.w	r2, r2, #31
 8001076:	2101      	movs	r1, #1
 8001078:	fa01 f202 	lsl.w	r2, r1, r2
 800107c:	4013      	ands	r3, r2
 800107e:	60bb      	str	r3, [r7, #8]
 
  if ( (((*(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + (((EXTI_Line) >> 5 ) * 0x20) )) & (uint32_t)(1 << (EXTI_Line & 0x1F))) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	095b      	lsrs	r3, r3, #5
 8001084:	015a      	lsls	r2, r3, #5
 8001086:	4b0d      	ldr	r3, [pc, #52]	@ (80010bc <EXTI_GetITStatus+0x6c>)
 8001088:	4413      	add	r3, r2
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	f002 021f 	and.w	r2, r2, #31
 8001092:	2101      	movs	r1, #1
 8001094:	fa01 f202 	lsl.w	r2, r1, r2
 8001098:	4013      	ands	r3, r2
 800109a:	2b00      	cmp	r3, #0
 800109c:	d005      	beq.n	80010aa <EXTI_GetITStatus+0x5a>
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d002      	beq.n	80010aa <EXTI_GetITStatus+0x5a>
  {
    bitstatus = SET;
 80010a4:	2301      	movs	r3, #1
 80010a6:	73fb      	strb	r3, [r7, #15]
 80010a8:	e001      	b.n	80010ae <EXTI_GetITStatus+0x5e>
  }
  else
  {
    bitstatus = RESET;
 80010aa:	2300      	movs	r3, #0
 80010ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
  
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3714      	adds	r7, #20
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	40010414 	.word	0x40010414

080010c0 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE_EXT(EXTI_Line));
  
  *(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + ((EXTI_Line) >> 5 ) * 0x20) = (1 << (EXTI_Line & 0x1F));
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f003 031f 	and.w	r3, r3, #31
 80010ce:	2201      	movs	r2, #1
 80010d0:	fa02 f103 	lsl.w	r1, r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	095b      	lsrs	r3, r3, #5
 80010d8:	015a      	lsls	r2, r3, #5
 80010da:	4b05      	ldr	r3, [pc, #20]	@ (80010f0 <EXTI_ClearITPendingBit+0x30>)
 80010dc:	4413      	add	r3, r2
 80010de:	460a      	mov	r2, r1
 80010e0:	601a      	str	r2, [r3, #0]
}
 80010e2:	bf00      	nop
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	40010414 	.word	0x40010414

080010f4 <GPIO_Init>:
  *         GPIO_Pin_0->GPIO_Pin_2, GPIO_Pin_4, GPIO_Pin_6, GPIO_Pin_9 
  *                       and GPIO_Pin_10 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{ 
 80010f4:	b480      	push	{r7}
 80010f6:	b087      	sub	sp, #28
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
 8001102:	2300      	movs	r3, #0
 8001104:	613b      	str	r3, [r7, #16]
 8001106:	2300      	movs	r3, #0
 8001108:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800110a:	2300      	movs	r3, #0
 800110c:	617b      	str	r3, [r7, #20]
 800110e:	e07c      	b.n	800120a <GPIO_Init+0x116>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001110:	2201      	movs	r2, #1
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	4013      	ands	r3, r2
 8001122:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001124:	68fa      	ldr	r2, [r7, #12]
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	429a      	cmp	r2, r3
 800112a:	d16b      	bne.n	8001204 <GPIO_Init+0x110>
    {
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	791b      	ldrb	r3, [r3, #4]
 8001130:	2b01      	cmp	r3, #1
 8001132:	d003      	beq.n	800113c <GPIO_Init+0x48>
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	791b      	ldrb	r3, [r3, #4]
 8001138:	2b02      	cmp	r3, #2
 800113a:	d134      	bne.n	80011a6 <GPIO_Init+0xb2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	689a      	ldr	r2, [r3, #8]
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	2103      	movs	r1, #3
 8001146:	fa01 f303 	lsl.w	r3, r1, r3
 800114a:	43db      	mvns	r3, r3
 800114c:	401a      	ands	r2, r3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	689a      	ldr	r2, [r3, #8]
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	795b      	ldrb	r3, [r3, #5]
 800115a:	4619      	mov	r1, r3
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	fa01 f303 	lsl.w	r3, r1, r3
 8001164:	431a      	orrs	r2, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	889b      	ldrh	r3, [r3, #4]
 800116e:	b29a      	uxth	r2, r3
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	b29b      	uxth	r3, r3
 8001174:	4619      	mov	r1, r3
 8001176:	2301      	movs	r3, #1
 8001178:	408b      	lsls	r3, r1
 800117a:	b29b      	uxth	r3, r3
 800117c:	43db      	mvns	r3, r3
 800117e:	b29b      	uxth	r3, r3
 8001180:	4013      	ands	r3, r2
 8001182:	b29a      	uxth	r2, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	889b      	ldrh	r3, [r3, #4]
 800118c:	b29a      	uxth	r2, r3
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	799b      	ldrb	r3, [r3, #6]
 8001192:	4619      	mov	r1, r3
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	b29b      	uxth	r3, r3
 8001198:	fa01 f303 	lsl.w	r3, r1, r3
 800119c:	b29b      	uxth	r3, r3
 800119e:	4313      	orrs	r3, r2
 80011a0:	b29a      	uxth	r2, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	809a      	strh	r2, [r3, #4]
      }
      
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	2103      	movs	r1, #3
 80011b0:	fa01 f303 	lsl.w	r3, r1, r3
 80011b4:	43db      	mvns	r3, r3
 80011b6:	401a      	ands	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	791b      	ldrb	r3, [r3, #4]
 80011c4:	4619      	mov	r1, r3
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	fa01 f303 	lsl.w	r3, r1, r3
 80011ce:	431a      	orrs	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	601a      	str	r2, [r3, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68da      	ldr	r2, [r3, #12]
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	b29b      	uxth	r3, r3
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	2103      	movs	r1, #3
 80011e0:	fa01 f303 	lsl.w	r3, r1, r3
 80011e4:	43db      	mvns	r3, r3
 80011e6:	401a      	ands	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	68da      	ldr	r2, [r3, #12]
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	79db      	ldrb	r3, [r3, #7]
 80011f4:	4619      	mov	r1, r3
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	005b      	lsls	r3, r3, #1
 80011fa:	fa01 f303 	lsl.w	r3, r1, r3
 80011fe:	431a      	orrs	r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	3301      	adds	r3, #1
 8001208:	617b      	str	r3, [r7, #20]
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	2b0f      	cmp	r3, #15
 800120e:	f67f af7f 	bls.w	8001110 <GPIO_Init+0x1c>
    }
  }
}
 8001212:	bf00      	nop
 8001214:	bf00      	nop
 8001216:	371c      	adds	r7, #28
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <GPIO_StructInit>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800122e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2200      	movs	r2, #0
 8001234:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2202      	movs	r2, #2
 800123a:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2200      	movs	r2, #0
 8001240:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2200      	movs	r2, #0
 8001246:	71da      	strb	r2, [r3, #7]
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	460b      	mov	r3, r1
 800125e:	807b      	strh	r3, [r7, #2]
 8001260:	4613      	mov	r3, r2
 8001262:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));
  
  if (BitVal != Bit_RESET)
 8001264:	787b      	ldrb	r3, [r7, #1]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d003      	beq.n	8001272 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800126a:	887a      	ldrh	r2, [r7, #2]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001270:	e002      	b.n	8001278 <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin ;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	887a      	ldrh	r2, [r7, #2]
 8001276:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8001278:	bf00      	nop
 800127a:	370c      	adds	r7, #12
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr

08001284 <GPIO_PinAFConfig>:
  *        for the detailed mapping of the system and peripherals alternate 
  *        function I/O pins.
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001284:	b480      	push	{r7}
 8001286:	b085      	sub	sp, #20
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	460b      	mov	r3, r1
 800128e:	807b      	strh	r3, [r7, #2]
 8001290:	4613      	mov	r3, r2
 8001292:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001294:	2300      	movs	r3, #0
 8001296:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001298:	2300      	movs	r3, #0
 800129a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 800129c:	787a      	ldrb	r2, [r7, #1]
 800129e:	887b      	ldrh	r3, [r7, #2]
 80012a0:	f003 0307 	and.w	r3, r3, #7
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	fa02 f303 	lsl.w	r3, r2, r3
 80012aa:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 80012ac:	887b      	ldrh	r3, [r7, #2]
 80012ae:	08db      	lsrs	r3, r3, #3
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	461a      	mov	r2, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	3208      	adds	r2, #8
 80012b8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80012bc:	887b      	ldrh	r3, [r7, #2]
 80012be:	f003 0307 	and.w	r3, r3, #7
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	210f      	movs	r1, #15
 80012c6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ca:	43db      	mvns	r3, r3
 80012cc:	8879      	ldrh	r1, [r7, #2]
 80012ce:	08c9      	lsrs	r1, r1, #3
 80012d0:	b289      	uxth	r1, r1
 80012d2:	4608      	mov	r0, r1
 80012d4:	ea02 0103 	and.w	r1, r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f100 0208 	add.w	r2, r0, #8
 80012de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80012e2:	887b      	ldrh	r3, [r7, #2]
 80012e4:	08db      	lsrs	r3, r3, #3
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	461a      	mov	r2, r3
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	3208      	adds	r2, #8
 80012ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012f2:	68fa      	ldr	r2, [r7, #12]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80012f8:	887b      	ldrh	r3, [r7, #2]
 80012fa:	08db      	lsrs	r3, r3, #3
 80012fc:	b29b      	uxth	r3, r3
 80012fe:	461a      	mov	r2, r3
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3208      	adds	r2, #8
 8001304:	68b9      	ldr	r1, [r7, #8]
 8001306:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800130a:	bf00      	nop
 800130c:	3714      	adds	r7, #20
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
	...

08001318 <NVIC_PriorityGroupConfig>:
  *     @note When NVIC_PriorityGroup_0 is selected, it will no be any nested 
  *           interrupt. This interrupts priority is managed only with subpriority.                                    
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8001320:	4a06      	ldr	r2, [pc, #24]	@ (800133c <NVIC_PriorityGroupConfig+0x24>)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001328:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800132c:	60d3      	str	r3, [r2, #12]
}
 800132e:	bf00      	nop
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	e000ed00 	.word	0xe000ed00

08001340 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8001340:	b480      	push	{r7}
 8001342:	b087      	sub	sp, #28
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8001348:	2300      	movs	r3, #0
 800134a:	617b      	str	r3, [r7, #20]
 800134c:	2300      	movs	r3, #0
 800134e:	613b      	str	r3, [r7, #16]
 8001350:	230f      	movs	r3, #15
 8001352:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	78db      	ldrb	r3, [r3, #3]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d03a      	beq.n	80013d2 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800135c:	4b28      	ldr	r3, [pc, #160]	@ (8001400 <NVIC_Init+0xc0>)
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	43db      	mvns	r3, r3
 8001362:	0a1b      	lsrs	r3, r3, #8
 8001364:	f003 0307 	and.w	r3, r3, #7
 8001368:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	f1c3 0304 	rsb	r3, r3, #4
 8001370:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8001372:	68fa      	ldr	r2, [r7, #12]
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	fa22 f303 	lsr.w	r3, r2, r3
 800137a:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	785b      	ldrb	r3, [r3, #1]
 8001380:	461a      	mov	r2, r3
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	fa02 f303 	lsl.w	r3, r2, r3
 8001388:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	789b      	ldrb	r3, [r3, #2]
 800138e:	461a      	mov	r2, r3
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	4013      	ands	r3, r2
 8001394:	697a      	ldr	r2, [r7, #20]
 8001396:	4313      	orrs	r3, r2
 8001398:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	011b      	lsls	r3, r3, #4
 800139e:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80013a0:	4a18      	ldr	r2, [pc, #96]	@ (8001404 <NVIC_Init+0xc4>)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	6979      	ldr	r1, [r7, #20]
 80013a8:	b2c9      	uxtb	r1, r1
 80013aa:	4413      	add	r3, r2
 80013ac:	460a      	mov	r2, r1
 80013ae:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80013ba:	4912      	ldr	r1, [pc, #72]	@ (8001404 <NVIC_Init+0xc4>)
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	7812      	ldrb	r2, [r2, #0]
 80013c0:	0952      	lsrs	r2, r2, #5
 80013c2:	b2d2      	uxtb	r2, r2
 80013c4:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80013c6:	2201      	movs	r2, #1
 80013c8:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80013cc:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80013d0:	e00f      	b.n	80013f2 <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80013da:	490a      	ldr	r1, [pc, #40]	@ (8001404 <NVIC_Init+0xc4>)
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	7812      	ldrb	r2, [r2, #0]
 80013e0:	0952      	lsrs	r2, r2, #5
 80013e2:	b2d2      	uxtb	r2, r2
 80013e4:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80013e6:	2201      	movs	r2, #1
 80013e8:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80013ea:	f100 0320 	add.w	r3, r0, #32
 80013ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80013f2:	bf00      	nop
 80013f4:	371c      	adds	r7, #28
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	e000ed00 	.word	0xe000ed00
 8001404:	e000e100 	.word	0xe000e100

08001408 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001408:	b480      	push	{r7}
 800140a:	b08b      	sub	sp, #44	@ 0x2c
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 8001410:	2300      	movs	r3, #0
 8001412:	623b      	str	r3, [r7, #32]
 8001414:	2300      	movs	r3, #0
 8001416:	61fb      	str	r3, [r7, #28]
 8001418:	2300      	movs	r3, #0
 800141a:	61bb      	str	r3, [r7, #24]
 800141c:	2300      	movs	r3, #0
 800141e:	617b      	str	r3, [r7, #20]
 8001420:	2300      	movs	r3, #0
 8001422:	613b      	str	r3, [r7, #16]
 8001424:	2300      	movs	r3, #0
 8001426:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 8001428:	2300      	movs	r3, #0
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	2300      	movs	r3, #0
 800142e:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001430:	4b8b      	ldr	r3, [pc, #556]	@ (8001660 <RCC_GetClocksFreq+0x258>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f003 030c 	and.w	r3, r3, #12
 8001438:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 800143a:	6a3b      	ldr	r3, [r7, #32]
 800143c:	2b08      	cmp	r3, #8
 800143e:	d011      	beq.n	8001464 <RCC_GetClocksFreq+0x5c>
 8001440:	6a3b      	ldr	r3, [r7, #32]
 8001442:	2b08      	cmp	r3, #8
 8001444:	d837      	bhi.n	80014b6 <RCC_GetClocksFreq+0xae>
 8001446:	6a3b      	ldr	r3, [r7, #32]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d003      	beq.n	8001454 <RCC_GetClocksFreq+0x4c>
 800144c:	6a3b      	ldr	r3, [r7, #32]
 800144e:	2b04      	cmp	r3, #4
 8001450:	d004      	beq.n	800145c <RCC_GetClocksFreq+0x54>
 8001452:	e030      	b.n	80014b6 <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	4a83      	ldr	r2, [pc, #524]	@ (8001664 <RCC_GetClocksFreq+0x25c>)
 8001458:	601a      	str	r2, [r3, #0]
      break;
 800145a:	e030      	b.n	80014be <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	4a81      	ldr	r2, [pc, #516]	@ (8001664 <RCC_GetClocksFreq+0x25c>)
 8001460:	601a      	str	r2, [r3, #0]
      break;
 8001462:	e02c      	b.n	80014be <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8001464:	4b7e      	ldr	r3, [pc, #504]	@ (8001660 <RCC_GetClocksFreq+0x258>)
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800146c:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800146e:	4b7c      	ldr	r3, [pc, #496]	@ (8001660 <RCC_GetClocksFreq+0x258>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001476:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	0c9b      	lsrs	r3, r3, #18
 800147c:	3302      	adds	r3, #2
 800147e:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d105      	bne.n	8001492 <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	4a77      	ldr	r2, [pc, #476]	@ (8001668 <RCC_GetClocksFreq+0x260>)
 800148a:	fb02 f303 	mul.w	r3, r2, r3
 800148e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001490:	e00d      	b.n	80014ae <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8001492:	4b73      	ldr	r3, [pc, #460]	@ (8001660 <RCC_GetClocksFreq+0x258>)
 8001494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001496:	f003 030f 	and.w	r3, r3, #15
 800149a:	3301      	adds	r3, #1
 800149c:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 800149e:	4a71      	ldr	r2, [pc, #452]	@ (8001664 <RCC_GetClocksFreq+0x25c>)
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	fbb2 f2f3 	udiv	r2, r2, r3
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	fb02 f303 	mul.w	r3, r2, r3
 80014ac:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014b2:	601a      	str	r2, [r3, #0]
      break;
 80014b4:	e003      	b.n	80014be <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4a6a      	ldr	r2, [pc, #424]	@ (8001664 <RCC_GetClocksFreq+0x25c>)
 80014ba:	601a      	str	r2, [r3, #0]
      break;
 80014bc:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80014be:	4b68      	ldr	r3, [pc, #416]	@ (8001660 <RCC_GetClocksFreq+0x258>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80014c6:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 80014c8:	6a3b      	ldr	r3, [r7, #32]
 80014ca:	091b      	lsrs	r3, r3, #4
 80014cc:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 80014ce:	4a67      	ldr	r2, [pc, #412]	@ (800166c <RCC_GetClocksFreq+0x264>)
 80014d0:	6a3b      	ldr	r3, [r7, #32]
 80014d2:	4413      	add	r3, r2
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	40da      	lsrs	r2, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80014e6:	4b5e      	ldr	r3, [pc, #376]	@ (8001660 <RCC_GetClocksFreq+0x258>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80014ee:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 80014f0:	6a3b      	ldr	r3, [r7, #32]
 80014f2:	0a1b      	lsrs	r3, r3, #8
 80014f4:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 80014f6:	4a5d      	ldr	r2, [pc, #372]	@ (800166c <RCC_GetClocksFreq+0x264>)
 80014f8:	6a3b      	ldr	r3, [r7, #32]
 80014fa:	4413      	add	r3, r2
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	685a      	ldr	r2, [r3, #4]
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	40da      	lsrs	r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800150e:	4b54      	ldr	r3, [pc, #336]	@ (8001660 <RCC_GetClocksFreq+0x258>)
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8001516:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 8001518:	6a3b      	ldr	r3, [r7, #32]
 800151a:	0adb      	lsrs	r3, r3, #11
 800151c:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 800151e:	4a53      	ldr	r2, [pc, #332]	@ (800166c <RCC_GetClocksFreq+0x264>)
 8001520:	6a3b      	ldr	r3, [r7, #32]
 8001522:	4413      	add	r3, r2
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	b2db      	uxtb	r3, r3
 8001528:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685a      	ldr	r2, [r3, #4]
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	40da      	lsrs	r2, r3
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 8001536:	4b4a      	ldr	r3, [pc, #296]	@ (8001660 <RCC_GetClocksFreq+0x258>)
 8001538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800153a:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800153e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8001540:	6a3b      	ldr	r3, [r7, #32]
 8001542:	091b      	lsrs	r3, r3, #4
 8001544:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8001546:	4a4a      	ldr	r2, [pc, #296]	@ (8001670 <RCC_GetClocksFreq+0x268>)
 8001548:	6a3b      	ldr	r3, [r7, #32]
 800154a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800154e:	b29b      	uxth	r3, r3
 8001550:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	f003 0310 	and.w	r3, r3, #16
 8001558:	2b00      	cmp	r3, #0
 800155a:	d006      	beq.n	800156a <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 800155c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	fbb2 f2f3 	udiv	r2, r2, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	611a      	str	r2, [r3, #16]
 8001568:	e003      	b.n	8001572 <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 8001572:	4b3b      	ldr	r3, [pc, #236]	@ (8001660 <RCC_GetClocksFreq+0x258>)
 8001574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001576:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 800157a:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 800157c:	6a3b      	ldr	r3, [r7, #32]
 800157e:	0a5b      	lsrs	r3, r3, #9
 8001580:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8001582:	4a3b      	ldr	r2, [pc, #236]	@ (8001670 <RCC_GetClocksFreq+0x268>)
 8001584:	6a3b      	ldr	r3, [r7, #32]
 8001586:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800158a:	b29b      	uxth	r3, r3
 800158c:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	f003 0310 	and.w	r3, r3, #16
 8001594:	2b00      	cmp	r3, #0
 8001596:	d006      	beq.n	80015a6 <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8001598:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	fbb2 f2f3 	udiv	r2, r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	615a      	str	r2, [r3, #20]
 80015a4:	e003      	b.n	80015ae <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 80015ae:	4b2c      	ldr	r3, [pc, #176]	@ (8001660 <RCC_GetClocksFreq+0x258>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b2:	f003 0310 	and.w	r3, r3, #16
 80015b6:	2b10      	cmp	r3, #16
 80015b8:	d003      	beq.n	80015c2 <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a29      	ldr	r2, [pc, #164]	@ (8001664 <RCC_GetClocksFreq+0x25c>)
 80015be:	619a      	str	r2, [r3, #24]
 80015c0:	e003      	b.n	80015ca <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 80015ca:	4b25      	ldr	r3, [pc, #148]	@ (8001660 <RCC_GetClocksFreq+0x258>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ce:	f003 0320 	and.w	r3, r3, #32
 80015d2:	2b20      	cmp	r3, #32
 80015d4:	d003      	beq.n	80015de <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a22      	ldr	r2, [pc, #136]	@ (8001664 <RCC_GetClocksFreq+0x25c>)
 80015da:	61da      	str	r2, [r3, #28]
 80015dc:	e003      	b.n	80015e6 <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80015e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001660 <RCC_GetClocksFreq+0x258>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80015f2:	d10d      	bne.n	8001610 <RCC_GetClocksFreq+0x208>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015fa:	429a      	cmp	r2, r3
 80015fc:	d108      	bne.n	8001610 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 80015fe:	68fa      	ldr	r2, [r7, #12]
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	429a      	cmp	r2, r3
 8001604:	d104      	bne.n	8001610 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 8001606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001608:	005a      	lsls	r2, r3, #1
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	621a      	str	r2, [r3, #32]
 800160e:	e003      	b.n	8001618 <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	68da      	ldr	r2, [r3, #12]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8001618:	4b11      	ldr	r3, [pc, #68]	@ (8001660 <RCC_GetClocksFreq+0x258>)
 800161a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001620:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001624:	d10d      	bne.n	8001642 <RCC_GetClocksFreq+0x23a>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800162c:	429a      	cmp	r2, r3
 800162e:	d108      	bne.n	8001642 <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 8001630:	68fa      	ldr	r2, [r7, #12]
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	429a      	cmp	r2, r3
 8001636:	d104      	bne.n	8001642 <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 8001638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800163a:	005a      	lsls	r2, r3, #1
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001640:	e003      	b.n	800164a <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	68da      	ldr	r2, [r3, #12]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 800164a:	4b05      	ldr	r3, [pc, #20]	@ (8001660 <RCC_GetClocksFreq+0x258>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	f003 0303 	and.w	r3, r3, #3
 8001652:	2b00      	cmp	r3, #0
 8001654:	d10e      	bne.n	8001674 <RCC_GetClocksFreq+0x26c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	68da      	ldr	r2, [r3, #12]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	629a      	str	r2, [r3, #40]	@ 0x28
 800165e:	e028      	b.n	80016b2 <RCC_GetClocksFreq+0x2aa>
 8001660:	40021000 	.word	0x40021000
 8001664:	007a1200 	.word	0x007a1200
 8001668:	003d0900 	.word	0x003d0900
 800166c:	08005f30 	.word	0x08005f30
 8001670:	08005f40 	.word	0x08005f40
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8001674:	4b6c      	ldr	r3, [pc, #432]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 8001676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001678:	f003 0303 	and.w	r3, r3, #3
 800167c:	2b01      	cmp	r3, #1
 800167e:	d104      	bne.n	800168a <RCC_GetClocksFreq+0x282>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	629a      	str	r2, [r3, #40]	@ 0x28
 8001688:	e013      	b.n	80016b2 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 800168a:	4b67      	ldr	r3, [pc, #412]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168e:	f003 0303 	and.w	r3, r3, #3
 8001692:	2b02      	cmp	r3, #2
 8001694:	d104      	bne.n	80016a0 <RCC_GetClocksFreq+0x298>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800169c:	629a      	str	r2, [r3, #40]	@ 0x28
 800169e:	e008      	b.n	80016b2 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 80016a0:	4b61      	ldr	r3, [pc, #388]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 80016a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a4:	f003 0303 	and.w	r3, r3, #3
 80016a8:	2b03      	cmp	r3, #3
 80016aa:	d102      	bne.n	80016b2 <RCC_GetClocksFreq+0x2aa>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	4a5f      	ldr	r2, [pc, #380]	@ (800182c <RCC_GetClocksFreq+0x424>)
 80016b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 80016b2:	4b5d      	ldr	r3, [pc, #372]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d104      	bne.n	80016c8 <RCC_GetClocksFreq+0x2c0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	689a      	ldr	r2, [r3, #8]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80016c6:	e021      	b.n	800170c <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 80016c8:	4b57      	ldr	r3, [pc, #348]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 80016ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016d4:	d104      	bne.n	80016e0 <RCC_GetClocksFreq+0x2d8>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80016de:	e015      	b.n	800170c <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 80016e0:	4b51      	ldr	r3, [pc, #324]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 80016e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80016ec:	d104      	bne.n	80016f8 <RCC_GetClocksFreq+0x2f0>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80016f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80016f6:	e009      	b.n	800170c <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 80016f8:	4b4b      	ldr	r3, [pc, #300]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 80016fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001700:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8001704:	d102      	bne.n	800170c <RCC_GetClocksFreq+0x304>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4a48      	ldr	r2, [pc, #288]	@ (800182c <RCC_GetClocksFreq+0x424>)
 800170a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 800170c:	4b46      	ldr	r3, [pc, #280]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 800170e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001710:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8001714:	2b00      	cmp	r3, #0
 8001716:	d104      	bne.n	8001722 <RCC_GetClocksFreq+0x31a>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689a      	ldr	r2, [r3, #8]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001720:	e021      	b.n	8001766 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 8001722:	4b41      	ldr	r3, [pc, #260]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800172a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800172e:	d104      	bne.n	800173a <RCC_GetClocksFreq+0x332>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	631a      	str	r2, [r3, #48]	@ 0x30
 8001738:	e015      	b.n	8001766 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 800173a:	4b3b      	ldr	r3, [pc, #236]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8001742:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001746:	d104      	bne.n	8001752 <RCC_GetClocksFreq+0x34a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800174e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001750:	e009      	b.n	8001766 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8001752:	4b35      	ldr	r3, [pc, #212]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001756:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800175a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800175e:	d102      	bne.n	8001766 <RCC_GetClocksFreq+0x35e>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	4a32      	ldr	r2, [pc, #200]	@ (800182c <RCC_GetClocksFreq+0x424>)
 8001764:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 8001766:	4b30      	ldr	r3, [pc, #192]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800176e:	2b00      	cmp	r3, #0
 8001770:	d104      	bne.n	800177c <RCC_GetClocksFreq+0x374>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	689a      	ldr	r2, [r3, #8]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	635a      	str	r2, [r3, #52]	@ 0x34
 800177a:	e021      	b.n	80017c0 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 800177c:	4b2a      	ldr	r3, [pc, #168]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 800177e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001780:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001784:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001788:	d104      	bne.n	8001794 <RCC_GetClocksFreq+0x38c>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	635a      	str	r2, [r3, #52]	@ 0x34
 8001792:	e015      	b.n	80017c0 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 8001794:	4b24      	ldr	r3, [pc, #144]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 8001796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001798:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800179c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80017a0:	d104      	bne.n	80017ac <RCC_GetClocksFreq+0x3a4>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80017a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80017aa:	e009      	b.n	80017c0 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 80017ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 80017ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80017b4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80017b8:	d102      	bne.n	80017c0 <RCC_GetClocksFreq+0x3b8>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a1b      	ldr	r2, [pc, #108]	@ (800182c <RCC_GetClocksFreq+0x424>)
 80017be:	635a      	str	r2, [r3, #52]	@ 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 80017c0:	4b19      	ldr	r3, [pc, #100]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 80017c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c4:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d104      	bne.n	80017d6 <RCC_GetClocksFreq+0x3ce>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	689a      	ldr	r2, [r3, #8]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	639a      	str	r2, [r3, #56]	@ 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 80017d4:	e021      	b.n	800181a <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 80017d6:	4b14      	ldr	r3, [pc, #80]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017da:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80017de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80017e2:	d104      	bne.n	80017ee <RCC_GetClocksFreq+0x3e6>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80017ec:	e015      	b.n	800181a <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 80017ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f2:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80017f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80017fa:	d104      	bne.n	8001806 <RCC_GetClocksFreq+0x3fe>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001802:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001804:	e009      	b.n	800181a <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 8001806:	4b08      	ldr	r3, [pc, #32]	@ (8001828 <RCC_GetClocksFreq+0x420>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800180e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001812:	d102      	bne.n	800181a <RCC_GetClocksFreq+0x412>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a05      	ldr	r2, [pc, #20]	@ (800182c <RCC_GetClocksFreq+0x424>)
 8001818:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800181a:	bf00      	nop
 800181c:	372c      	adds	r7, #44	@ 0x2c
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	40021000 	.word	0x40021000
 800182c:	007a1200 	.word	0x007a1200

08001830 <RCC_ADCCLKConfig>:
  *     @arg RCC_ADC34PLLCLK_Div128: ADC34 clock = PLLCLK/128                                  
  *     @arg RCC_ADC34PLLCLK_Div256: ADC34 clock = PLLCLK/256
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PLLCLK)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8001838:	2300      	movs	r3, #0
 800183a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PLLCLK));

  tmp = (RCC_PLLCLK >> 28);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	0f1b      	lsrs	r3, r3, #28
 8001840:	60fb      	str	r3, [r7, #12]
  
  /* Clears ADCPRE34 bits */
  if (tmp != 0)
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d006      	beq.n	8001856 <RCC_ADCCLKConfig+0x26>
  {
    RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE34;
 8001848:	4b0c      	ldr	r3, [pc, #48]	@ (800187c <RCC_ADCCLKConfig+0x4c>)
 800184a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800184c:	4a0b      	ldr	r2, [pc, #44]	@ (800187c <RCC_ADCCLKConfig+0x4c>)
 800184e:	f423 5378 	bic.w	r3, r3, #15872	@ 0x3e00
 8001852:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001854:	e005      	b.n	8001862 <RCC_ADCCLKConfig+0x32>
  }
   /* Clears ADCPRE12 bits */
  else
  {
    RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE12;
 8001856:	4b09      	ldr	r3, [pc, #36]	@ (800187c <RCC_ADCCLKConfig+0x4c>)
 8001858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800185a:	4a08      	ldr	r2, [pc, #32]	@ (800187c <RCC_ADCCLKConfig+0x4c>)
 800185c:	f423 73f8 	bic.w	r3, r3, #496	@ 0x1f0
 8001860:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }
  /* Set ADCPRE bits according to RCC_PLLCLK value */
  RCC->CFGR2 |= RCC_PLLCLK;
 8001862:	4b06      	ldr	r3, [pc, #24]	@ (800187c <RCC_ADCCLKConfig+0x4c>)
 8001864:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001866:	4905      	ldr	r1, [pc, #20]	@ (800187c <RCC_ADCCLKConfig+0x4c>)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	4313      	orrs	r3, r2
 800186c:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 800186e:	bf00      	nop
 8001870:	3714      	adds	r7, #20
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	40021000 	.word	0x40021000

08001880 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	460b      	mov	r3, r1
 800188a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800188c:	78fb      	ldrb	r3, [r7, #3]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d006      	beq.n	80018a0 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8001892:	4b0a      	ldr	r3, [pc, #40]	@ (80018bc <RCC_AHBPeriphClockCmd+0x3c>)
 8001894:	695a      	ldr	r2, [r3, #20]
 8001896:	4909      	ldr	r1, [pc, #36]	@ (80018bc <RCC_AHBPeriphClockCmd+0x3c>)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4313      	orrs	r3, r2
 800189c:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 800189e:	e006      	b.n	80018ae <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80018a0:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <RCC_AHBPeriphClockCmd+0x3c>)
 80018a2:	695a      	ldr	r2, [r3, #20]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	43db      	mvns	r3, r3
 80018a8:	4904      	ldr	r1, [pc, #16]	@ (80018bc <RCC_AHBPeriphClockCmd+0x3c>)
 80018aa:	4013      	ands	r3, r2
 80018ac:	614b      	str	r3, [r1, #20]
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	40021000 	.word	0x40021000

080018c0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	460b      	mov	r3, r1
 80018ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80018cc:	78fb      	ldrb	r3, [r7, #3]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d006      	beq.n	80018e0 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80018d2:	4b0a      	ldr	r3, [pc, #40]	@ (80018fc <RCC_APB2PeriphClockCmd+0x3c>)
 80018d4:	699a      	ldr	r2, [r3, #24]
 80018d6:	4909      	ldr	r1, [pc, #36]	@ (80018fc <RCC_APB2PeriphClockCmd+0x3c>)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4313      	orrs	r3, r2
 80018dc:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80018de:	e006      	b.n	80018ee <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80018e0:	4b06      	ldr	r3, [pc, #24]	@ (80018fc <RCC_APB2PeriphClockCmd+0x3c>)
 80018e2:	699a      	ldr	r2, [r3, #24]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	43db      	mvns	r3, r3
 80018e8:	4904      	ldr	r1, [pc, #16]	@ (80018fc <RCC_APB2PeriphClockCmd+0x3c>)
 80018ea:	4013      	ands	r3, r2
 80018ec:	618b      	str	r3, [r1, #24]
}
 80018ee:	bf00      	nop
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	40021000 	.word	0x40021000

08001900 <SPI_SendData8>:
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data)
{
 8001900:	b480      	push	{r7}
 8001902:	b085      	sub	sp, #20
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	460b      	mov	r3, r1
 800190a:	70fb      	strb	r3, [r7, #3]
  uint32_t spixbase = 0x00;
 800190c:	2300      	movs	r3, #0
 800190e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  spixbase = (uint32_t)SPIx; 
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	60fb      	str	r3, [r7, #12]
  spixbase += 0x0C;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	330c      	adds	r3, #12
 8001918:	60fb      	str	r3, [r7, #12]
  
  *(__IO uint8_t *) spixbase = Data;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	78fa      	ldrb	r2, [r7, #3]
 800191e:	701a      	strb	r2, [r3, #0]
}
 8001920:	bf00      	nop
 8001922:	3714      	adds	r7, #20
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.   
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	460b      	mov	r3, r1
 8001936:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001938:	2300      	movs	r3, #0
 800193a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	891b      	ldrh	r3, [r3, #8]
 8001940:	b29a      	uxth	r2, r3
 8001942:	887b      	ldrh	r3, [r7, #2]
 8001944:	4013      	ands	r3, r2
 8001946:	b29b      	uxth	r3, r3
 8001948:	2b00      	cmp	r3, #0
 800194a:	d002      	beq.n	8001952 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800194c:	2301      	movs	r3, #1
 800194e:	73fb      	strb	r3, [r7, #15]
 8001950:	e001      	b.n	8001956 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001952:	2300      	movs	r3, #0
 8001954:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8001956:	7bfb      	ldrb	r3, [r7, #15]
}
 8001958:	4618      	mov	r0, r3
 800195a:	3714      	adds	r7, #20
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <SYSCFG_EXTILineConfig>:
  * @param  EXTI_PinSourcex: specifies the EXTI line to be configured.
  *         This parameter can be EXTI_PinSourcex where x can be (0..15)
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
 800196a:	4603      	mov	r3, r0
 800196c:	460a      	mov	r2, r1
 800196e:	71fb      	strb	r3, [r7, #7]
 8001970:	4613      	mov	r3, r2
 8001972:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8001974:	2300      	movs	r3, #0
 8001976:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8001978:	79bb      	ldrb	r3, [r7, #6]
 800197a:	f003 0303 	and.w	r3, r3, #3
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	220f      	movs	r2, #15
 8001982:	fa02 f303 	lsl.w	r3, r2, r3
 8001986:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8001988:	4a16      	ldr	r2, [pc, #88]	@ (80019e4 <SYSCFG_EXTILineConfig+0x80>)
 800198a:	79bb      	ldrb	r3, [r7, #6]
 800198c:	089b      	lsrs	r3, r3, #2
 800198e:	b2db      	uxtb	r3, r3
 8001990:	3302      	adds	r3, #2
 8001992:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	43db      	mvns	r3, r3
 800199a:	4812      	ldr	r0, [pc, #72]	@ (80019e4 <SYSCFG_EXTILineConfig+0x80>)
 800199c:	79b9      	ldrb	r1, [r7, #6]
 800199e:	0889      	lsrs	r1, r1, #2
 80019a0:	b2c9      	uxtb	r1, r1
 80019a2:	401a      	ands	r2, r3
 80019a4:	1c8b      	adds	r3, r1, #2
 80019a6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80019aa:	4a0e      	ldr	r2, [pc, #56]	@ (80019e4 <SYSCFG_EXTILineConfig+0x80>)
 80019ac:	79bb      	ldrb	r3, [r7, #6]
 80019ae:	089b      	lsrs	r3, r3, #2
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	3302      	adds	r3, #2
 80019b4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80019b8:	79f9      	ldrb	r1, [r7, #7]
 80019ba:	79bb      	ldrb	r3, [r7, #6]
 80019bc:	f003 0303 	and.w	r3, r3, #3
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	fa01 f303 	lsl.w	r3, r1, r3
 80019c6:	4807      	ldr	r0, [pc, #28]	@ (80019e4 <SYSCFG_EXTILineConfig+0x80>)
 80019c8:	79b9      	ldrb	r1, [r7, #6]
 80019ca:	0889      	lsrs	r1, r1, #2
 80019cc:	b2c9      	uxtb	r1, r1
 80019ce:	431a      	orrs	r2, r3
 80019d0:	1c8b      	adds	r3, r1, #2
 80019d2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80019d6:	bf00      	nop
 80019d8:	3714      	adds	r7, #20
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	40010000 	.word	0x40010000

080019e8 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80019f2:	2300      	movs	r3, #0
 80019f4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	881b      	ldrh	r3, [r3, #0]
 80019fa:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || 
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	4a2d      	ldr	r2, [pc, #180]	@ (8001ab4 <TIM_TimeBaseInit+0xcc>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d00f      	beq.n	8001a24 <TIM_TimeBaseInit+0x3c>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4a2c      	ldr	r2, [pc, #176]	@ (8001ab8 <TIM_TimeBaseInit+0xd0>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d00b      	beq.n	8001a24 <TIM_TimeBaseInit+0x3c>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a12:	d007      	beq.n	8001a24 <TIM_TimeBaseInit+0x3c>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	4a29      	ldr	r2, [pc, #164]	@ (8001abc <TIM_TimeBaseInit+0xd4>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d003      	beq.n	8001a24 <TIM_TimeBaseInit+0x3c>
     (TIMx == TIM3)|| (TIMx == TIM4)) 
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	4a28      	ldr	r2, [pc, #160]	@ (8001ac0 <TIM_TimeBaseInit+0xd8>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d108      	bne.n	8001a36 <TIM_TimeBaseInit+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001a24:	89fb      	ldrh	r3, [r7, #14]
 8001a26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a2a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	885a      	ldrh	r2, [r3, #2]
 8001a30:	89fb      	ldrh	r3, [r7, #14]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a22      	ldr	r2, [pc, #136]	@ (8001ac4 <TIM_TimeBaseInit+0xdc>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d00c      	beq.n	8001a58 <TIM_TimeBaseInit+0x70>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a21      	ldr	r2, [pc, #132]	@ (8001ac8 <TIM_TimeBaseInit+0xe0>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d008      	beq.n	8001a58 <TIM_TimeBaseInit+0x70>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001a46:	89fb      	ldrh	r3, [r7, #14]
 8001a48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a4c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	891a      	ldrh	r2, [r3, #8]
 8001a52:	89fb      	ldrh	r3, [r7, #14]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	89fa      	ldrh	r2, [r7, #14]
 8001a5c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685a      	ldr	r2, [r3, #4]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	62da      	str	r2, [r3, #44]	@ 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	881a      	ldrh	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	851a      	strh	r2, [r3, #40]	@ 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15) || 
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a10      	ldr	r2, [pc, #64]	@ (8001ab4 <TIM_TimeBaseInit+0xcc>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d00f      	beq.n	8001a96 <TIM_TimeBaseInit+0xae>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a0f      	ldr	r2, [pc, #60]	@ (8001ab8 <TIM_TimeBaseInit+0xd0>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d00b      	beq.n	8001a96 <TIM_TimeBaseInit+0xae>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a12      	ldr	r2, [pc, #72]	@ (8001acc <TIM_TimeBaseInit+0xe4>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d007      	beq.n	8001a96 <TIM_TimeBaseInit+0xae>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a11      	ldr	r2, [pc, #68]	@ (8001ad0 <TIM_TimeBaseInit+0xe8>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d003      	beq.n	8001a96 <TIM_TimeBaseInit+0xae>
      (TIMx == TIM16) || (TIMx == TIM17))  
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a10      	ldr	r2, [pc, #64]	@ (8001ad4 <TIM_TimeBaseInit+0xec>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d104      	bne.n	8001aa0 <TIM_TimeBaseInit+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	7a9b      	ldrb	r3, [r3, #10]
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	615a      	str	r2, [r3, #20]
}
 8001aa6:	bf00      	nop
 8001aa8:	3714      	adds	r7, #20
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	40012c00 	.word	0x40012c00
 8001ab8:	40013400 	.word	0x40013400
 8001abc:	40000400 	.word	0x40000400
 8001ac0:	40000800 	.word	0x40000800
 8001ac4:	40001000 	.word	0x40001000
 8001ac8:	40001400 	.word	0x40001400
 8001acc:	40014000 	.word	0x40014000
 8001ad0:	40014400 	.word	0x40014400
 8001ad4:	40014800 	.word	0x40014800

08001ad8 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ae6:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2200      	movs	r2, #0
 8001af2:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2200      	movs	r2, #0
 8001af8:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2200      	movs	r2, #0
 8001afe:	729a      	strb	r2, [r3, #10]
}
 8001b00:	bf00      	nop
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	460b      	mov	r3, r1
 8001b16:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001b18:	78fb      	ldrb	r3, [r7, #3]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d008      	beq.n	8001b30 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	881b      	ldrh	r3, [r3, #0]
 8001b22:	b29b      	uxth	r3, r3
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	b29a      	uxth	r2, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8001b2e:	e007      	b.n	8001b40 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	881b      	ldrh	r3, [r3, #0]
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	f023 0301 	bic.w	r3, r3, #1
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	801a      	strh	r2, [r3, #0]
}
 8001b40:	bf00      	nop
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b087      	sub	sp, #28
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001b56:	2300      	movs	r3, #0
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	617b      	str	r3, [r7, #20]
 8001b5e:	2300      	movs	r3, #0
 8001b60:	613b      	str	r3, [r7, #16]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6a1b      	ldr	r3, [r3, #32]
 8001b66:	f023 0201 	bic.w	r2, r3, #1
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6a1b      	ldr	r3, [r3, #32]
 8001b72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR1_OC1M;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= (uint32_t)~TIM_CCMR1_CC1S;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	f023 0303 	bic.w	r3, r3, #3
 8001b92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	68fa      	ldr	r2, [r7, #12]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC1P;
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	f023 0302 	bic.w	r3, r3, #2
 8001ba4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	899b      	ldrh	r3, [r3, #12]
 8001baa:	461a      	mov	r2, r3
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	617b      	str	r3, [r7, #20]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	889b      	ldrh	r3, [r3, #4]
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	617b      	str	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM15) || (TIMx == TIM16) || (TIMx == TIM17))
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a26      	ldr	r2, [pc, #152]	@ (8001c5c <TIM_OC1Init+0x110>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d00f      	beq.n	8001be6 <TIM_OC1Init+0x9a>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a25      	ldr	r2, [pc, #148]	@ (8001c60 <TIM_OC1Init+0x114>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d00b      	beq.n	8001be6 <TIM_OC1Init+0x9a>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a24      	ldr	r2, [pc, #144]	@ (8001c64 <TIM_OC1Init+0x118>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d007      	beq.n	8001be6 <TIM_OC1Init+0x9a>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a23      	ldr	r2, [pc, #140]	@ (8001c68 <TIM_OC1Init+0x11c>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d003      	beq.n	8001be6 <TIM_OC1Init+0x9a>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a22      	ldr	r2, [pc, #136]	@ (8001c6c <TIM_OC1Init+0x120>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d127      	bne.n	8001c36 <TIM_OC1Init+0xea>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NP;
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	f023 0308 	bic.w	r3, r3, #8
 8001bec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	89db      	ldrh	r3, [r3, #14]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NE;
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	f023 0304 	bic.w	r3, r3, #4
 8001c00:	617b      	str	r3, [r7, #20]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	88db      	ldrh	r3, [r3, #6]
 8001c06:	461a      	mov	r2, r3
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1;
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1N;
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001c1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	8a1b      	ldrh	r3, [r3, #16]
 8001c22:	461a      	mov	r2, r3
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	8a5b      	ldrh	r3, [r3, #18]
 8001c2e:	461a      	mov	r2, r3
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	693a      	ldr	r2, [r7, #16]
 8001c3a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	68fa      	ldr	r2, [r7, #12]
 8001c40:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	689a      	ldr	r2, [r3, #8]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	635a      	str	r2, [r3, #52]	@ 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	697a      	ldr	r2, [r7, #20]
 8001c4e:	621a      	str	r2, [r3, #32]
}
 8001c50:	bf00      	nop
 8001c52:	371c      	adds	r7, #28
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr
 8001c5c:	40012c00 	.word	0x40012c00
 8001c60:	40013400 	.word	0x40013400
 8001c64:	40014000 	.word	0x40014000
 8001c68:	40014400 	.word	0x40014400
 8001c6c:	40014800 	.word	0x40014800

08001c70 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2200      	movs	r2, #0
 8001c88:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	825a      	strh	r2, [r3, #18]
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	60fb      	str	r3, [r7, #12]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC1PE);
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	f023 0308 	bic.w	r3, r3, #8
 8001cd0:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001cd2:	887b      	ldrh	r3, [r7, #2]
 8001cd4:	68fa      	ldr	r2, [r7, #12]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	68fa      	ldr	r2, [r7, #12]
 8001cde:	619a      	str	r2, [r3, #24]
}
 8001ce0:	bf00      	nop
 8001ce2:	3714      	adds	r7, #20
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001cf8:	78fb      	ldrb	r3, [r7, #3]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d006      	beq.n	8001d0c <TIM_CtrlPWMOutputs+0x20>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d02:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	645a      	str	r2, [r3, #68]	@ 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
  }  
}
 8001d0a:	e005      	b.n	8001d18 <TIM_CtrlPWMOutputs+0x2c>
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d10:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr

08001d24 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001d30:	887b      	ldrh	r3, [r7, #2]
 8001d32:	43db      	mvns	r3, r3
 8001d34:	b29b      	uxth	r3, r3
 8001d36:	461a      	mov	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	611a      	str	r2, [r3, #16]
}
 8001d3c:	bf00      	nop
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	460b      	mov	r3, r1
 8001d52:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 8001d54:	887b      	ldrh	r3, [r7, #2]
 8001d56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d5a:	b29a      	uxth	r2, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8001d60:	bf00      	nop
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b089      	sub	sp, #36	@ 0x24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	4613      	mov	r3, r2
 8001d78:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	61bb      	str	r3, [r7, #24]
 8001d7e:	2300      	movs	r3, #0
 8001d80:	617b      	str	r3, [r7, #20]
 8001d82:	2300      	movs	r3, #0
 8001d84:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 8001d86:	2300      	movs	r3, #0
 8001d88:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	0a1b      	lsrs	r3, r3, #8
 8001d94:	b29b      	uxth	r3, r3
 8001d96:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 8001d9e:	2201      	movs	r2, #1
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d103      	bne.n	8001db6 <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	3304      	adds	r3, #4
 8001db2:	61fb      	str	r3, [r7, #28]
 8001db4:	e005      	b.n	8001dc2 <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	2b03      	cmp	r3, #3
 8001dba:	d102      	bne.n	8001dc2 <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	3308      	adds	r3, #8
 8001dc0:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 8001dc2:	79fb      	ldrb	r3, [r7, #7]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d006      	beq.n	8001dd6 <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	6819      	ldr	r1, [r3, #0]
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	430a      	orrs	r2, r1
 8001dd2:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001dd4:	e006      	b.n	8001de4 <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	6819      	ldr	r1, [r3, #0]
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	43da      	mvns	r2, r3
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	400a      	ands	r2, r1
 8001de2:	601a      	str	r2, [r3, #0]
}
 8001de4:	bf00      	nop
 8001de6:	3724      	adds	r7, #36	@ 0x24
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	69da      	ldr	r2, [r3, #28]
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	4013      	ands	r3, r2
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d002      	beq.n	8001e10 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	73fb      	strb	r3, [r7, #15]
 8001e0e:	e001      	b.n	8001e14 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 8001e10:	2300      	movs	r3, #0
 8001e12:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3714      	adds	r7, #20
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr

08001e22 <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 8001e22:	b480      	push	{r7}
 8001e24:	b087      	sub	sp, #28
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
 8001e2a:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	60fb      	str	r3, [r7, #12]
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	2300      	movs	r3, #0
 8001e36:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	0a1b      	lsrs	r3, r3, #8
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	fa02 f303 	lsl.w	r3, r2, r3
 8001e54:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d105      	bne.n	8001e68 <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	697a      	ldr	r2, [r7, #20]
 8001e62:	4013      	ands	r3, r2
 8001e64:	617b      	str	r3, [r7, #20]
 8001e66:	e00d      	b.n	8001e84 <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d105      	bne.n	8001e7a <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	697a      	ldr	r2, [r7, #20]
 8001e74:	4013      	ands	r3, r2
 8001e76:	617b      	str	r3, [r7, #20]
 8001e78:	e004      	b.n	8001e84 <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	697a      	ldr	r2, [r7, #20]
 8001e80:	4013      	ands	r3, r2
 8001e82:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	0c1b      	lsrs	r3, r3, #16
 8001e88:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	69db      	ldr	r3, [r3, #28]
 8001e98:	68fa      	ldr	r2, [r7, #12]
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d005      	beq.n	8001eb0 <USART_GetITStatus+0x8e>
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d002      	beq.n	8001eb0 <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	74fb      	strb	r3, [r7, #19]
 8001eae:	e001      	b.n	8001eb4 <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001eb4:	7cfb      	ldrb	r3, [r7, #19]
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	371c      	adds	r7, #28
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
	...

08001ec4 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4603      	mov	r3, r0
 8001ecc:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001ece:	79fb      	ldrb	r3, [r7, #7]
 8001ed0:	f003 031f 	and.w	r3, r3, #31
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	fa02 f103 	lsl.w	r1, r2, r3
 8001eda:	4a06      	ldr	r2, [pc, #24]	@ (8001ef4 <NVIC_EnableIRQ+0x30>)
 8001edc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee0:	095b      	lsrs	r3, r3, #5
 8001ee2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001ee6:	bf00      	nop
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	e000e100 	.word	0xe000e100

08001ef8 <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 8001f02:	79fb      	ldrb	r3, [r7, #7]
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	4619      	mov	r1, r3
 8001f08:	4807      	ldr	r0, [pc, #28]	@ (8001f28 <uart_put_char+0x30>)
 8001f0a:	f7ff ff1d 	bl	8001d48 <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 8001f0e:	bf00      	nop
 8001f10:	2180      	movs	r1, #128	@ 0x80
 8001f12:	4805      	ldr	r0, [pc, #20]	@ (8001f28 <uart_put_char+0x30>)
 8001f14:	f7ff ff6c 	bl	8001df0 <USART_GetFlagStatus>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d0f8      	beq.n	8001f10 <uart_put_char+0x18>
}
 8001f1e:	bf00      	nop
 8001f20:	bf00      	nop
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40004400 	.word	0x40004400

08001f2c <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b086      	sub	sp, #24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	60f8      	str	r0, [r7, #12]
 8001f34:	60b9      	str	r1, [r7, #8]
 8001f36:	607a      	str	r2, [r7, #4]
 8001f38:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	617b      	str	r3, [r7, #20]
 8001f3e:	e012      	b.n	8001f66 <_write_r+0x3a>
        if (ptr[n] == '\n') {
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	4413      	add	r3, r2
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	2b0a      	cmp	r3, #10
 8001f4a:	d102      	bne.n	8001f52 <_write_r+0x26>
            uart_put_char('\r');
 8001f4c:	200d      	movs	r0, #13
 8001f4e:	f7ff ffd3 	bl	8001ef8 <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	4413      	add	r3, r2
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7ff ffcc 	bl	8001ef8 <uart_put_char>
    for (n = 0; n < len; n++) {
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	3301      	adds	r3, #1
 8001f64:	617b      	str	r3, [r7, #20]
 8001f66:	697a      	ldr	r2, [r7, #20]
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	dbe8      	blt.n	8001f40 <_write_r+0x14>
    }

    return len;
 8001f6e:	683b      	ldr	r3, [r7, #0]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3718      	adds	r7, #24
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8001f7c:	4915      	ldr	r1, [pc, #84]	@ (8001fd4 <USART2_IRQHandler+0x5c>)
 8001f7e:	4816      	ldr	r0, [pc, #88]	@ (8001fd8 <USART2_IRQHandler+0x60>)
 8001f80:	f7ff ff4f 	bl	8001e22 <USART_GetITStatus>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d021      	beq.n	8001fce <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 8001f8a:	4b13      	ldr	r3, [pc, #76]	@ (8001fd8 <USART2_IRQHandler+0x60>)
 8001f8c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001f8e:	b299      	uxth	r1, r3
 8001f90:	4b12      	ldr	r3, [pc, #72]	@ (8001fdc <USART2_IRQHandler+0x64>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	1c5a      	adds	r2, r3, #1
 8001f98:	b2d0      	uxtb	r0, r2
 8001f9a:	4a10      	ldr	r2, [pc, #64]	@ (8001fdc <USART2_IRQHandler+0x64>)
 8001f9c:	7010      	strb	r0, [r2, #0]
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	b2c9      	uxtb	r1, r1
 8001fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe0 <USART2_IRQHandler+0x68>)
 8001fa4:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 8001fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe4 <USART2_IRQHandler+0x6c>)
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2bff      	cmp	r3, #255	@ 0xff
 8001fae:	d107      	bne.n	8001fc0 <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 8001fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe8 <USART2_IRQHandler+0x70>)
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	b2da      	uxtb	r2, r3
 8001fba:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe8 <USART2_IRQHandler+0x70>)
 8001fbc:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 8001fbe:	e006      	b.n	8001fce <USART2_IRQHandler+0x56>
            UART_COUNT++;
 8001fc0:	4b08      	ldr	r3, [pc, #32]	@ (8001fe4 <USART2_IRQHandler+0x6c>)
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	b2da      	uxtb	r2, r3
 8001fca:	4b06      	ldr	r3, [pc, #24]	@ (8001fe4 <USART2_IRQHandler+0x6c>)
 8001fcc:	701a      	strb	r2, [r3, #0]
}
 8001fce:	bf00      	nop
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	00050105 	.word	0x00050105
 8001fd8:	40004400 	.word	0x40004400
 8001fdc:	200002e4 	.word	0x200002e4
 8001fe0:	200001e4 	.word	0x200001e4
 8001fe4:	200002e6 	.word	0x200002e6
 8001fe8:	200002e5 	.word	0x200002e5

08001fec <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b094      	sub	sp, #80	@ 0x50
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 8001ff4:	4b86      	ldr	r3, [pc, #536]	@ (8002210 <uart_init+0x224>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f002 f80d 	bl	800401c <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 8002002:	4b83      	ldr	r3, [pc, #524]	@ (8002210 <uart_init+0x224>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	2100      	movs	r1, #0
 800200a:	4618      	mov	r0, r3
 800200c:	f002 f806 	bl	800401c <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 8002010:	4b80      	ldr	r3, [pc, #512]	@ (8002214 <uart_init+0x228>)
 8002012:	695b      	ldr	r3, [r3, #20]
 8002014:	4a7f      	ldr	r2, [pc, #508]	@ (8002214 <uart_init+0x228>)
 8002016:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800201a:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 800201c:	4b7d      	ldr	r3, [pc, #500]	@ (8002214 <uart_init+0x228>)
 800201e:	69db      	ldr	r3, [r3, #28]
 8002020:	4a7c      	ldr	r2, [pc, #496]	@ (8002214 <uart_init+0x228>)
 8002022:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002026:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 8002028:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800202c:	6a1b      	ldr	r3, [r3, #32]
 800202e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002032:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002036:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 8002038:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800203c:	6a1b      	ldr	r3, [r3, #32]
 800203e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002042:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002046:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 8002048:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800204c:	6a1b      	ldr	r3, [r3, #32]
 800204e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002052:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002056:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 8002058:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800205c:	6a1b      	ldr	r3, [r3, #32]
 800205e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002062:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 8002066:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 8002068:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002072:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002076:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8002078:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002082:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8002086:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 8002088:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800208c:	889b      	ldrh	r3, [r3, #4]
 800208e:	b29b      	uxth	r3, r3
 8002090:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002094:	f023 030c 	bic.w	r3, r3, #12
 8002098:	b29b      	uxth	r3, r3
 800209a:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 800209c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80020a0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80020a4:	8892      	ldrh	r2, [r2, #4]
 80020a6:	b292      	uxth	r2, r2
 80020a8:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 80020aa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80020b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80020b8:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 80020ba:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80020c4:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80020c8:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 80020ca:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80020d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80020d8:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 80020da:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80020e4:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 80020e8:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 80020ea:	4b4b      	ldr	r3, [pc, #300]	@ (8002218 <uart_init+0x22c>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a4a      	ldr	r2, [pc, #296]	@ (8002218 <uart_init+0x22c>)
 80020f0:	f023 0301 	bic.w	r3, r3, #1
 80020f4:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 80020f6:	4b48      	ldr	r3, [pc, #288]	@ (8002218 <uart_init+0x22c>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	4a47      	ldr	r2, [pc, #284]	@ (8002218 <uart_init+0x22c>)
 80020fc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002100:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 8002102:	4b45      	ldr	r3, [pc, #276]	@ (8002218 <uart_init+0x22c>)
 8002104:	4a44      	ldr	r2, [pc, #272]	@ (8002218 <uart_init+0x22c>)
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 800210a:	4b43      	ldr	r3, [pc, #268]	@ (8002218 <uart_init+0x22c>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a42      	ldr	r2, [pc, #264]	@ (8002218 <uart_init+0x22c>)
 8002110:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002114:	f023 030c 	bic.w	r3, r3, #12
 8002118:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 800211a:	4b3f      	ldr	r3, [pc, #252]	@ (8002218 <uart_init+0x22c>)
 800211c:	4a3e      	ldr	r2, [pc, #248]	@ (8002218 <uart_init+0x22c>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 8002122:	4b3d      	ldr	r3, [pc, #244]	@ (8002218 <uart_init+0x22c>)
 8002124:	4a3c      	ldr	r2, [pc, #240]	@ (8002218 <uart_init+0x22c>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 800212a:	4b3b      	ldr	r3, [pc, #236]	@ (8002218 <uart_init+0x22c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a3a      	ldr	r2, [pc, #232]	@ (8002218 <uart_init+0x22c>)
 8002130:	f043 030c 	orr.w	r3, r3, #12
 8002134:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 8002136:	4b38      	ldr	r3, [pc, #224]	@ (8002218 <uart_init+0x22c>)
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	4a37      	ldr	r2, [pc, #220]	@ (8002218 <uart_init+0x22c>)
 800213c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002140:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 8002142:	4b35      	ldr	r3, [pc, #212]	@ (8002218 <uart_init+0x22c>)
 8002144:	4a34      	ldr	r2, [pc, #208]	@ (8002218 <uart_init+0x22c>)
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 800214a:	2300      	movs	r3, #0
 800214c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800214e:	2300      	movs	r3, #0
 8002150:	647b      	str	r3, [r7, #68]	@ 0x44
 8002152:	2300      	movs	r3, #0
 8002154:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 8002156:	f107 0308 	add.w	r3, r7, #8
 800215a:	4618      	mov	r0, r3
 800215c:	f7ff f954 	bl	8001408 <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8002160:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002162:	647b      	str	r3, [r7, #68]	@ 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 8002164:	4b2c      	ldr	r3, [pc, #176]	@ (8002218 <uart_init+0x22c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d010      	beq.n	8002192 <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 8002170:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002172:	005a      	lsls	r2, r3, #1
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	fbb2 f3f3 	udiv	r3, r2, r3
 800217a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tmpreg  = (2 * apbclock) % baud;
 800217c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	fbb3 f2f2 	udiv	r2, r3, r2
 8002186:	6879      	ldr	r1, [r7, #4]
 8002188:	fb01 f202 	mul.w	r2, r1, r2
 800218c:	1a9b      	subs	r3, r3, r2
 800218e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002190:	e00d      	b.n	80021ae <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 8002192:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	fbb2 f3f3 	udiv	r3, r2, r3
 800219a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tmpreg  = apbclock % baud;
 800219c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	fbb3 f2f2 	udiv	r2, r3, r2
 80021a4:	6879      	ldr	r1, [r7, #4]
 80021a6:	fb01 f202 	mul.w	r2, r1, r2
 80021aa:	1a9b      	subs	r3, r3, r2
 80021ac:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    if (tmpreg >=  baud / 2) {
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	085b      	lsrs	r3, r3, #1
 80021b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d302      	bcc.n	80021be <uart_init+0x1d2>
        divider++;
 80021b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80021ba:	3301      	adds	r3, #1
 80021bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 80021be:	4b16      	ldr	r3, [pc, #88]	@ (8002218 <uart_init+0x22c>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d00b      	beq.n	80021e2 <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 80021ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80021cc:	085b      	lsrs	r3, r3, #1
 80021ce:	f003 0307 	and.w	r3, r3, #7
 80021d2:	64bb      	str	r3, [r7, #72]	@ 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 80021d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80021d6:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 80021da:	4013      	ands	r3, r2
 80021dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80021de:	4313      	orrs	r3, r2
 80021e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 80021e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002218 <uart_init+0x22c>)
 80021e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80021e6:	b292      	uxth	r2, r2
 80021e8:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 80021ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002218 <uart_init+0x22c>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002218 <uart_init+0x22c>)
 80021f0:	f043 0301 	orr.w	r3, r3, #1
 80021f4:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 80021f6:	2201      	movs	r2, #1
 80021f8:	4908      	ldr	r1, [pc, #32]	@ (800221c <uart_init+0x230>)
 80021fa:	4807      	ldr	r0, [pc, #28]	@ (8002218 <uart_init+0x22c>)
 80021fc:	f7ff fdb6 	bl	8001d6c <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 8002200:	2026      	movs	r0, #38	@ 0x26
 8002202:	f7ff fe5f 	bl	8001ec4 <NVIC_EnableIRQ>
}
 8002206:	bf00      	nop
 8002208:	3750      	adds	r7, #80	@ 0x50
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	2000000c 	.word	0x2000000c
 8002214:	40021000 	.word	0x40021000
 8002218:	40004400 	.word	0x40004400
 800221c:	00050105 	.word	0x00050105

08002220 <ADC_setup_PA>:
 *      Author: fcadi
 */

#include "ADC.h"

void ADC_setup_PA(void) {
 8002220:	b580      	push	{r7, lr}
 8002222:	b08c      	sub	sp, #48	@ 0x30
 8002224:	af00      	add	r7, sp, #0

	RCC_ADCCLKConfig(RCC_ADC12PLLCLK_Div8);
 8002226:	f44f 70a0 	mov.w	r0, #320	@ 0x140
 800222a:	f7ff fb01 	bl	8001830 <RCC_ADCCLKConfig>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC12, ENABLE);
 800222e:	2101      	movs	r1, #1
 8002230:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8002234:	f7ff fb24 	bl	8001880 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8002238:	2101      	movs	r1, #1
 800223a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800223e:	f7ff fb1f 	bl	8001880 <RCC_AHBPeriphClockCmd>

	GPIO_InitTypeDef gpio;
	GPIO_StructInit(&gpio);
 8002242:	f107 0320 	add.w	r3, r7, #32
 8002246:	4618      	mov	r0, r3
 8002248:	f7fe ffea 	bl	8001220 <GPIO_StructInit>
	gpio.GPIO_Pin  = GPIO_Pin_0 | GPIO_Pin_1;
 800224c:	2303      	movs	r3, #3
 800224e:	623b      	str	r3, [r7, #32]
	gpio.GPIO_Mode = GPIO_Mode_AN;
 8002250:	2303      	movs	r3, #3
 8002252:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	gpio.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002256:	2300      	movs	r3, #0
 8002258:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	GPIO_Init(GPIOA, &gpio);
 800225c:	f107 0320 	add.w	r3, r7, #32
 8002260:	4619      	mov	r1, r3
 8002262:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002266:	f7fe ff45 	bl	80010f4 <GPIO_Init>

	ADC_InitTypeDef adc;
	ADC_StructInit(&adc);  // reset to defaults
 800226a:	463b      	mov	r3, r7
 800226c:	4618      	mov	r0, r3
 800226e:	f7fe fcdd 	bl	8000c2c <ADC_StructInit>
	adc.ADC_ContinuousConvMode    = DISABLE;                     // single conversion
 8002272:	2300      	movs	r3, #0
 8002274:	603b      	str	r3, [r7, #0]
	adc.ADC_Resolution            = ADC_Resolution_12b;          // 12-bit
 8002276:	2300      	movs	r3, #0
 8002278:	607b      	str	r3, [r7, #4]
	adc.ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0; // SW trigger
 800227a:	2300      	movs	r3, #0
 800227c:	60bb      	str	r3, [r7, #8]
	adc.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 800227e:	2300      	movs	r3, #0
 8002280:	60fb      	str	r3, [r7, #12]
	adc.ADC_DataAlign             = ADC_DataAlign_Right;         // right alignment
 8002282:	2300      	movs	r3, #0
 8002284:	613b      	str	r3, [r7, #16]
	adc.ADC_OverrunMode           = DISABLE;                     // simplest: overwrite off
 8002286:	2300      	movs	r3, #0
 8002288:	617b      	str	r3, [r7, #20]
	adc.ADC_AutoInjMode           = DISABLE;                     // no injected group
 800228a:	2300      	movs	r3, #0
 800228c:	61bb      	str	r3, [r7, #24]
	adc.ADC_NbrOfRegChannel       = 1;                           // 1 channel only
 800228e:	2301      	movs	r3, #1
 8002290:	773b      	strb	r3, [r7, #28]
	ADC_Init(ADC1, &adc);
 8002292:	463b      	mov	r3, r7
 8002294:	4619      	mov	r1, r3
 8002296:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800229a:	f7fe fc85 	bl	8000ba8 <ADC_Init>

	ADC_VoltageRegulatorCmd(ADC1,ENABLE);
 800229e:	2101      	movs	r1, #1
 80022a0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80022a4:	f7fe fd55 	bl	8000d52 <ADC_VoltageRegulatorCmd>
	for(uint32_t i = 0; i<10000;i++);
 80022a8:	2300      	movs	r3, #0
 80022aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022ac:	e002      	b.n	80022b4 <ADC_setup_PA+0x94>
 80022ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022b0:	3301      	adds	r3, #1
 80022b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022b6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d9f7      	bls.n	80022ae <ADC_setup_PA+0x8e>

	ADC_Cmd(ADC1, ENABLE);
 80022be:	2101      	movs	r1, #1
 80022c0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80022c4:	f7fe fcd4 	bl	8000c70 <ADC_Cmd>
	while (!ADC_GetFlagStatus(ADC1, ADC_FLAG_RDY)) {}
 80022c8:	bf00      	nop
 80022ca:	2101      	movs	r1, #1
 80022cc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80022d0:	f7fe fd9e 	bl	8000e10 <ADC_GetFlagStatus>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d0f7      	beq.n	80022ca <ADC_setup_PA+0xaa>

	ADC_Cmd(ADC1, DISABLE);
 80022da:	2100      	movs	r1, #0
 80022dc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80022e0:	f7fe fcc6 	bl	8000c70 <ADC_Cmd>
	while (ADC_GetDisableCmdStatus(ADC1)) {}
 80022e4:	bf00      	nop
 80022e6:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80022ea:	f7fe fd1a 	bl	8000d22 <ADC_GetDisableCmdStatus>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d1f8      	bne.n	80022e6 <ADC_setup_PA+0xc6>
	ADC_SelectCalibrationMode(ADC1, ADC_CalibrationMode_Single);
 80022f4:	2100      	movs	r1, #0
 80022f6:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80022fa:	f7fe fce5 	bl	8000cc8 <ADC_SelectCalibrationMode>
	ADC_StartCalibration(ADC1);
 80022fe:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002302:	f7fe fcd1 	bl	8000ca8 <ADC_StartCalibration>
	while (ADC_GetCalibrationStatus(ADC1)) {}
 8002306:	bf00      	nop
 8002308:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800230c:	f7fe fcf3 	bl	8000cf6 <ADC_GetCalibrationStatus>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d1f8      	bne.n	8002308 <ADC_setup_PA+0xe8>
	for(uint32_t i = 0; i<100;i++);
 8002316:	2300      	movs	r3, #0
 8002318:	62bb      	str	r3, [r7, #40]	@ 0x28
 800231a:	e002      	b.n	8002322 <ADC_setup_PA+0x102>
 800231c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800231e:	3301      	adds	r3, #1
 8002320:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002324:	2b63      	cmp	r3, #99	@ 0x63
 8002326:	d9f9      	bls.n	800231c <ADC_setup_PA+0xfc>

	ADC_Cmd(ADC1, ENABLE);
 8002328:	2101      	movs	r1, #1
 800232a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800232e:	f7fe fc9f 	bl	8000c70 <ADC_Cmd>
	while (!ADC_GetFlagStatus(ADC1, ADC_FLAG_RDY)) {}
 8002332:	bf00      	nop
 8002334:	2101      	movs	r1, #1
 8002336:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800233a:	f7fe fd69 	bl	8000e10 <ADC_GetFlagStatus>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d0f7      	beq.n	8002334 <ADC_setup_PA+0x114>
}
 8002344:	bf00      	nop
 8002346:	bf00      	nop
 8002348:	3730      	adds	r7, #48	@ 0x30
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}

0800234e <ADC_Setup_VREFEN>:
	ADC_StartConversion(ADC1);                                         // start
	while (ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == 0) {}              // wait EOC
	return ADC_GetConversionValue(ADC1);                               // 0..4095
}

void ADC_Setup_VREFEN(){
 800234e:	b580      	push	{r7, lr}
 8002350:	b08e      	sub	sp, #56	@ 0x38
 8002352:	af00      	add	r7, sp, #0
	RCC_ADCCLKConfig(RCC_ADC12PLLCLK_Div8);
 8002354:	f44f 70a0 	mov.w	r0, #320	@ 0x140
 8002358:	f7ff fa6a 	bl	8001830 <RCC_ADCCLKConfig>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC12, ENABLE);
 800235c:	2101      	movs	r1, #1
 800235e:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8002362:	f7ff fa8d 	bl	8001880 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8002366:	2101      	movs	r1, #1
 8002368:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800236c:	f7ff fa88 	bl	8001880 <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef gpio;
	GPIO_StructInit(&gpio);
 8002370:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002374:	4618      	mov	r0, r3
 8002376:	f7fe ff53 	bl	8001220 <GPIO_StructInit>
	gpio.GPIO_Pin  = GPIO_Pin_0 | GPIO_Pin_1;
 800237a:	2303      	movs	r3, #3
 800237c:	627b      	str	r3, [r7, #36]	@ 0x24
	gpio.GPIO_Mode = GPIO_Mode_AN;
 800237e:	2303      	movs	r3, #3
 8002380:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	gpio.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002384:	2300      	movs	r3, #0
 8002386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	GPIO_Init(GPIOA, &gpio);
 800238a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800238e:	4619      	mov	r1, r3
 8002390:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002394:	f7fe feae 	bl	80010f4 <GPIO_Init>

	ADC_InitTypeDef adc;
	ADC_StructInit(&adc);  // reset to defaults
 8002398:	1d3b      	adds	r3, r7, #4
 800239a:	4618      	mov	r0, r3
 800239c:	f7fe fc46 	bl	8000c2c <ADC_StructInit>
	adc.ADC_ContinuousConvMode    = DISABLE;                     // single conversion
 80023a0:	2300      	movs	r3, #0
 80023a2:	607b      	str	r3, [r7, #4]
	adc.ADC_Resolution            = ADC_Resolution_12b;          // 12-bit
 80023a4:	2300      	movs	r3, #0
 80023a6:	60bb      	str	r3, [r7, #8]
	adc.ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0; // SW trigger
 80023a8:	2300      	movs	r3, #0
 80023aa:	60fb      	str	r3, [r7, #12]
	adc.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 80023ac:	2300      	movs	r3, #0
 80023ae:	613b      	str	r3, [r7, #16]
	adc.ADC_DataAlign             = ADC_DataAlign_Right;         // right alignment
 80023b0:	2300      	movs	r3, #0
 80023b2:	617b      	str	r3, [r7, #20]
	adc.ADC_OverrunMode           = DISABLE;                     // simplest: overwrite off
 80023b4:	2300      	movs	r3, #0
 80023b6:	61bb      	str	r3, [r7, #24]
	adc.ADC_AutoInjMode           = DISABLE;                     // no injected group
 80023b8:	2300      	movs	r3, #0
 80023ba:	61fb      	str	r3, [r7, #28]
	adc.ADC_NbrOfRegChannel       = 1;                           // 1 channel only
 80023bc:	2301      	movs	r3, #1
 80023be:	f887 3020 	strb.w	r3, [r7, #32]
	ADC_Init(ADC1, &adc);
 80023c2:	1d3b      	adds	r3, r7, #4
 80023c4:	4619      	mov	r1, r3
 80023c6:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80023ca:	f7fe fbed 	bl	8000ba8 <ADC_Init>

	ADC_VoltageRegulatorCmd(ADC1,ENABLE);
 80023ce:	2101      	movs	r1, #1
 80023d0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80023d4:	f7fe fcbd 	bl	8000d52 <ADC_VoltageRegulatorCmd>
	for(uint32_t i = 0; i<10000;i++);
 80023d8:	2300      	movs	r3, #0
 80023da:	637b      	str	r3, [r7, #52]	@ 0x34
 80023dc:	e002      	b.n	80023e4 <ADC_Setup_VREFEN+0x96>
 80023de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023e0:	3301      	adds	r3, #1
 80023e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80023e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023e6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d9f7      	bls.n	80023de <ADC_Setup_VREFEN+0x90>

	ADC_VrefintCmd(ADC1, ENABLE);
 80023ee:	2101      	movs	r1, #1
 80023f0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80023f4:	f7fe fcd0 	bl	8000d98 <ADC_VrefintCmd>
	for(uint32_t i = 0; i<10000;i++);
 80023f8:	2300      	movs	r3, #0
 80023fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80023fc:	e002      	b.n	8002404 <ADC_Setup_VREFEN+0xb6>
 80023fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002400:	3301      	adds	r3, #1
 8002402:	633b      	str	r3, [r7, #48]	@ 0x30
 8002404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002406:	f242 720f 	movw	r2, #9999	@ 0x270f
 800240a:	4293      	cmp	r3, r2
 800240c:	d9f7      	bls.n	80023fe <ADC_Setup_VREFEN+0xb0>

	ADC_Cmd(ADC1, ENABLE);
 800240e:	2101      	movs	r1, #1
 8002410:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002414:	f7fe fc2c 	bl	8000c70 <ADC_Cmd>
	while (!ADC_GetFlagStatus(ADC1, ADC_FLAG_RDY)) {}
 8002418:	bf00      	nop
 800241a:	2101      	movs	r1, #1
 800241c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002420:	f7fe fcf6 	bl	8000e10 <ADC_GetFlagStatus>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d0f7      	beq.n	800241a <ADC_Setup_VREFEN+0xcc>

	ADC_Cmd(ADC1, DISABLE);
 800242a:	2100      	movs	r1, #0
 800242c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002430:	f7fe fc1e 	bl	8000c70 <ADC_Cmd>
	while (ADC_GetDisableCmdStatus(ADC1)) {}
 8002434:	bf00      	nop
 8002436:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800243a:	f7fe fc72 	bl	8000d22 <ADC_GetDisableCmdStatus>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d1f8      	bne.n	8002436 <ADC_Setup_VREFEN+0xe8>
	ADC_SelectCalibrationMode(ADC1, ADC_CalibrationMode_Single);
 8002444:	2100      	movs	r1, #0
 8002446:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800244a:	f7fe fc3d 	bl	8000cc8 <ADC_SelectCalibrationMode>
	ADC_StartCalibration(ADC1);
 800244e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002452:	f7fe fc29 	bl	8000ca8 <ADC_StartCalibration>
	while (ADC_GetCalibrationStatus(ADC1)) {}
 8002456:	bf00      	nop
 8002458:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800245c:	f7fe fc4b 	bl	8000cf6 <ADC_GetCalibrationStatus>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d1f8      	bne.n	8002458 <ADC_Setup_VREFEN+0x10a>
	for(uint32_t i = 0; i<100;i++);
 8002466:	2300      	movs	r3, #0
 8002468:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800246a:	e002      	b.n	8002472 <ADC_Setup_VREFEN+0x124>
 800246c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800246e:	3301      	adds	r3, #1
 8002470:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002474:	2b63      	cmp	r3, #99	@ 0x63
 8002476:	d9f9      	bls.n	800246c <ADC_Setup_VREFEN+0x11e>

	ADC_Cmd(ADC1, ENABLE);
 8002478:	2101      	movs	r1, #1
 800247a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800247e:	f7fe fbf7 	bl	8000c70 <ADC_Cmd>
	while (!ADC_GetFlagStatus(ADC1, ADC_FLAG_RDY)) {}
 8002482:	bf00      	nop
 8002484:	2101      	movs	r1, #1
 8002486:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800248a:	f7fe fcc1 	bl	8000e10 <ADC_GetFlagStatus>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d0f7      	beq.n	8002484 <ADC_Setup_VREFEN+0x136>

}
 8002494:	bf00      	nop
 8002496:	bf00      	nop
 8002498:	3738      	adds	r7, #56	@ 0x38
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <iniEXTIA4>:
#include "interrupt.h"

//Mostly template for now
//Keep in mind to switch the GPIOx port and EXTI_PinSourcex and the EXTI_Linex

void iniEXTIA4(){
 800249e:	b580      	push	{r7, lr}
 80024a0:	b084      	sub	sp, #16
 80024a2:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 80024a4:	2101      	movs	r1, #1
 80024a6:	2001      	movs	r0, #1
 80024a8:	f7ff fa0a 	bl	80018c0 <RCC_APB2PeriphClockCmd>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA,EXTI_PinSource4);
 80024ac:	2104      	movs	r1, #4
 80024ae:	2000      	movs	r0, #0
 80024b0:	f7ff fa58 	bl	8001964 <SYSCFG_EXTILineConfig>
	EXTI_InitTypeDef EXTI_InitStructureUp;
	EXTI_InitStructureUp.EXTI_Line = EXTI_Line4; // line 5 see [RM p. 215]
 80024b4:	2304      	movs	r3, #4
 80024b6:	60bb      	str	r3, [r7, #8]
	EXTI_InitStructureUp.EXTI_LineCmd = ENABLE;
 80024b8:	2301      	movs	r3, #1
 80024ba:	73bb      	strb	r3, [r7, #14]
	EXTI_InitStructureUp.EXTI_Mode = EXTI_Mode_Interrupt;
 80024bc:	2300      	movs	r3, #0
 80024be:	733b      	strb	r3, [r7, #12]
	EXTI_InitStructureUp.EXTI_Trigger = EXTI_Trigger_Rising;
 80024c0:	2308      	movs	r3, #8
 80024c2:	737b      	strb	r3, [r7, #13]
	EXTI_Init(&EXTI_InitStructureUp);
 80024c4:	f107 0308 	add.w	r3, r7, #8
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7fe fcbb 	bl	8000e44 <EXTI_Init>

	// setup NVIC
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 80024ce:	f44f 60e0 	mov.w	r0, #1792	@ 0x700
 80024d2:	f7fe ff21 	bl	8001318 <NVIC_PriorityGroupConfig>

	NVIC_InitTypeDef NVIC_InitStructureUp;
	NVIC_InitStructureUp.NVIC_IRQChannel = EXTI4_IRQn;
 80024d6:	230a      	movs	r3, #10
 80024d8:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructureUp.NVIC_IRQChannelCmd = ENABLE;
 80024da:	2301      	movs	r3, #1
 80024dc:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStructureUp.NVIC_IRQChannelPreemptionPriority = 0;
 80024de:	2300      	movs	r3, #0
 80024e0:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructureUp.NVIC_IRQChannelSubPriority = 0;
 80024e2:	2300      	movs	r3, #0
 80024e4:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStructureUp);
 80024e6:	1d3b      	adds	r3, r7, #4
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7fe ff29 	bl	8001340 <NVIC_Init>

}
 80024ee:	bf00      	nop
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <EXTI4_IRQHandler>:

// IRQHandler for when the joystick is being pushed upwards
void EXTI4_IRQHandler(void){
 80024f6:	b580      	push	{r7, lr}
 80024f8:	af00      	add	r7, sp, #0
    if (EXTI_GetITStatus(EXTI_Line4) != RESET) {
 80024fa:	2004      	movs	r0, #4
 80024fc:	f7fe fda8 	bl	8001050 <EXTI_GetITStatus>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d005      	beq.n	8002512 <EXTI4_IRQHandler+0x1c>
        // --- Your handler code here ---
    	setLed('m');
 8002506:	206d      	movs	r0, #109	@ 0x6d
 8002508:	f000 fc82 	bl	8002e10 <setLed>

        EXTI_ClearITPendingBit(EXTI_Line4);
 800250c:	2004      	movs	r0, #4
 800250e:	f7fe fdd7 	bl	80010c0 <EXTI_ClearITPendingBit>
    }

}
 8002512:	bf00      	nop
 8002514:	bd80      	pop	{r7, pc}
	...

08002518 <initJoystick>:

#include "stm32f30x_conf.h" // STM32 config
#include "30010_io.h" 		// Input/output library for this course


void initJoystick(){
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB,ENABLE);
 800251e:	2101      	movs	r1, #1
 8002520:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8002524:	f7ff f9ac 	bl	8001880 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC,ENABLE);
 8002528:	2101      	movs	r1, #1
 800252a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800252e:	f7ff f9a7 	bl	8001880 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA,ENABLE);
 8002532:	2101      	movs	r1, #1
 8002534:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002538:	f7ff f9a2 	bl	8001880 <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructAll;

	GPIO_StructInit(&GPIO_InitStructAll);
 800253c:	463b      	mov	r3, r7
 800253e:	4618      	mov	r0, r3
 8002540:	f7fe fe6e 	bl	8001220 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_IN;
 8002544:	2300      	movs	r3, #0
 8002546:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN;
 8002548:	2302      	movs	r3, #2
 800254a:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_4;
 800254c:	2310      	movs	r3, #16
 800254e:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructAll);
 8002550:	463b      	mov	r3, r7
 8002552:	4619      	mov	r1, r3
 8002554:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002558:	f7fe fdcc 	bl	80010f4 <GPIO_Init>

	GPIO_StructInit(&GPIO_InitStructAll);
 800255c:	463b      	mov	r3, r7
 800255e:	4618      	mov	r0, r3
 8002560:	f7fe fe5e 	bl	8001220 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_IN;
 8002564:	2300      	movs	r3, #0
 8002566:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN;
 8002568:	2302      	movs	r3, #2
 800256a:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_0;
 800256c:	2321      	movs	r3, #33	@ 0x21
 800256e:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOB, &GPIO_InitStructAll);
 8002570:	463b      	mov	r3, r7
 8002572:	4619      	mov	r1, r3
 8002574:	480a      	ldr	r0, [pc, #40]	@ (80025a0 <initJoystick+0x88>)
 8002576:	f7fe fdbd 	bl	80010f4 <GPIO_Init>

	GPIO_StructInit(&GPIO_InitStructAll);
 800257a:	463b      	mov	r3, r7
 800257c:	4618      	mov	r0, r3
 800257e:	f7fe fe4f 	bl	8001220 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_IN;
 8002582:	2300      	movs	r3, #0
 8002584:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN;
 8002586:	2302      	movs	r3, #2
 8002588:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 800258a:	2303      	movs	r3, #3
 800258c:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOC, &GPIO_InitStructAll);
 800258e:	463b      	mov	r3, r7
 8002590:	4619      	mov	r1, r3
 8002592:	4804      	ldr	r0, [pc, #16]	@ (80025a4 <initJoystick+0x8c>)
 8002594:	f7fe fdae 	bl	80010f4 <GPIO_Init>
}
 8002598:	bf00      	nop
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	48000400 	.word	0x48000400
 80025a4:	48000800 	.word	0x48000800

080025a8 <lcd_transmit_byte>:
#include "charset.h"

/*****************************/
/*** LCD Control Functions ***/
/*****************************/
void lcd_transmit_byte(uint8_t data) {
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	71fb      	strb	r3, [r7, #7]
    GPIOB->ODR &= ~(0x0001 << 6); // CS = 0 - Start Transmission
 80025b2:	4b14      	ldr	r3, [pc, #80]	@ (8002604 <lcd_transmit_byte+0x5c>)
 80025b4:	8a9b      	ldrh	r3, [r3, #20]
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	4a12      	ldr	r2, [pc, #72]	@ (8002604 <lcd_transmit_byte+0x5c>)
 80025ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80025be:	b29b      	uxth	r3, r3
 80025c0:	8293      	strh	r3, [r2, #20]
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 80025c2:	bf00      	nop
 80025c4:	2102      	movs	r1, #2
 80025c6:	4810      	ldr	r0, [pc, #64]	@ (8002608 <lcd_transmit_byte+0x60>)
 80025c8:	f7ff f9b0 	bl	800192c <SPI_I2S_GetFlagStatus>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d1f8      	bne.n	80025c4 <lcd_transmit_byte+0x1c>
    SPI_SendData8(SPI2, data);
 80025d2:	79fb      	ldrb	r3, [r7, #7]
 80025d4:	4619      	mov	r1, r3
 80025d6:	480c      	ldr	r0, [pc, #48]	@ (8002608 <lcd_transmit_byte+0x60>)
 80025d8:	f7ff f992 	bl	8001900 <SPI_SendData8>
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 80025dc:	bf00      	nop
 80025de:	2102      	movs	r1, #2
 80025e0:	4809      	ldr	r0, [pc, #36]	@ (8002608 <lcd_transmit_byte+0x60>)
 80025e2:	f7ff f9a3 	bl	800192c <SPI_I2S_GetFlagStatus>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d1f8      	bne.n	80025de <lcd_transmit_byte+0x36>
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - End Transmission
 80025ec:	4b05      	ldr	r3, [pc, #20]	@ (8002604 <lcd_transmit_byte+0x5c>)
 80025ee:	8a9b      	ldrh	r3, [r3, #20]
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	4a04      	ldr	r2, [pc, #16]	@ (8002604 <lcd_transmit_byte+0x5c>)
 80025f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025f8:	b29b      	uxth	r3, r3
 80025fa:	8293      	strh	r3, [r2, #20]
}
 80025fc:	bf00      	nop
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	48000400 	.word	0x48000400
 8002608:	40003800 	.word	0x40003800

0800260c <lcd_push_buffer>:

void lcd_push_buffer(uint8_t* buffer)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
    int i = 0;
 8002614:	2300      	movs	r3, #0
 8002616:	60fb      	str	r3, [r7, #12]

    //page 0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8002618:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800261c:	8a9b      	ldrh	r3, [r3, #20]
 800261e:	b29b      	uxth	r3, r3
 8002620:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002624:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002628:	b29b      	uxth	r3, r3
 800262a:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 800262c:	2000      	movs	r0, #0
 800262e:	f7ff ffbb 	bl	80025a8 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8002632:	2010      	movs	r0, #16
 8002634:	f7ff ffb8 	bl	80025a8 <lcd_transmit_byte>
    lcd_transmit_byte(0xB0);      // set page address  0
 8002638:	20b0      	movs	r0, #176	@ 0xb0
 800263a:	f7ff ffb5 	bl	80025a8 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 800263e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002642:	8a9b      	ldrh	r3, [r3, #20]
 8002644:	b29b      	uxth	r3, r3
 8002646:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800264a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800264e:	b29b      	uxth	r3, r3
 8002650:	8293      	strh	r3, [r2, #20]
    for(i=0; i<128; i++) {
 8002652:	2300      	movs	r3, #0
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	e009      	b.n	800266c <lcd_push_buffer+0x60>
       lcd_transmit_byte(buffer[i]);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	4413      	add	r3, r2
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	4618      	mov	r0, r3
 8002662:	f7ff ffa1 	bl	80025a8 <lcd_transmit_byte>
    for(i=0; i<128; i++) {
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	3301      	adds	r3, #1
 800266a:	60fb      	str	r3, [r7, #12]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2b7f      	cmp	r3, #127	@ 0x7f
 8002670:	ddf2      	ble.n	8002658 <lcd_push_buffer+0x4c>
    }

    // page 1
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8002672:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002676:	8a9b      	ldrh	r3, [r3, #20]
 8002678:	b29b      	uxth	r3, r3
 800267a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800267e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002682:	b29b      	uxth	r3, r3
 8002684:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8002686:	2000      	movs	r0, #0
 8002688:	f7ff ff8e 	bl	80025a8 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 800268c:	2010      	movs	r0, #16
 800268e:	f7ff ff8b 	bl	80025a8 <lcd_transmit_byte>
    lcd_transmit_byte(0xB1);      // set page address  1
 8002692:	20b1      	movs	r0, #177	@ 0xb1
 8002694:	f7ff ff88 	bl	80025a8 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8002698:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800269c:	8a9b      	ldrh	r3, [r3, #20]
 800269e:	b29b      	uxth	r3, r3
 80026a0:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80026a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026a8:	b29b      	uxth	r3, r3
 80026aa:	8293      	strh	r3, [r2, #20]
    for( i = 128 ; i < 256 ; i++ ) {
 80026ac:	2380      	movs	r3, #128	@ 0x80
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	e009      	b.n	80026c6 <lcd_push_buffer+0xba>
       lcd_transmit_byte(buffer[i]);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	4413      	add	r3, r2
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7ff ff74 	bl	80025a8 <lcd_transmit_byte>
    for( i = 128 ; i < 256 ; i++ ) {
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	3301      	adds	r3, #1
 80026c4:	60fb      	str	r3, [r7, #12]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2bff      	cmp	r3, #255	@ 0xff
 80026ca:	ddf2      	ble.n	80026b2 <lcd_push_buffer+0xa6>
    }

    //page 2
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 80026cc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80026d0:	8a9b      	ldrh	r3, [r3, #20]
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80026d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026dc:	b29b      	uxth	r3, r3
 80026de:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 80026e0:	2000      	movs	r0, #0
 80026e2:	f7ff ff61 	bl	80025a8 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 80026e6:	2010      	movs	r0, #16
 80026e8:	f7ff ff5e 	bl	80025a8 <lcd_transmit_byte>
    lcd_transmit_byte(0xB2);      // set page address  2
 80026ec:	20b2      	movs	r0, #178	@ 0xb2
 80026ee:	f7ff ff5b 	bl	80025a8 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 80026f2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80026f6:	8a9b      	ldrh	r3, [r3, #20]
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80026fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002702:	b29b      	uxth	r3, r3
 8002704:	8293      	strh	r3, [r2, #20]
    for(i=256; i<384; i++) {
 8002706:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800270a:	60fb      	str	r3, [r7, #12]
 800270c:	e009      	b.n	8002722 <lcd_push_buffer+0x116>
       lcd_transmit_byte(buffer[i]);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	4413      	add	r3, r2
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	4618      	mov	r0, r3
 8002718:	f7ff ff46 	bl	80025a8 <lcd_transmit_byte>
    for(i=256; i<384; i++) {
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	3301      	adds	r3, #1
 8002720:	60fb      	str	r3, [r7, #12]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8002728:	dbf1      	blt.n	800270e <lcd_push_buffer+0x102>
    }

    //page 3
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 800272a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800272e:	8a9b      	ldrh	r3, [r3, #20]
 8002730:	b29b      	uxth	r3, r3
 8002732:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002736:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800273a:	b29b      	uxth	r3, r3
 800273c:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 800273e:	2000      	movs	r0, #0
 8002740:	f7ff ff32 	bl	80025a8 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8002744:	2010      	movs	r0, #16
 8002746:	f7ff ff2f 	bl	80025a8 <lcd_transmit_byte>
    lcd_transmit_byte(0xB3);      // set page address  3
 800274a:	20b3      	movs	r0, #179	@ 0xb3
 800274c:	f7ff ff2c 	bl	80025a8 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8002750:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002754:	8a9b      	ldrh	r3, [r3, #20]
 8002756:	b29b      	uxth	r3, r3
 8002758:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800275c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002760:	b29b      	uxth	r3, r3
 8002762:	8293      	strh	r3, [r2, #20]
    for(i=384; i<512; i++) {
 8002764:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002768:	60fb      	str	r3, [r7, #12]
 800276a:	e009      	b.n	8002780 <lcd_push_buffer+0x174>
       lcd_transmit_byte(buffer[i]);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	4413      	add	r3, r2
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff ff17 	bl	80025a8 <lcd_transmit_byte>
    for(i=384; i<512; i++) {
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	3301      	adds	r3, #1
 800277e:	60fb      	str	r3, [r7, #12]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002786:	dbf1      	blt.n	800276c <lcd_push_buffer+0x160>
    }
}
 8002788:	bf00      	nop
 800278a:	bf00      	nop
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
	...

08002794 <lcd_reset>:

void lcd_reset()
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Reset Command/Data
 800279a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800279e:	8a9b      	ldrh	r3, [r3, #20]
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80027a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	8293      	strh	r3, [r2, #20]
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - Reset C/S
 80027ae:	4b2f      	ldr	r3, [pc, #188]	@ (800286c <lcd_reset+0xd8>)
 80027b0:	8a9b      	ldrh	r3, [r3, #20]
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	4a2d      	ldr	r2, [pc, #180]	@ (800286c <lcd_reset+0xd8>)
 80027b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	8293      	strh	r3, [r2, #20]

    GPIOB->ODR &= ~(0x0001 << 14); // RESET = 0 - Reset Display
 80027be:	4b2b      	ldr	r3, [pc, #172]	@ (800286c <lcd_reset+0xd8>)
 80027c0:	8a9b      	ldrh	r3, [r3, #20]
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	4a29      	ldr	r2, [pc, #164]	@ (800286c <lcd_reset+0xd8>)
 80027c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 4680 ; i++) { asm("nop"); }; // Wait
 80027ce:	2300      	movs	r3, #0
 80027d0:	607b      	str	r3, [r7, #4]
 80027d2:	e003      	b.n	80027dc <lcd_reset+0x48>
 80027d4:	bf00      	nop
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	3301      	adds	r3, #1
 80027da:	607b      	str	r3, [r7, #4]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f241 2247 	movw	r2, #4679	@ 0x1247
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d9f6      	bls.n	80027d4 <lcd_reset+0x40>
    GPIOB->ODR |=  (0x0001 << 14); // RESET = 1 - Stop Reset
 80027e6:	4b21      	ldr	r3, [pc, #132]	@ (800286c <lcd_reset+0xd8>)
 80027e8:	8a9b      	ldrh	r3, [r3, #20]
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	4a1f      	ldr	r2, [pc, #124]	@ (800286c <lcd_reset+0xd8>)
 80027ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 390000 ; i++) { asm("nop"); }; // Wait
 80027f6:	2300      	movs	r3, #0
 80027f8:	603b      	str	r3, [r7, #0]
 80027fa:	e003      	b.n	8002804 <lcd_reset+0x70>
 80027fc:	bf00      	nop
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	3301      	adds	r3, #1
 8002802:	603b      	str	r3, [r7, #0]
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	4a1a      	ldr	r2, [pc, #104]	@ (8002870 <lcd_reset+0xdc>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d9f7      	bls.n	80027fc <lcd_reset+0x68>

    // Configure Display
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 800280c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002810:	8a9b      	ldrh	r3, [r3, #20]
 8002812:	b29b      	uxth	r3, r3
 8002814:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002818:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800281c:	b29b      	uxth	r3, r3
 800281e:	8293      	strh	r3, [r2, #20]

    lcd_transmit_byte(0xAE);  // Turn off display
 8002820:	20ae      	movs	r0, #174	@ 0xae
 8002822:	f7ff fec1 	bl	80025a8 <lcd_transmit_byte>
    lcd_transmit_byte(0xA2);  // Set bias voltage to 1/9
 8002826:	20a2      	movs	r0, #162	@ 0xa2
 8002828:	f7ff febe 	bl	80025a8 <lcd_transmit_byte>

    lcd_transmit_byte(0xA0);  // Set display RAM address normal
 800282c:	20a0      	movs	r0, #160	@ 0xa0
 800282e:	f7ff febb 	bl	80025a8 <lcd_transmit_byte>
    lcd_transmit_byte(0xC8);  // Set update direction
 8002832:	20c8      	movs	r0, #200	@ 0xc8
 8002834:	f7ff feb8 	bl	80025a8 <lcd_transmit_byte>

    lcd_transmit_byte(0x22);  // Set internal resistor ratio
 8002838:	2022      	movs	r0, #34	@ 0x22
 800283a:	f7ff feb5 	bl	80025a8 <lcd_transmit_byte>
    lcd_transmit_byte(0x2F);  // Set operating mode
 800283e:	202f      	movs	r0, #47	@ 0x2f
 8002840:	f7ff feb2 	bl	80025a8 <lcd_transmit_byte>
    lcd_transmit_byte(0x40);  // Set start line address
 8002844:	2040      	movs	r0, #64	@ 0x40
 8002846:	f7ff feaf 	bl	80025a8 <lcd_transmit_byte>

    lcd_transmit_byte(0xAF);  // Turn on display
 800284a:	20af      	movs	r0, #175	@ 0xaf
 800284c:	f7ff feac 	bl	80025a8 <lcd_transmit_byte>

    lcd_transmit_byte(0x81);  // Set output voltage
 8002850:	2081      	movs	r0, #129	@ 0x81
 8002852:	f7ff fea9 	bl	80025a8 <lcd_transmit_byte>
    lcd_transmit_byte(0x17);  // Set contrast
 8002856:	2017      	movs	r0, #23
 8002858:	f7ff fea6 	bl	80025a8 <lcd_transmit_byte>

    lcd_transmit_byte(0xA6);  // Set normal mode
 800285c:	20a6      	movs	r0, #166	@ 0xa6
 800285e:	f7ff fea3 	bl	80025a8 <lcd_transmit_byte>
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	48000400 	.word	0x48000400
 8002870:	0005f36f 	.word	0x0005f36f

08002874 <init_spi_lcd>:

void init_spi_lcd() {
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
    // Enable Clocks
    RCC->AHBENR  |= 0x00020000 | 0x00040000;    // Enable Clock for GPIO Banks A and B
 8002878:	4b9d      	ldr	r3, [pc, #628]	@ (8002af0 <init_spi_lcd+0x27c>)
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	4a9c      	ldr	r2, [pc, #624]	@ (8002af0 <init_spi_lcd+0x27c>)
 800287e:	f443 23c0 	orr.w	r3, r3, #393216	@ 0x60000
 8002882:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= 0x00004000;                 // Enable Clock for SPI2
 8002884:	4b9a      	ldr	r3, [pc, #616]	@ (8002af0 <init_spi_lcd+0x27c>)
 8002886:	69db      	ldr	r3, [r3, #28]
 8002888:	4a99      	ldr	r2, [pc, #612]	@ (8002af0 <init_spi_lcd+0x27c>)
 800288a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800288e:	61d3      	str	r3, [r2, #28]

    // Connect pins to SPI2
    GPIOB->AFR[13 >> 0x03] &= ~(0x0000000F << ((13 & 0x00000007) * 4)); // Clear alternate function for PB13
 8002890:	4b98      	ldr	r3, [pc, #608]	@ (8002af4 <init_spi_lcd+0x280>)
 8002892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002894:	4a97      	ldr	r2, [pc, #604]	@ (8002af4 <init_spi_lcd+0x280>)
 8002896:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800289a:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[13 >> 0x03] |=  (0x00000005 << ((13 & 0x00000007) * 4)); // Set alternate 5 function for PB13 - SCLK
 800289c:	4b95      	ldr	r3, [pc, #596]	@ (8002af4 <init_spi_lcd+0x280>)
 800289e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a0:	4a94      	ldr	r2, [pc, #592]	@ (8002af4 <init_spi_lcd+0x280>)
 80028a2:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 80028a6:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[15 >> 0x03] &= ~(0x0000000F << ((15 & 0x00000007) * 4)); // Clear alternate function for PB15
 80028a8:	4b92      	ldr	r3, [pc, #584]	@ (8002af4 <init_spi_lcd+0x280>)
 80028aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ac:	4a91      	ldr	r2, [pc, #580]	@ (8002af4 <init_spi_lcd+0x280>)
 80028ae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80028b2:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[15 >> 0x03] |=  (0x00000005 << ((15 & 0x00000007) * 4)); // Set alternate 5 function for PB15 - MOSI
 80028b4:	4b8f      	ldr	r3, [pc, #572]	@ (8002af4 <init_spi_lcd+0x280>)
 80028b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b8:	4a8e      	ldr	r2, [pc, #568]	@ (8002af4 <init_spi_lcd+0x280>)
 80028ba:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 80028be:	6253      	str	r3, [r2, #36]	@ 0x24

    // Configure pins PB13 and PB15 for 10 MHz alternate function
    GPIOB->OSPEEDR &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear speed register
 80028c0:	4b8c      	ldr	r3, [pc, #560]	@ (8002af4 <init_spi_lcd+0x280>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	4a8b      	ldr	r2, [pc, #556]	@ (8002af4 <init_spi_lcd+0x280>)
 80028c6:	f023 434c 	bic.w	r3, r3, #3422552064	@ 0xcc000000
 80028ca:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (13 * 2) | 0x00000001 << (15 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 80028cc:	4b89      	ldr	r3, [pc, #548]	@ (8002af4 <init_spi_lcd+0x280>)
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	4a88      	ldr	r2, [pc, #544]	@ (8002af4 <init_spi_lcd+0x280>)
 80028d2:	f043 4388 	orr.w	r3, r3, #1140850688	@ 0x44000000
 80028d6:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (13)     | 0x0001     << (15));        // Clear output type register
 80028d8:	4b86      	ldr	r3, [pc, #536]	@ (8002af4 <init_spi_lcd+0x280>)
 80028da:	889b      	ldrh	r3, [r3, #4]
 80028dc:	b29a      	uxth	r2, r3
 80028de:	4985      	ldr	r1, [pc, #532]	@ (8002af4 <init_spi_lcd+0x280>)
 80028e0:	f645 73ff 	movw	r3, #24575	@ 0x5fff
 80028e4:	4013      	ands	r3, r2
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	808b      	strh	r3, [r1, #4]
    GPIOB->OTYPER  |=  (0x0000     << (13)     | 0x0000     << (15));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 80028ea:	4a82      	ldr	r2, [pc, #520]	@ (8002af4 <init_spi_lcd+0x280>)
 80028ec:	4b81      	ldr	r3, [pc, #516]	@ (8002af4 <init_spi_lcd+0x280>)
 80028ee:	8892      	ldrh	r2, [r2, #4]
 80028f0:	b292      	uxth	r2, r2
 80028f2:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear mode register
 80028f4:	4b7f      	ldr	r3, [pc, #508]	@ (8002af4 <init_spi_lcd+0x280>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a7e      	ldr	r2, [pc, #504]	@ (8002af4 <init_spi_lcd+0x280>)
 80028fa:	f023 434c 	bic.w	r3, r3, #3422552064	@ 0xcc000000
 80028fe:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000002 << (13 * 2) | 0x00000002 << (15 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8002900:	4b7c      	ldr	r3, [pc, #496]	@ (8002af4 <init_spi_lcd+0x280>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a7b      	ldr	r2, [pc, #492]	@ (8002af4 <init_spi_lcd+0x280>)
 8002906:	f043 4308 	orr.w	r3, r3, #2281701376	@ 0x88000000
 800290a:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear push/pull register
 800290c:	4b79      	ldr	r3, [pc, #484]	@ (8002af4 <init_spi_lcd+0x280>)
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	4a78      	ldr	r2, [pc, #480]	@ (8002af4 <init_spi_lcd+0x280>)
 8002912:	f023 434c 	bic.w	r3, r3, #3422552064	@ 0xcc000000
 8002916:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (13 * 2) | 0x00000000 << (15 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8002918:	4b76      	ldr	r3, [pc, #472]	@ (8002af4 <init_spi_lcd+0x280>)
 800291a:	4a76      	ldr	r2, [pc, #472]	@ (8002af4 <init_spi_lcd+0x280>)
 800291c:	68db      	ldr	r3, [r3, #12]
 800291e:	60d3      	str	r3, [r2, #12]

    // Initialize REEST, nCS, and A0
    // Configure pins PB6 and PB14 for 10 MHz output
    GPIOB->OSPEEDR &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear speed register
 8002920:	4b74      	ldr	r3, [pc, #464]	@ (8002af4 <init_spi_lcd+0x280>)
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	4a73      	ldr	r2, [pc, #460]	@ (8002af4 <init_spi_lcd+0x280>)
 8002926:	f023 2330 	bic.w	r3, r3, #805318656	@ 0x30003000
 800292a:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 800292c:	4b71      	ldr	r3, [pc, #452]	@ (8002af4 <init_spi_lcd+0x280>)
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	4a70      	ldr	r2, [pc, #448]	@ (8002af4 <init_spi_lcd+0x280>)
 8002932:	f043 2310 	orr.w	r3, r3, #268439552	@ 0x10001000
 8002936:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (6)     | 0x0001     << (14));        // Clear output type register
 8002938:	4b6e      	ldr	r3, [pc, #440]	@ (8002af4 <init_spi_lcd+0x280>)
 800293a:	889b      	ldrh	r3, [r3, #4]
 800293c:	b29b      	uxth	r3, r3
 800293e:	4a6d      	ldr	r2, [pc, #436]	@ (8002af4 <init_spi_lcd+0x280>)
 8002940:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002944:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002948:	b29b      	uxth	r3, r3
 800294a:	8093      	strh	r3, [r2, #4]
    GPIOB->OTYPER  |=  (0x0000     << (6)     | 0x0000     << (14));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 800294c:	4a69      	ldr	r2, [pc, #420]	@ (8002af4 <init_spi_lcd+0x280>)
 800294e:	4b69      	ldr	r3, [pc, #420]	@ (8002af4 <init_spi_lcd+0x280>)
 8002950:	8892      	ldrh	r2, [r2, #4]
 8002952:	b292      	uxth	r2, r2
 8002954:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear mode register
 8002956:	4b67      	ldr	r3, [pc, #412]	@ (8002af4 <init_spi_lcd+0x280>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a66      	ldr	r2, [pc, #408]	@ (8002af4 <init_spi_lcd+0x280>)
 800295c:	f023 2330 	bic.w	r3, r3, #805318656	@ 0x30003000
 8002960:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8002962:	4b64      	ldr	r3, [pc, #400]	@ (8002af4 <init_spi_lcd+0x280>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a63      	ldr	r2, [pc, #396]	@ (8002af4 <init_spi_lcd+0x280>)
 8002968:	f043 2310 	orr.w	r3, r3, #268439552	@ 0x10001000
 800296c:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear push/pull register
 800296e:	4b61      	ldr	r3, [pc, #388]	@ (8002af4 <init_spi_lcd+0x280>)
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	4a60      	ldr	r2, [pc, #384]	@ (8002af4 <init_spi_lcd+0x280>)
 8002974:	f023 2330 	bic.w	r3, r3, #805318656	@ 0x30003000
 8002978:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (6 * 2) | 0x00000000 << (14 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 800297a:	4b5e      	ldr	r3, [pc, #376]	@ (8002af4 <init_spi_lcd+0x280>)
 800297c:	4a5d      	ldr	r2, [pc, #372]	@ (8002af4 <init_spi_lcd+0x280>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	60d3      	str	r3, [r2, #12]
    // Configure pin PA8 for 10 MHz output
    GPIOA->OSPEEDR &= ~0x00000003 << (8 * 2);    // Clear speed register
 8002982:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800298c:	0c9b      	lsrs	r3, r3, #18
 800298e:	049b      	lsls	r3, r3, #18
 8002990:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  0x00000001 << (8 * 2);    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8002992:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800299c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029a0:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~0x0001     << (8);        // Clear output type register
 80029a2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80029a6:	889b      	ldrh	r3, [r3, #4]
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80029ae:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 80029b2:	f023 0301 	bic.w	r3, r3, #1
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  0x0000     << (8);        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 80029ba:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80029be:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80029c2:	8892      	ldrh	r2, [r2, #4]
 80029c4:	b292      	uxth	r2, r2
 80029c6:	809a      	strh	r2, [r3, #4]


    GPIOA->MODER   &= ~0x00000003 << (8 * 2);    // Clear mode register
 80029c8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80029d2:	0c9b      	lsrs	r3, r3, #18
 80029d4:	049b      	lsls	r3, r3, #18
 80029d6:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  0x00000001 << (8 * 2);    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 80029d8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80029e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029e6:	6013      	str	r3, [r2, #0]

    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // This is needed for UART to work. It makes no sense.
 80029e8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80029f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80029f6:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));
 80029f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002a02:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8002a06:	6013      	str	r3, [r2, #0]

    GPIOA->PUPDR   &= ~0x00000003 << (8 * 2);    // Clear push/pull register
 8002a08:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002a12:	0c9b      	lsrs	r3, r3, #18
 8002a14:	049b      	lsls	r3, r3, #18
 8002a16:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  0x00000000 << (8 * 2);    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8002a18:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002a1c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	60d3      	str	r3, [r2, #12]

    GPIOB->ODR |=  (0x0001 << 6); // CS = 1
 8002a24:	4b33      	ldr	r3, [pc, #204]	@ (8002af4 <init_spi_lcd+0x280>)
 8002a26:	8a9b      	ldrh	r3, [r3, #20]
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	4a32      	ldr	r2, [pc, #200]	@ (8002af4 <init_spi_lcd+0x280>)
 8002a2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	8293      	strh	r3, [r2, #20]

    // Configure SPI2
    SPI2->CR1 &= 0x3040; // Clear CR1 Register
 8002a34:	4b30      	ldr	r3, [pc, #192]	@ (8002af8 <init_spi_lcd+0x284>)
 8002a36:	881b      	ldrh	r3, [r3, #0]
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	4a2f      	ldr	r2, [pc, #188]	@ (8002af8 <init_spi_lcd+0x284>)
 8002a3c:	f403 5341 	and.w	r3, r3, #12352	@ 0x3040
 8002a40:	b29b      	uxth	r3, r3
 8002a42:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Configure direction (0x0000 - 2 Lines Full Duplex, 0x0400 - 2 Lines RX Only, 0x8000 - 1 Line RX, 0xC000 - 1 Line TX)
 8002a44:	4a2c      	ldr	r2, [pc, #176]	@ (8002af8 <init_spi_lcd+0x284>)
 8002a46:	4b2c      	ldr	r3, [pc, #176]	@ (8002af8 <init_spi_lcd+0x284>)
 8002a48:	8812      	ldrh	r2, [r2, #0]
 8002a4a:	b292      	uxth	r2, r2
 8002a4c:	801a      	strh	r2, [r3, #0]
    SPI2->CR1 |= 0x0104; // Configure mode (0x0000 - Slave, 0x0104 - Master)
 8002a4e:	4b2a      	ldr	r3, [pc, #168]	@ (8002af8 <init_spi_lcd+0x284>)
 8002a50:	881b      	ldrh	r3, [r3, #0]
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	4a28      	ldr	r2, [pc, #160]	@ (8002af8 <init_spi_lcd+0x284>)
 8002a56:	f443 7382 	orr.w	r3, r3, #260	@ 0x104
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0002; // Configure clock polarity (0x0000 - Low, 0x0002 - High)
 8002a5e:	4b26      	ldr	r3, [pc, #152]	@ (8002af8 <init_spi_lcd+0x284>)
 8002a60:	881b      	ldrh	r3, [r3, #0]
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	4a24      	ldr	r2, [pc, #144]	@ (8002af8 <init_spi_lcd+0x284>)
 8002a66:	f043 0302 	orr.w	r3, r3, #2
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0001; // Configure clock phase (0x0000 - 1 Edge, 0x0001 - 2 Edge)
 8002a6e:	4b22      	ldr	r3, [pc, #136]	@ (8002af8 <init_spi_lcd+0x284>)
 8002a70:	881b      	ldrh	r3, [r3, #0]
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	4a20      	ldr	r2, [pc, #128]	@ (8002af8 <init_spi_lcd+0x284>)
 8002a76:	f043 0301 	orr.w	r3, r3, #1
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0200; // Configure chip select (0x0000 - Hardware based, 0x0200 - Software based)
 8002a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8002af8 <init_spi_lcd+0x284>)
 8002a80:	881b      	ldrh	r3, [r3, #0]
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	4a1c      	ldr	r2, [pc, #112]	@ (8002af8 <init_spi_lcd+0x284>)
 8002a86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0008; // Set Baud Rate Prescaler (0x0000 - 2, 0x0008 - 4, 0x0018 - 8, 0x0020 - 16, 0x0028 - 32, 0x0028 - 64, 0x0030 - 128, 0x0038 - 128)
 8002a8e:	4b1a      	ldr	r3, [pc, #104]	@ (8002af8 <init_spi_lcd+0x284>)
 8002a90:	881b      	ldrh	r3, [r3, #0]
 8002a92:	b29b      	uxth	r3, r3
 8002a94:	4a18      	ldr	r2, [pc, #96]	@ (8002af8 <init_spi_lcd+0x284>)
 8002a96:	f043 0308 	orr.w	r3, r3, #8
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Set Bit Order (0x0000 - MSB First, 0x0080 - LSB First)
 8002a9e:	4a16      	ldr	r2, [pc, #88]	@ (8002af8 <init_spi_lcd+0x284>)
 8002aa0:	4b15      	ldr	r3, [pc, #84]	@ (8002af8 <init_spi_lcd+0x284>)
 8002aa2:	8812      	ldrh	r2, [r2, #0]
 8002aa4:	b292      	uxth	r2, r2
 8002aa6:	801a      	strh	r2, [r3, #0]
    SPI2->CR2 &= ~0x0F00; // Clear CR2 Register
 8002aa8:	4b13      	ldr	r3, [pc, #76]	@ (8002af8 <init_spi_lcd+0x284>)
 8002aaa:	889b      	ldrh	r3, [r3, #4]
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	4a12      	ldr	r2, [pc, #72]	@ (8002af8 <init_spi_lcd+0x284>)
 8002ab0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x0700; // Set Number of Bits (0x0300 - 4, 0x0400 - 5, 0x0500 - 6, ...);
 8002ab8:	4b0f      	ldr	r3, [pc, #60]	@ (8002af8 <init_spi_lcd+0x284>)
 8002aba:	889b      	ldrh	r3, [r3, #4]
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	4a0e      	ldr	r2, [pc, #56]	@ (8002af8 <init_spi_lcd+0x284>)
 8002ac0:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	8093      	strh	r3, [r2, #4]
    SPI2->I2SCFGR &= ~0x0800; // Disable I2S
 8002ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8002af8 <init_spi_lcd+0x284>)
 8002aca:	8b9b      	ldrh	r3, [r3, #28]
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	4a0a      	ldr	r2, [pc, #40]	@ (8002af8 <init_spi_lcd+0x284>)
 8002ad0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	8393      	strh	r3, [r2, #28]
    SPI2->CRCPR = 7; // Set CRC polynomial order
 8002ad8:	4b07      	ldr	r3, [pc, #28]	@ (8002af8 <init_spi_lcd+0x284>)
 8002ada:	2207      	movs	r2, #7
 8002adc:	821a      	strh	r2, [r3, #16]
    SPI2->CR2 &= ~0x1000;
 8002ade:	4b06      	ldr	r3, [pc, #24]	@ (8002af8 <init_spi_lcd+0x284>)
 8002ae0:	889b      	ldrh	r3, [r3, #4]
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	4a04      	ldr	r2, [pc, #16]	@ (8002af8 <init_spi_lcd+0x284>)
 8002ae6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	e006      	b.n	8002afc <init_spi_lcd+0x288>
 8002aee:	bf00      	nop
 8002af0:	40021000 	.word	0x40021000
 8002af4:	48000400 	.word	0x48000400
 8002af8:	40003800 	.word	0x40003800
 8002afc:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x1000; // Configure RXFIFO return at (0x0000 - Half-full (16 bits), 0x1000 - Quarter-full (8 bits))
 8002afe:	4b0a      	ldr	r3, [pc, #40]	@ (8002b28 <init_spi_lcd+0x2b4>)
 8002b00:	889b      	ldrh	r3, [r3, #4]
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	4a08      	ldr	r2, [pc, #32]	@ (8002b28 <init_spi_lcd+0x2b4>)
 8002b06:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	8093      	strh	r3, [r2, #4]
    SPI2->CR1 |= 0x0040; // Enable SPI2
 8002b0e:	4b06      	ldr	r3, [pc, #24]	@ (8002b28 <init_spi_lcd+0x2b4>)
 8002b10:	881b      	ldrh	r3, [r3, #0]
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	4a04      	ldr	r2, [pc, #16]	@ (8002b28 <init_spi_lcd+0x2b4>)
 8002b16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	8013      	strh	r3, [r2, #0]

    lcd_reset();
 8002b1e:	f7ff fe39 	bl	8002794 <lcd_reset>
}
 8002b22:	bf00      	nop
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	40003800 	.word	0x40003800

08002b2c <generate_line_buff>:

void generate_line_buff(uint8_t * str, uint8_t * linebuff, uint16_t bufflen){
 8002b2c:	b480      	push	{r7}
 8002b2e:	b087      	sub	sp, #28
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	4613      	mov	r3, r2
 8002b38:	80fb      	strh	r3, [r7, #6]
    uint8_t idx;
    //convert each character to a 5+1 (CHAR_WIDTH) slices and add it to the line buffer
    for(int i = 0; i<bufflen; i++){
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	617b      	str	r3, [r7, #20]
 8002b3e:	e06d      	b.n	8002c1c <generate_line_buff+0xf0>
        if (str[i] == '\0'){
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	4413      	add	r3, r2
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d06c      	beq.n	8002c26 <generate_line_buff+0xfa>
            break;
        }
        idx = CHAR_WIDTH*i;
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	461a      	mov	r2, r3
 8002b52:	0052      	lsls	r2, r2, #1
 8002b54:	4413      	add	r3, r2
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	74fb      	strb	r3, [r7, #19]
        linebuff[idx] = character_data[str[i]-0x20][0];
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	68fa      	ldr	r2, [r7, #12]
 8002b5e:	4413      	add	r3, r2
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	f1a3 0220 	sub.w	r2, r3, #32
 8002b66:	7cfb      	ldrb	r3, [r7, #19]
 8002b68:	68b9      	ldr	r1, [r7, #8]
 8002b6a:	4419      	add	r1, r3
 8002b6c:	4831      	ldr	r0, [pc, #196]	@ (8002c34 <generate_line_buff+0x108>)
 8002b6e:	4613      	mov	r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	4413      	add	r3, r2
 8002b74:	4403      	add	r3, r0
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	700b      	strb	r3, [r1, #0]
        linebuff[idx+1] = character_data[str[i]-0x20][1];
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	68fa      	ldr	r2, [r7, #12]
 8002b7e:	4413      	add	r3, r2
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	f1a3 0220 	sub.w	r2, r3, #32
 8002b86:	7cfb      	ldrb	r3, [r7, #19]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	68b9      	ldr	r1, [r7, #8]
 8002b8c:	4419      	add	r1, r3
 8002b8e:	4829      	ldr	r0, [pc, #164]	@ (8002c34 <generate_line_buff+0x108>)
 8002b90:	4613      	mov	r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	4413      	add	r3, r2
 8002b96:	4403      	add	r3, r0
 8002b98:	3301      	adds	r3, #1
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	700b      	strb	r3, [r1, #0]
        linebuff[idx+2] = character_data[str[i]-0x20][2];
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	4413      	add	r3, r2
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	f1a3 0220 	sub.w	r2, r3, #32
 8002baa:	7cfb      	ldrb	r3, [r7, #19]
 8002bac:	3302      	adds	r3, #2
 8002bae:	68b9      	ldr	r1, [r7, #8]
 8002bb0:	4419      	add	r1, r3
 8002bb2:	4820      	ldr	r0, [pc, #128]	@ (8002c34 <generate_line_buff+0x108>)
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4413      	add	r3, r2
 8002bba:	4403      	add	r3, r0
 8002bbc:	3302      	adds	r3, #2
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	700b      	strb	r3, [r1, #0]
        linebuff[idx+3] = character_data[str[i]-0x20][3];
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	68fa      	ldr	r2, [r7, #12]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	f1a3 0220 	sub.w	r2, r3, #32
 8002bce:	7cfb      	ldrb	r3, [r7, #19]
 8002bd0:	3303      	adds	r3, #3
 8002bd2:	68b9      	ldr	r1, [r7, #8]
 8002bd4:	4419      	add	r1, r3
 8002bd6:	4817      	ldr	r0, [pc, #92]	@ (8002c34 <generate_line_buff+0x108>)
 8002bd8:	4613      	mov	r3, r2
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	4413      	add	r3, r2
 8002bde:	4403      	add	r3, r0
 8002be0:	3303      	adds	r3, #3
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	700b      	strb	r3, [r1, #0]
        linebuff[idx+4] = character_data[str[i]-0x20][4];
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	68fa      	ldr	r2, [r7, #12]
 8002bea:	4413      	add	r3, r2
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	f1a3 0220 	sub.w	r2, r3, #32
 8002bf2:	7cfb      	ldrb	r3, [r7, #19]
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	68b9      	ldr	r1, [r7, #8]
 8002bf8:	4419      	add	r1, r3
 8002bfa:	480e      	ldr	r0, [pc, #56]	@ (8002c34 <generate_line_buff+0x108>)
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	4413      	add	r3, r2
 8002c02:	4403      	add	r3, r0
 8002c04:	3304      	adds	r3, #4
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	700b      	strb	r3, [r1, #0]
        linebuff[idx+5] = 0x00;
 8002c0a:	7cfb      	ldrb	r3, [r7, #19]
 8002c0c:	3305      	adds	r3, #5
 8002c0e:	68ba      	ldr	r2, [r7, #8]
 8002c10:	4413      	add	r3, r2
 8002c12:	2200      	movs	r2, #0
 8002c14:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i<bufflen; i++){
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	3301      	adds	r3, #1
 8002c1a:	617b      	str	r3, [r7, #20]
 8002c1c:	88fb      	ldrh	r3, [r7, #6]
 8002c1e:	697a      	ldr	r2, [r7, #20]
 8002c20:	429a      	cmp	r2, r3
 8002c22:	db8d      	blt.n	8002b40 <generate_line_buff+0x14>
    }
}
 8002c24:	e000      	b.n	8002c28 <generate_line_buff+0xfc>
            break;
 8002c26:	bf00      	nop
}
 8002c28:	bf00      	nop
 8002c2a:	371c      	adds	r7, #28
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr
 8002c34:	08005f5c 	.word	0x08005f5c

08002c38 <write_line_buff>:

void write_line_buff(uint8_t * linebuff, uint8_t * lcdbuff, uint8_t xoffset, uint8_t yoffset, uint8_t scrollena){
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b086      	sub	sp, #24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	60f8      	str	r0, [r7, #12]
 8002c40:	60b9      	str	r1, [r7, #8]
 8002c42:	4611      	mov	r1, r2
 8002c44:	461a      	mov	r2, r3
 8002c46:	460b      	mov	r3, r1
 8002c48:	71fb      	strb	r3, [r7, #7]
 8002c4a:	4613      	mov	r3, r2
 8002c4c:	71bb      	strb	r3, [r7, #6]
    //  y offset refers to the line offset
    //note:     String will be capped, if it is longer than LCD_LINE_SIZE slices (i.e. 1 line)
    //note2:    String will be capped, if it exceeds size of lcdBuffer.
    //note3:    If scrolling is enabled, the LCD line will wrap around when xoffset is large enough.
    //          Otherwise, it will be capped.
    if (scrollena > 0){
 8002c4e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d019      	beq.n	8002c8a <write_line_buff+0x52>
        for(uint8_t idx = 0; idx<LCD_LINE_SIZE; idx++){
 8002c56:	2300      	movs	r3, #0
 8002c58:	75fb      	strb	r3, [r7, #23]
 8002c5a:	e011      	b.n	8002c80 <write_line_buff+0x48>
            lcdbuff[idx+yoffset*LCD_LINE_SIZE] = linebuff[(idx + xoffset) & LCD_LINE_BUFF_SIZE-1];
 8002c5c:	7dfa      	ldrb	r2, [r7, #23]
 8002c5e:	79fb      	ldrb	r3, [r7, #7]
 8002c60:	4413      	add	r3, r2
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	68fa      	ldr	r2, [r7, #12]
 8002c66:	441a      	add	r2, r3
 8002c68:	7df9      	ldrb	r1, [r7, #23]
 8002c6a:	79bb      	ldrb	r3, [r7, #6]
 8002c6c:	01db      	lsls	r3, r3, #7
 8002c6e:	440b      	add	r3, r1
 8002c70:	4619      	mov	r1, r3
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	440b      	add	r3, r1
 8002c76:	7812      	ldrb	r2, [r2, #0]
 8002c78:	701a      	strb	r2, [r3, #0]
        for(uint8_t idx = 0; idx<LCD_LINE_SIZE; idx++){
 8002c7a:	7dfb      	ldrb	r3, [r7, #23]
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	75fb      	strb	r3, [r7, #23]
 8002c80:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	dae9      	bge.n	8002c5c <write_line_buff+0x24>
        }
    }else{
        memcpy(lcdbuff + xoffset+yoffset*LCD_LINE_SIZE, linebuff, sizeof(uint8_t) * LCD_LINE_SIZE-xoffset);
    }

}
 8002c88:	e00c      	b.n	8002ca4 <write_line_buff+0x6c>
        memcpy(lcdbuff + xoffset+yoffset*LCD_LINE_SIZE, linebuff, sizeof(uint8_t) * LCD_LINE_SIZE-xoffset);
 8002c8a:	79fb      	ldrb	r3, [r7, #7]
 8002c8c:	79ba      	ldrb	r2, [r7, #6]
 8002c8e:	01d2      	lsls	r2, r2, #7
 8002c90:	4413      	add	r3, r2
 8002c92:	68ba      	ldr	r2, [r7, #8]
 8002c94:	18d0      	adds	r0, r2, r3
 8002c96:	79fb      	ldrb	r3, [r7, #7]
 8002c98:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	68f9      	ldr	r1, [r7, #12]
 8002ca0:	f001 fbbd 	bl	800441e <memcpy>
}
 8002ca4:	bf00      	nop
 8002ca6:	3718      	adds	r7, #24
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <lcd_write_string>:

void lcd_write_string(uint8_t * str, uint8_t * lcdBuff, uint8_t xoffset, uint8_t yoffset){
 8002cac:	b590      	push	{r4, r7, lr}
 8002cae:	b0c7      	sub	sp, #284	@ 0x11c
 8002cb0:	af02      	add	r7, sp, #8
 8002cb2:	f507 7488 	add.w	r4, r7, #272	@ 0x110
 8002cb6:	f5a4 7482 	sub.w	r4, r4, #260	@ 0x104
 8002cba:	6020      	str	r0, [r4, #0]
 8002cbc:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8002cc0:	f5a0 7084 	sub.w	r0, r0, #264	@ 0x108
 8002cc4:	6001      	str	r1, [r0, #0]
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002ccc:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8002cd0:	701a      	strb	r2, [r3, #0]
 8002cd2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002cd6:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8002cda:	460a      	mov	r2, r1
 8002cdc:	701a      	strb	r2, [r3, #0]
    uint8_t lineBuff[256];
    memset(lineBuff,0x00,256);
 8002cde:	f107 0310 	add.w	r3, r7, #16
 8002ce2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ce6:	2100      	movs	r1, #0
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f001 fb2b 	bl	8004344 <memset>
    //render a string and add to the line buffer (256 slices long)
    generate_line_buff(str, lineBuff, 255);
 8002cee:	f107 0110 	add.w	r1, r7, #16
 8002cf2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002cf6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002cfa:	22ff      	movs	r2, #255	@ 0xff
 8002cfc:	6818      	ldr	r0, [r3, #0]
 8002cfe:	f7ff ff15 	bl	8002b2c <generate_line_buff>
    //add line buffer to LCD buffer at a specific x,y position
    //  (horizontal scrolling is always disabled!)
    write_line_buff(lineBuff, lcdBuff, xoffset, yoffset, 0);
 8002d02:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002d06:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8002d0a:	781c      	ldrb	r4, [r3, #0]
 8002d0c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002d10:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8002d14:	781a      	ldrb	r2, [r3, #0]
 8002d16:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002d1a:	f5a3 7184 	sub.w	r1, r3, #264	@ 0x108
 8002d1e:	f107 0010 	add.w	r0, r7, #16
 8002d22:	2300      	movs	r3, #0
 8002d24:	9300      	str	r3, [sp, #0]
 8002d26:	4623      	mov	r3, r4
 8002d28:	6809      	ldr	r1, [r1, #0]
 8002d2a:	f7ff ff85 	bl	8002c38 <write_line_buff>
}
 8002d2e:	bf00      	nop
 8002d30:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd90      	pop	{r4, r7, pc}

08002d38 <lcd_init_and_print>:

/* Function added to the given lcd file
 * Can be called from main.c with this line before the while(1) loop:
 * lcd_init_and_print();
 */
void lcd_init_and_print(void) {
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
    static uint8_t lcdBuffer[LCD_BUFF_SIZE];	// Frame buffer for LCD

    init_spi_lcd();        // Initialize SPI + GPIOs and reset LCD
 8002d3c:	f7ff fd9a 	bl	8002874 <init_spi_lcd>
    memset(lcdBuffer, 0x00, LCD_BUFF_SIZE);		// Clear buffer
 8002d40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d44:	2100      	movs	r1, #0
 8002d46:	4807      	ldr	r0, [pc, #28]	@ (8002d64 <lcd_init_and_print+0x2c>)
 8002d48:	f001 fafc 	bl	8004344 <memset>

    lcd_write_string((uint8_t *)buffer, lcdBuffer, 0, 0);
    */

    // Write "Hello" at x=0, y=0
    lcd_write_string((uint8_t *)"Hello", lcdBuffer, 0, 0);
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	2200      	movs	r2, #0
 8002d50:	4904      	ldr	r1, [pc, #16]	@ (8002d64 <lcd_init_and_print+0x2c>)
 8002d52:	4805      	ldr	r0, [pc, #20]	@ (8002d68 <lcd_init_and_print+0x30>)
 8002d54:	f7ff ffaa 	bl	8002cac <lcd_write_string>

    // Push buffer content to LCD
    lcd_push_buffer(lcdBuffer);
 8002d58:	4802      	ldr	r0, [pc, #8]	@ (8002d64 <lcd_init_and_print+0x2c>)
 8002d5a:	f7ff fc57 	bl	800260c <lcd_push_buffer>
}
 8002d5e:	bf00      	nop
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	200002e8 	.word	0x200002e8
 8002d68:	08005f28 	.word	0x08005f28

08002d6c <initLed>:
#include "led.h"

// Code needed in main.c is included in the bottom of the file

void initLed() {
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
	// Enable clock for GPIO Ports
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);	// Port A
 8002d72:	2101      	movs	r1, #1
 8002d74:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002d78:	f7fe fd82 	bl	8001880 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);	// Port B
 8002d7c:	2101      	movs	r1, #1
 8002d7e:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8002d82:	f7fe fd7d 	bl	8001880 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);	// Port C
 8002d86:	2101      	movs	r1, #1
 8002d88:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002d8c:	f7fe fd78 	bl	8001880 <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructAll; 				// Define typedef struct for setting pins


	// Sets PA9 (BLUE) to output
	GPIO_StructInit(&GPIO_InitStructAll);				// Initialize GPIO struct
 8002d90:	463b      	mov	r3, r7
 8002d92:	4618      	mov	r0, r3
 8002d94:	f7fe fa44 	bl	8001220 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_OUT;		// Set as output
 8002d98:	2301      	movs	r3, #1
 8002d9a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_OType = GPIO_OType_PP;		// Set as Push-Pull
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_9;			// Set so the configuration is on pin 9
 8002da0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002da4:	603b      	str	r3, [r7, #0]
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_2MHz;	// Set speed to 2 MHz
 8002da6:	2302      	movs	r3, #2
 8002da8:	717b      	strb	r3, [r7, #5]
														// For all options see SPL/inc/stm32f30x_gpio.h
	GPIO_Init(GPIOA, &GPIO_InitStructAll); 				// Setup of GPIO with the settings chosen
 8002daa:	463b      	mov	r3, r7
 8002dac:	4619      	mov	r1, r3
 8002dae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002db2:	f7fe f99f 	bl	80010f4 <GPIO_Init>

	// Sets PB4 (RED) to output
	GPIO_StructInit(&GPIO_InitStructAll);
 8002db6:	463b      	mov	r3, r7
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7fe fa31 	bl	8001220 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_OUT;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_OType = GPIO_OType_PP;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_4;
 8002dc6:	2310      	movs	r3, #16
 8002dc8:	603b      	str	r3, [r7, #0]
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_2MHz;
 8002dca:	2302      	movs	r3, #2
 8002dcc:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOB, &GPIO_InitStructAll);
 8002dce:	463b      	mov	r3, r7
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	480d      	ldr	r0, [pc, #52]	@ (8002e08 <initLed+0x9c>)
 8002dd4:	f7fe f98e 	bl	80010f4 <GPIO_Init>

	// Sets PC7 (GREEN) to output
	GPIO_StructInit(&GPIO_InitStructAll);
 8002dd8:	463b      	mov	r3, r7
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7fe fa20 	bl	8001220 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_OUT;
 8002de0:	2301      	movs	r3, #1
 8002de2:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_OType = GPIO_OType_PP;
 8002de4:	2300      	movs	r3, #0
 8002de6:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_7;
 8002de8:	2380      	movs	r3, #128	@ 0x80
 8002dea:	603b      	str	r3, [r7, #0]
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_2MHz;
 8002dec:	2302      	movs	r3, #2
 8002dee:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOC, &GPIO_InitStructAll);
 8002df0:	463b      	mov	r3, r7
 8002df2:	4619      	mov	r1, r3
 8002df4:	4805      	ldr	r0, [pc, #20]	@ (8002e0c <initLed+0xa0>)
 8002df6:	f7fe f97d 	bl	80010f4 <GPIO_Init>

	// Initialize LED to off
	setLed('d');
 8002dfa:	2064      	movs	r0, #100	@ 0x64
 8002dfc:	f000 f808 	bl	8002e10 <setLed>
}
 8002e00:	bf00      	nop
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	48000400 	.word	0x48000400
 8002e0c:	48000800 	.word	0x48000800

08002e10 <setLed>:

void setLed(char sel) {
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	4603      	mov	r3, r0
 8002e18:	71fb      	strb	r3, [r7, #7]
	 * Yellow	255	255	0
	 * Cyan:	0	255	255
	 * Magenta:	255	0	255
	 */

	if (sel == 'r') {
 8002e1a:	79fb      	ldrb	r3, [r7, #7]
 8002e1c:	2b72      	cmp	r3, #114	@ 0x72
 8002e1e:	d111      	bne.n	8002e44 <setLed+0x34>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 8002e20:	2200      	movs	r2, #0
 8002e22:	2110      	movs	r1, #16
 8002e24:	4852      	ldr	r0, [pc, #328]	@ (8002f70 <setLed+0x160>)
 8002e26:	f7fe fa15 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	2180      	movs	r1, #128	@ 0x80
 8002e2e:	4851      	ldr	r0, [pc, #324]	@ (8002f74 <setLed+0x164>)
 8002e30:	f7fe fa10 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 8002e34:	2201      	movs	r2, #1
 8002e36:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e3e:	f7fe fa09 	bl	8001254 <GPIO_WriteBit>
	} else if (sel == 'd') {
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
	}
}
 8002e42:	e091      	b.n	8002f68 <setLed+0x158>
	} else if (sel == 'g') {
 8002e44:	79fb      	ldrb	r3, [r7, #7]
 8002e46:	2b67      	cmp	r3, #103	@ 0x67
 8002e48:	d111      	bne.n	8002e6e <setLed+0x5e>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	2110      	movs	r1, #16
 8002e4e:	4848      	ldr	r0, [pc, #288]	@ (8002f70 <setLed+0x160>)
 8002e50:	f7fe fa00 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 8002e54:	2200      	movs	r2, #0
 8002e56:	2180      	movs	r1, #128	@ 0x80
 8002e58:	4846      	ldr	r0, [pc, #280]	@ (8002f74 <setLed+0x164>)
 8002e5a:	f7fe f9fb 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e68:	f7fe f9f4 	bl	8001254 <GPIO_WriteBit>
}
 8002e6c:	e07c      	b.n	8002f68 <setLed+0x158>
	} else if (sel == 'b') {
 8002e6e:	79fb      	ldrb	r3, [r7, #7]
 8002e70:	2b62      	cmp	r3, #98	@ 0x62
 8002e72:	d111      	bne.n	8002e98 <setLed+0x88>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 8002e74:	2201      	movs	r2, #1
 8002e76:	2110      	movs	r1, #16
 8002e78:	483d      	ldr	r0, [pc, #244]	@ (8002f70 <setLed+0x160>)
 8002e7a:	f7fe f9eb 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 8002e7e:	2201      	movs	r2, #1
 8002e80:	2180      	movs	r1, #128	@ 0x80
 8002e82:	483c      	ldr	r0, [pc, #240]	@ (8002f74 <setLed+0x164>)
 8002e84:	f7fe f9e6 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e8e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e92:	f7fe f9df 	bl	8001254 <GPIO_WriteBit>
}
 8002e96:	e067      	b.n	8002f68 <setLed+0x158>
	} else if (sel == 'c') {
 8002e98:	79fb      	ldrb	r3, [r7, #7]
 8002e9a:	2b63      	cmp	r3, #99	@ 0x63
 8002e9c:	d111      	bne.n	8002ec2 <setLed+0xb2>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	2110      	movs	r1, #16
 8002ea2:	4833      	ldr	r0, [pc, #204]	@ (8002f70 <setLed+0x160>)
 8002ea4:	f7fe f9d6 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	2180      	movs	r1, #128	@ 0x80
 8002eac:	4831      	ldr	r0, [pc, #196]	@ (8002f74 <setLed+0x164>)
 8002eae:	f7fe f9d1 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002eb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ebc:	f7fe f9ca 	bl	8001254 <GPIO_WriteBit>
}
 8002ec0:	e052      	b.n	8002f68 <setLed+0x158>
	} else if (sel == 'm') {
 8002ec2:	79fb      	ldrb	r3, [r7, #7]
 8002ec4:	2b6d      	cmp	r3, #109	@ 0x6d
 8002ec6:	d111      	bne.n	8002eec <setLed+0xdc>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 8002ec8:	2200      	movs	r2, #0
 8002eca:	2110      	movs	r1, #16
 8002ecc:	4828      	ldr	r0, [pc, #160]	@ (8002f70 <setLed+0x160>)
 8002ece:	f7fe f9c1 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	2180      	movs	r1, #128	@ 0x80
 8002ed6:	4827      	ldr	r0, [pc, #156]	@ (8002f74 <setLed+0x164>)
 8002ed8:	f7fe f9bc 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 8002edc:	2200      	movs	r2, #0
 8002ede:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002ee2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ee6:	f7fe f9b5 	bl	8001254 <GPIO_WriteBit>
}
 8002eea:	e03d      	b.n	8002f68 <setLed+0x158>
	} else if (sel == 'y') {
 8002eec:	79fb      	ldrb	r3, [r7, #7]
 8002eee:	2b79      	cmp	r3, #121	@ 0x79
 8002ef0:	d111      	bne.n	8002f16 <setLed+0x106>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	2110      	movs	r1, #16
 8002ef6:	481e      	ldr	r0, [pc, #120]	@ (8002f70 <setLed+0x160>)
 8002ef8:	f7fe f9ac 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 8002efc:	2200      	movs	r2, #0
 8002efe:	2180      	movs	r1, #128	@ 0x80
 8002f00:	481c      	ldr	r0, [pc, #112]	@ (8002f74 <setLed+0x164>)
 8002f02:	f7fe f9a7 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 8002f06:	2201      	movs	r2, #1
 8002f08:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002f0c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f10:	f7fe f9a0 	bl	8001254 <GPIO_WriteBit>
}
 8002f14:	e028      	b.n	8002f68 <setLed+0x158>
	} else if (sel == 'w') {
 8002f16:	79fb      	ldrb	r3, [r7, #7]
 8002f18:	2b77      	cmp	r3, #119	@ 0x77
 8002f1a:	d111      	bne.n	8002f40 <setLed+0x130>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	2110      	movs	r1, #16
 8002f20:	4813      	ldr	r0, [pc, #76]	@ (8002f70 <setLed+0x160>)
 8002f22:	f7fe f997 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 8002f26:	2200      	movs	r2, #0
 8002f28:	2180      	movs	r1, #128	@ 0x80
 8002f2a:	4812      	ldr	r0, [pc, #72]	@ (8002f74 <setLed+0x164>)
 8002f2c:	f7fe f992 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 8002f30:	2200      	movs	r2, #0
 8002f32:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002f36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f3a:	f7fe f98b 	bl	8001254 <GPIO_WriteBit>
}
 8002f3e:	e013      	b.n	8002f68 <setLed+0x158>
	} else if (sel == 'd') {
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	2b64      	cmp	r3, #100	@ 0x64
 8002f44:	d110      	bne.n	8002f68 <setLed+0x158>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 8002f46:	2201      	movs	r2, #1
 8002f48:	2110      	movs	r1, #16
 8002f4a:	4809      	ldr	r0, [pc, #36]	@ (8002f70 <setLed+0x160>)
 8002f4c:	f7fe f982 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 8002f50:	2201      	movs	r2, #1
 8002f52:	2180      	movs	r1, #128	@ 0x80
 8002f54:	4807      	ldr	r0, [pc, #28]	@ (8002f74 <setLed+0x164>)
 8002f56:	f7fe f97d 	bl	8001254 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002f60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f64:	f7fe f976 	bl	8001254 <GPIO_WriteBit>
}
 8002f68:	bf00      	nop
 8002f6a:	3708      	adds	r7, #8
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	48000400 	.word	0x48000400
 8002f74:	48000800 	.word	0x48000800

08002f78 <main>:
#include "pwm.h"

#define VREFINT_CAL *((uint16_t*) ((uint32_t) 0x1FFFF7BA)) //calibrated at 3.3V@ 30
static uint8_t lcdBuffer[LCD_BUFF_SIZE];

int main(void) {
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	af00      	add	r7, sp, #0
	uart_init( 9600 ); // Initialize USB serial at 9600 baud
 8002f7c:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 8002f80:	f7ff f834 	bl	8001fec <uart_init>

	initJoystick();
 8002f84:	f7ff fac8 	bl	8002518 <initJoystick>
	initLed();
 8002f88:	f7ff fef0 	bl	8002d6c <initLed>
	iniEXTIA4();
 8002f8c:	f7ff fa87 	bl	800249e <iniEXTIA4>
	initTimer();
 8002f90:	f000 f9d2 	bl	8003338 <initTimer>

	lcd_init_and_print();
 8002f94:	f7ff fed0 	bl	8002d38 <lcd_init_and_print>

	ADC_setup_PA();
 8002f98:	f7ff f942 	bl	8002220 <ADC_setup_PA>
	ADC_Setup_VREFEN();
 8002f9c:	f7ff f9d7 	bl	800234e <ADC_Setup_VREFEN>



	while(1) {

	timer16_pwm_init();
 8002fa0:	f000 f802 	bl	8002fa8 <timer16_pwm_init>
 8002fa4:	e7fc      	b.n	8002fa0 <main+0x28>
	...

08002fa8 <timer16_pwm_init>:
#include "pwm.h"

void timer16_pwm_init() {
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b08e      	sub	sp, #56	@ 0x38
 8002fac:	af00      	add	r7, sp, #0
	// 1. Enable clocks for TIM16
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM16, ENABLE);
 8002fae:	2101      	movs	r1, #1
 8002fb0:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002fb4:	f7fe fc84 	bl	80018c0 <RCC_APB2PeriphClockCmd>

	// 2. Configuring GPIO PA12
	GPIO_set_AF1_PA12();
 8002fb8:	f000 f84c 	bl	8003054 <GPIO_set_AF1_PA12>

	// 3. Timer
	TIM_TimeBaseInitTypeDef TIM_InitStructure;
	TIM_TimeBaseStructInit(&TIM_InitStructure);
 8002fbc:	f107 0318 	add.w	r3, r7, #24
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7fe fd89 	bl	8001ad8 <TIM_TimeBaseStructInit>

	// From Table 23 in the datasheet APB2 clock frequency is 72MHz
	uint32_t timer_clock = 72000000;
 8002fc6:	4b21      	ldr	r3, [pc, #132]	@ (800304c <timer16_pwm_init+0xa4>)
 8002fc8:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t PWM_freq = 10000; // 10 kHz
 8002fca:	f242 7310 	movw	r3, #10000	@ 0x2710
 8002fce:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t PWM_steps = 256;
 8002fd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t fCK = PWM_freq * PWM_steps;
 8002fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fda:	fb02 f303 	mul.w	r3, r2, r3
 8002fde:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t prescaler = (timer_clock / fCK) - 1;
 8002fe0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	3b01      	subs	r3, #1
 8002fec:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t period = PWM_steps - 1;
 8002fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	84bb      	strh	r3, [r7, #36]	@ 0x24

	TIM_InitStructure.TIM_Prescaler = prescaler;
 8002ff6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002ff8:	833b      	strh	r3, [r7, #24]
	TIM_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	837b      	strh	r3, [r7, #26]
	TIM_InitStructure.TIM_Period = period;
 8002ffe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003000:	61fb      	str	r3, [r7, #28]
	TIM_InitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8003002:	2300      	movs	r3, #0
 8003004:	843b      	strh	r3, [r7, #32]
	TIM_TimeBaseInit(TIM16, &TIM_InitStructure);
 8003006:	f107 0318 	add.w	r3, r7, #24
 800300a:	4619      	mov	r1, r3
 800300c:	4810      	ldr	r0, [pc, #64]	@ (8003050 <timer16_pwm_init+0xa8>)
 800300e:	f7fe fceb 	bl	80019e8 <TIM_TimeBaseInit>

	// 4. Configure PWM
	TIM_OCInitTypeDef OCInitStruct;
	TIM_OCStructInit(&OCInitStruct);
 8003012:	1d3b      	adds	r3, r7, #4
 8003014:	4618      	mov	r0, r3
 8003016:	f7fe fe2b 	bl	8001c70 <TIM_OCStructInit>
	OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 800301a:	2360      	movs	r3, #96	@ 0x60
 800301c:	607b      	str	r3, [r7, #4]
	OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 800301e:	2301      	movs	r3, #1
 8003020:	813b      	strh	r3, [r7, #8]

	// 5.
	TIM_OC1Init(TIM16, &OCInitStruct);
 8003022:	1d3b      	adds	r3, r7, #4
 8003024:	4619      	mov	r1, r3
 8003026:	480a      	ldr	r0, [pc, #40]	@ (8003050 <timer16_pwm_init+0xa8>)
 8003028:	f7fe fd90 	bl	8001b4c <TIM_OC1Init>

	// 6.
	TIM_OC1PreloadConfig(TIM16, TIM_OCPreload_Enable);
 800302c:	2108      	movs	r1, #8
 800302e:	4808      	ldr	r0, [pc, #32]	@ (8003050 <timer16_pwm_init+0xa8>)
 8003030:	f7fe fe40 	bl	8001cb4 <TIM_OC1PreloadConfig>

	// 7.
	TIM_CtrlPWMOutputs(TIM16, ENABLE);
 8003034:	2101      	movs	r1, #1
 8003036:	4806      	ldr	r0, [pc, #24]	@ (8003050 <timer16_pwm_init+0xa8>)
 8003038:	f7fe fe58 	bl	8001cec <TIM_CtrlPWMOutputs>
	TIM_Cmd(TIM16, ENABLE);
 800303c:	2101      	movs	r1, #1
 800303e:	4804      	ldr	r0, [pc, #16]	@ (8003050 <timer16_pwm_init+0xa8>)
 8003040:	f7fe fd64 	bl	8001b0c <TIM_Cmd>
}
 8003044:	bf00      	nop
 8003046:	3738      	adds	r7, #56	@ 0x38
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	044aa200 	.word	0x044aa200
 8003050:	40014400 	.word	0x40014400

08003054 <GPIO_set_AF1_PA12>:

void GPIO_set_AF1_PA12() {
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);	// enable clock
 800305a:	2101      	movs	r1, #1
 800305c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8003060:	f7fe fc0e 	bl	8001880 <RCC_AHBPeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_StructInit(&GPIO_InitStruct);				// initialize GPIO struct
 8003064:	463b      	mov	r3, r7
 8003066:	4618      	mov	r0, r3
 8003068:	f7fe f8da 	bl	8001220 <GPIO_StructInit>
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;		// set as AF
 800306c:	2302      	movs	r3, #2
 800306e:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_12;			// set so the configuration is on pin 12
 8003070:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003074:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_DOWN;
 8003076:	2302      	movs	r3, #2
 8003078:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;	// set speed to 2 MHz
 800307a:	2303      	movs	r3, #3
 800307c:	717b      	strb	r3, [r7, #5]

	GPIO_Init(GPIOA, &GPIO_InitStruct); 			// setup of GPIO with the settings chosen
 800307e:	463b      	mov	r3, r7
 8003080:	4619      	mov	r1, r3
 8003082:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003086:	f7fe f835 	bl	80010f4 <GPIO_Init>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource12, GPIO_AF_1);
 800308a:	2201      	movs	r2, #1
 800308c:	210c      	movs	r1, #12
 800308e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003092:	f7fe f8f7 	bl	8001284 <GPIO_PinAFConfig>
}
 8003096:	bf00      	nop
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}

0800309e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800309e:	b480      	push	{r7}
 80030a0:	af00      	add	r7, sp, #0
	return 1;
 80030a2:	2301      	movs	r3, #1
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr

080030ae <_kill>:

int _kill(int pid, int sig)
{
 80030ae:	b580      	push	{r7, lr}
 80030b0:	b082      	sub	sp, #8
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
 80030b6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80030b8:	f001 f984 	bl	80043c4 <__errno>
 80030bc:	4603      	mov	r3, r0
 80030be:	2216      	movs	r2, #22
 80030c0:	601a      	str	r2, [r3, #0]
	return -1;
 80030c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3708      	adds	r7, #8
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}

080030ce <_exit>:

void _exit (int status)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	b082      	sub	sp, #8
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80030d6:	f04f 31ff 	mov.w	r1, #4294967295
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f7ff ffe7 	bl	80030ae <_kill>
	while (1) {}		/* Make sure we hang here */
 80030e0:	bf00      	nop
 80030e2:	e7fd      	b.n	80030e0 <_exit+0x12>

080030e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030f0:	2300      	movs	r3, #0
 80030f2:	617b      	str	r3, [r7, #20]
 80030f4:	e00a      	b.n	800310c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80030f6:	f3af 8000 	nop.w
 80030fa:	4601      	mov	r1, r0
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	1c5a      	adds	r2, r3, #1
 8003100:	60ba      	str	r2, [r7, #8]
 8003102:	b2ca      	uxtb	r2, r1
 8003104:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	3301      	adds	r3, #1
 800310a:	617b      	str	r3, [r7, #20]
 800310c:	697a      	ldr	r2, [r7, #20]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	429a      	cmp	r2, r3
 8003112:	dbf0      	blt.n	80030f6 <_read+0x12>
	}

return len;
 8003114:	687b      	ldr	r3, [r7, #4]
}
 8003116:	4618      	mov	r0, r3
 8003118:	3718      	adds	r7, #24
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <_close>:
	}
	return len;
}

int _close(int file)
{
 800311e:	b480      	push	{r7}
 8003120:	b083      	sub	sp, #12
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
	return -1;
 8003126:	f04f 33ff 	mov.w	r3, #4294967295
}
 800312a:	4618      	mov	r0, r3
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr

08003136 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003136:	b480      	push	{r7}
 8003138:	b083      	sub	sp, #12
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
 800313e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003146:	605a      	str	r2, [r3, #4]
	return 0;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr

08003156 <_isatty>:

int _isatty(int file)
{
 8003156:	b480      	push	{r7}
 8003158:	b083      	sub	sp, #12
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
	return 1;
 800315e:	2301      	movs	r3, #1
}
 8003160:	4618      	mov	r0, r3
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800316c:	b480      	push	{r7}
 800316e:	b085      	sub	sp, #20
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
	return 0;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3714      	adds	r7, #20
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
	...

08003188 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800318c:	4b1f      	ldr	r3, [pc, #124]	@ (800320c <SystemInit+0x84>)
 800318e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003192:	4a1e      	ldr	r2, [pc, #120]	@ (800320c <SystemInit+0x84>)
 8003194:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003198:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800319c:	4b1c      	ldr	r3, [pc, #112]	@ (8003210 <SystemInit+0x88>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003210 <SystemInit+0x88>)
 80031a2:	f043 0301 	orr.w	r3, r3, #1
 80031a6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 80031a8:	4b19      	ldr	r3, [pc, #100]	@ (8003210 <SystemInit+0x88>)
 80031aa:	685a      	ldr	r2, [r3, #4]
 80031ac:	4918      	ldr	r1, [pc, #96]	@ (8003210 <SystemInit+0x88>)
 80031ae:	4b19      	ldr	r3, [pc, #100]	@ (8003214 <SystemInit+0x8c>)
 80031b0:	4013      	ands	r3, r2
 80031b2:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80031b4:	4b16      	ldr	r3, [pc, #88]	@ (8003210 <SystemInit+0x88>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a15      	ldr	r2, [pc, #84]	@ (8003210 <SystemInit+0x88>)
 80031ba:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 80031be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031c2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80031c4:	4b12      	ldr	r3, [pc, #72]	@ (8003210 <SystemInit+0x88>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a11      	ldr	r2, [pc, #68]	@ (8003210 <SystemInit+0x88>)
 80031ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031ce:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80031d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003210 <SystemInit+0x88>)
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	4a0e      	ldr	r2, [pc, #56]	@ (8003210 <SystemInit+0x88>)
 80031d6:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 80031da:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80031dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003210 <SystemInit+0x88>)
 80031de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031e0:	4a0b      	ldr	r2, [pc, #44]	@ (8003210 <SystemInit+0x88>)
 80031e2:	f023 030f 	bic.w	r3, r3, #15
 80031e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 80031e8:	4b09      	ldr	r3, [pc, #36]	@ (8003210 <SystemInit+0x88>)
 80031ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031ec:	4908      	ldr	r1, [pc, #32]	@ (8003210 <SystemInit+0x88>)
 80031ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003218 <SystemInit+0x90>)
 80031f0:	4013      	ands	r3, r2
 80031f2:	630b      	str	r3, [r1, #48]	@ 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80031f4:	4b06      	ldr	r3, [pc, #24]	@ (8003210 <SystemInit+0x88>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80031fa:	f000 f80f 	bl	800321c <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80031fe:	4b03      	ldr	r3, [pc, #12]	@ (800320c <SystemInit+0x84>)
 8003200:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003204:	609a      	str	r2, [r3, #8]
#endif  
}
 8003206:	bf00      	nop
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	e000ed00 	.word	0xe000ed00
 8003210:	40021000 	.word	0x40021000
 8003214:	f87fc00c 	.word	0xf87fc00c
 8003218:	ff00fccc 	.word	0xff00fccc

0800321c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 8003220:	4b21      	ldr	r3, [pc, #132]	@ (80032a8 <SetSysClock+0x8c>)
 8003222:	2212      	movs	r2, #18
 8003224:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8003226:	4b21      	ldr	r3, [pc, #132]	@ (80032ac <SetSysClock+0x90>)
 8003228:	4a20      	ldr	r2, [pc, #128]	@ (80032ac <SetSysClock+0x90>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800322e:	4b1f      	ldr	r3, [pc, #124]	@ (80032ac <SetSysClock+0x90>)
 8003230:	4a1e      	ldr	r2, [pc, #120]	@ (80032ac <SetSysClock+0x90>)
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8003236:	4b1d      	ldr	r3, [pc, #116]	@ (80032ac <SetSysClock+0x90>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	4a1c      	ldr	r2, [pc, #112]	@ (80032ac <SetSysClock+0x90>)
 800323c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003240:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8003242:	4b1a      	ldr	r3, [pc, #104]	@ (80032ac <SetSysClock+0x90>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	4a19      	ldr	r2, [pc, #100]	@ (80032ac <SetSysClock+0x90>)
 8003248:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 800324c:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 800324e:	4b17      	ldr	r3, [pc, #92]	@ (80032ac <SetSysClock+0x90>)
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	4a16      	ldr	r2, [pc, #88]	@ (80032ac <SetSysClock+0x90>)
 8003254:	f443 1360 	orr.w	r3, r3, #3670016	@ 0x380000
 8003258:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 800325a:	4b14      	ldr	r3, [pc, #80]	@ (80032ac <SetSysClock+0x90>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a13      	ldr	r2, [pc, #76]	@ (80032ac <SetSysClock+0x90>)
 8003260:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003264:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003266:	bf00      	nop
 8003268:	4b10      	ldr	r3, [pc, #64]	@ (80032ac <SetSysClock+0x90>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d0f9      	beq.n	8003268 <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003274:	4b0d      	ldr	r3, [pc, #52]	@ (80032ac <SetSysClock+0x90>)
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	4a0c      	ldr	r2, [pc, #48]	@ (80032ac <SetSysClock+0x90>)
 800327a:	f023 0303 	bic.w	r3, r3, #3
 800327e:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8003280:	4b0a      	ldr	r3, [pc, #40]	@ (80032ac <SetSysClock+0x90>)
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	4a09      	ldr	r2, [pc, #36]	@ (80032ac <SetSysClock+0x90>)
 8003286:	f043 0302 	orr.w	r3, r3, #2
 800328a:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 800328c:	bf00      	nop
 800328e:	4b07      	ldr	r3, [pc, #28]	@ (80032ac <SetSysClock+0x90>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f003 030c 	and.w	r3, r3, #12
 8003296:	2b08      	cmp	r3, #8
 8003298:	d1f9      	bne.n	800328e <SetSysClock+0x72>
  {
  }
}
 800329a:	bf00      	nop
 800329c:	bf00      	nop
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	40022000 	.word	0x40022000
 80032ac:	40021000 	.word	0x40021000

080032b0 <NVIC_EnableIRQ>:
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	4603      	mov	r3, r0
 80032b8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80032ba:	79fb      	ldrb	r3, [r7, #7]
 80032bc:	f003 031f 	and.w	r3, r3, #31
 80032c0:	2201      	movs	r2, #1
 80032c2:	fa02 f103 	lsl.w	r1, r2, r3
 80032c6:	4a06      	ldr	r2, [pc, #24]	@ (80032e0 <NVIC_EnableIRQ+0x30>)
 80032c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032cc:	095b      	lsrs	r3, r3, #5
 80032ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80032d2:	bf00      	nop
 80032d4:	370c      	adds	r7, #12
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop
 80032e0:	e000e100 	.word	0xe000e100

080032e4 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	4603      	mov	r3, r0
 80032ec:	6039      	str	r1, [r7, #0]
 80032ee:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80032f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	da0b      	bge.n	8003310 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	b2da      	uxtb	r2, r3
 80032fc:	490c      	ldr	r1, [pc, #48]	@ (8003330 <NVIC_SetPriority+0x4c>)
 80032fe:	79fb      	ldrb	r3, [r7, #7]
 8003300:	f003 030f 	and.w	r3, r3, #15
 8003304:	3b04      	subs	r3, #4
 8003306:	0112      	lsls	r2, r2, #4
 8003308:	b2d2      	uxtb	r2, r2
 800330a:	440b      	add	r3, r1
 800330c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800330e:	e009      	b.n	8003324 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	b2da      	uxtb	r2, r3
 8003314:	4907      	ldr	r1, [pc, #28]	@ (8003334 <NVIC_SetPriority+0x50>)
 8003316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331a:	0112      	lsls	r2, r2, #4
 800331c:	b2d2      	uxtb	r2, r2
 800331e:	440b      	add	r3, r1
 8003320:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr
 8003330:	e000ed00 	.word	0xe000ed00
 8003334:	e000e100 	.word	0xe000e100

08003338 <initTimer>:
#include "timer.h"

timestruct_t timeData;

void initTimer() {
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
	TIM_Cmd(TIM2, ENABLE);
	 */
	// -------------------------------------------------

	// Set reload and prescale value for 1/100 s (100 Hz) interrupt
	RCC->APB1ENR |= RCC_APB1Periph_TIM2;		// enable clock line to timer 2
 800333e:	4b16      	ldr	r3, [pc, #88]	@ (8003398 <initTimer+0x60>)
 8003340:	69db      	ldr	r3, [r3, #28]
 8003342:	4a15      	ldr	r2, [pc, #84]	@ (8003398 <initTimer+0x60>)
 8003344:	f043 0301 	orr.w	r3, r3, #1
 8003348:	61d3      	str	r3, [r2, #28]
	TIM2->CR1 = 0x0001;		// configure timer 2
 800334a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800334e:	2201      	movs	r2, #1
 8003350:	801a      	strh	r2, [r3, #0]
	TIM2->ARR = 0x03FF;		// set reload value
 8003352:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003356:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 800335a:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM2->PSC = 0x0270;		// set prescale value
 800335c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003360:	f44f 721c 	mov.w	r2, #624	@ 0x270
 8003364:	851a      	strh	r2, [r3, #40]	@ 0x28

	TIM2->DIER |= 0x0001;	// enable timer 2 interrupts
 8003366:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003370:	f043 0301 	orr.w	r3, r3, #1
 8003374:	60d3      	str	r3, [r2, #12]

	uint8_t priority = 2;
 8003376:	2302      	movs	r3, #2
 8003378:	71fb      	strb	r3, [r7, #7]

	NVIC_SetPriority(TIM2_IRQn, priority);		// set interrupt priority interrupts
 800337a:	79fb      	ldrb	r3, [r7, #7]
 800337c:	4619      	mov	r1, r3
 800337e:	201c      	movs	r0, #28
 8003380:	f7ff ffb0 	bl	80032e4 <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);					// enable interrupt
 8003384:	201c      	movs	r0, #28
 8003386:	f7ff ff93 	bl	80032b0 <NVIC_EnableIRQ>

	TIM2_IRQHandler();
 800338a:	f000 f807 	bl	800339c <TIM2_IRQHandler>
}
 800338e:	bf00      	nop
 8003390:	3708      	adds	r7, #8
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	40021000 	.word	0x40021000

0800339c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0

	// ... Do whatever you want here, but make sure it doesnt take too much time
	timeData.hundredths++;
 80033a0:	4b27      	ldr	r3, [pc, #156]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 80033a2:	78db      	ldrb	r3, [r3, #3]
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	3301      	adds	r3, #1
 80033a8:	b2da      	uxtb	r2, r3
 80033aa:	4b25      	ldr	r3, [pc, #148]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 80033ac:	70da      	strb	r2, [r3, #3]

	if (timeData.hundredths == 100) {
 80033ae:	4b24      	ldr	r3, [pc, #144]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 80033b0:	78db      	ldrb	r3, [r3, #3]
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	2b64      	cmp	r3, #100	@ 0x64
 80033b6:	d10a      	bne.n	80033ce <TIM2_IRQHandler+0x32>
		timeData.hundredths = 0;		// reset hundredths counter
 80033b8:	4b21      	ldr	r3, [pc, #132]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	70da      	strb	r2, [r3, #3]
		timeData.seconds++;				// increment seconds counter
 80033be:	4b20      	ldr	r3, [pc, #128]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 80033c0:	789b      	ldrb	r3, [r3, #2]
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	3301      	adds	r3, #1
 80033c6:	b2da      	uxtb	r2, r3
 80033c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 80033ca:	709a      	strb	r2, [r3, #2]
 80033cc:	e030      	b.n	8003430 <TIM2_IRQHandler+0x94>
	} else if (timeData.seconds == 60) {
 80033ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 80033d0:	789b      	ldrb	r3, [r3, #2]
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	2b3c      	cmp	r3, #60	@ 0x3c
 80033d6:	d10a      	bne.n	80033ee <TIM2_IRQHandler+0x52>
		timeData.seconds = 0;
 80033d8:	4b19      	ldr	r3, [pc, #100]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 80033da:	2200      	movs	r2, #0
 80033dc:	709a      	strb	r2, [r3, #2]
		timeData.minutes++;
 80033de:	4b18      	ldr	r3, [pc, #96]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 80033e0:	785b      	ldrb	r3, [r3, #1]
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	3301      	adds	r3, #1
 80033e6:	b2da      	uxtb	r2, r3
 80033e8:	4b15      	ldr	r3, [pc, #84]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 80033ea:	705a      	strb	r2, [r3, #1]
 80033ec:	e020      	b.n	8003430 <TIM2_IRQHandler+0x94>
	} else if (timeData.minutes == 60) {
 80033ee:	4b14      	ldr	r3, [pc, #80]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 80033f0:	785b      	ldrb	r3, [r3, #1]
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	2b3c      	cmp	r3, #60	@ 0x3c
 80033f6:	d10a      	bne.n	800340e <TIM2_IRQHandler+0x72>
		timeData.minutes = 0;
 80033f8:	4b11      	ldr	r3, [pc, #68]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	705a      	strb	r2, [r3, #1]
		timeData.hours++;
 80033fe:	4b10      	ldr	r3, [pc, #64]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	b2db      	uxtb	r3, r3
 8003404:	3301      	adds	r3, #1
 8003406:	b2da      	uxtb	r2, r3
 8003408:	4b0d      	ldr	r3, [pc, #52]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 800340a:	701a      	strb	r2, [r3, #0]
 800340c:	e010      	b.n	8003430 <TIM2_IRQHandler+0x94>
	} else if (timeData.hours == 24) {
 800340e:	4b0c      	ldr	r3, [pc, #48]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 8003410:	781b      	ldrb	r3, [r3, #0]
 8003412:	b2db      	uxtb	r3, r3
 8003414:	2b18      	cmp	r3, #24
 8003416:	d10b      	bne.n	8003430 <TIM2_IRQHandler+0x94>
		// Reset all
		timeData.hundredths = 0;
 8003418:	4b09      	ldr	r3, [pc, #36]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 800341a:	2200      	movs	r2, #0
 800341c:	70da      	strb	r2, [r3, #3]
		timeData.seconds = 0;
 800341e:	4b08      	ldr	r3, [pc, #32]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 8003420:	2200      	movs	r2, #0
 8003422:	709a      	strb	r2, [r3, #2]
		timeData.minutes = 0;
 8003424:	4b06      	ldr	r3, [pc, #24]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 8003426:	2200      	movs	r2, #0
 8003428:	705a      	strb	r2, [r3, #1]
		timeData.hours = 0;
 800342a:	4b05      	ldr	r3, [pc, #20]	@ (8003440 <TIM2_IRQHandler+0xa4>)
 800342c:	2200      	movs	r2, #0
 800342e:	701a      	strb	r2, [r3, #0]
	}

	// Clear interrupt bit
	TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8003430:	2101      	movs	r1, #1
 8003432:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8003436:	f7fe fc75 	bl	8001d24 <TIM_ClearITPendingBit>
}
 800343a:	bf00      	nop
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	200004e8 	.word	0x200004e8

08003444 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003444:	480d      	ldr	r0, [pc, #52]	@ (800347c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003446:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003448:	480d      	ldr	r0, [pc, #52]	@ (8003480 <LoopForever+0x6>)
  ldr r1, =_edata
 800344a:	490e      	ldr	r1, [pc, #56]	@ (8003484 <LoopForever+0xa>)
  ldr r2, =_sidata
 800344c:	4a0e      	ldr	r2, [pc, #56]	@ (8003488 <LoopForever+0xe>)
  movs r3, #0
 800344e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003450:	e002      	b.n	8003458 <LoopCopyDataInit>

08003452 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003452:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003454:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003456:	3304      	adds	r3, #4

08003458 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003458:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800345a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800345c:	d3f9      	bcc.n	8003452 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800345e:	4a0b      	ldr	r2, [pc, #44]	@ (800348c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003460:	4c0b      	ldr	r4, [pc, #44]	@ (8003490 <LoopForever+0x16>)
  movs r3, #0
 8003462:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003464:	e001      	b.n	800346a <LoopFillZerobss>

08003466 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003466:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003468:	3204      	adds	r2, #4

0800346a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800346a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800346c:	d3fb      	bcc.n	8003466 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800346e:	f7ff fe8b 	bl	8003188 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003472:	f000 ffad 	bl	80043d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003476:	f7ff fd7f 	bl	8002f78 <main>

0800347a <LoopForever>:

LoopForever:
    b LoopForever
 800347a:	e7fe      	b.n	800347a <LoopForever>
  ldr   r0, =_estack
 800347c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8003480:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003484:	200001c8 	.word	0x200001c8
  ldr r2, =_sidata
 8003488:	080064bc 	.word	0x080064bc
  ldr r2, =_sbss
 800348c:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 8003490:	2000063c 	.word	0x2000063c

08003494 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003494:	e7fe      	b.n	8003494 <ADC1_2_IRQHandler>

08003496 <__cvt>:
 8003496:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800349a:	ec57 6b10 	vmov	r6, r7, d0
 800349e:	2f00      	cmp	r7, #0
 80034a0:	460c      	mov	r4, r1
 80034a2:	4619      	mov	r1, r3
 80034a4:	463b      	mov	r3, r7
 80034a6:	bfbb      	ittet	lt
 80034a8:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80034ac:	461f      	movlt	r7, r3
 80034ae:	2300      	movge	r3, #0
 80034b0:	232d      	movlt	r3, #45	@ 0x2d
 80034b2:	700b      	strb	r3, [r1, #0]
 80034b4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80034b6:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80034ba:	4691      	mov	r9, r2
 80034bc:	f023 0820 	bic.w	r8, r3, #32
 80034c0:	bfbc      	itt	lt
 80034c2:	4632      	movlt	r2, r6
 80034c4:	4616      	movlt	r6, r2
 80034c6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80034ca:	d005      	beq.n	80034d8 <__cvt+0x42>
 80034cc:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80034d0:	d100      	bne.n	80034d4 <__cvt+0x3e>
 80034d2:	3401      	adds	r4, #1
 80034d4:	2102      	movs	r1, #2
 80034d6:	e000      	b.n	80034da <__cvt+0x44>
 80034d8:	2103      	movs	r1, #3
 80034da:	ab03      	add	r3, sp, #12
 80034dc:	9301      	str	r3, [sp, #4]
 80034de:	ab02      	add	r3, sp, #8
 80034e0:	9300      	str	r3, [sp, #0]
 80034e2:	ec47 6b10 	vmov	d0, r6, r7
 80034e6:	4653      	mov	r3, sl
 80034e8:	4622      	mov	r2, r4
 80034ea:	f001 f831 	bl	8004550 <_dtoa_r>
 80034ee:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80034f2:	4605      	mov	r5, r0
 80034f4:	d119      	bne.n	800352a <__cvt+0x94>
 80034f6:	f019 0f01 	tst.w	r9, #1
 80034fa:	d00e      	beq.n	800351a <__cvt+0x84>
 80034fc:	eb00 0904 	add.w	r9, r0, r4
 8003500:	2200      	movs	r2, #0
 8003502:	2300      	movs	r3, #0
 8003504:	4630      	mov	r0, r6
 8003506:	4639      	mov	r1, r7
 8003508:	f7fd fade 	bl	8000ac8 <__aeabi_dcmpeq>
 800350c:	b108      	cbz	r0, 8003512 <__cvt+0x7c>
 800350e:	f8cd 900c 	str.w	r9, [sp, #12]
 8003512:	2230      	movs	r2, #48	@ 0x30
 8003514:	9b03      	ldr	r3, [sp, #12]
 8003516:	454b      	cmp	r3, r9
 8003518:	d31e      	bcc.n	8003558 <__cvt+0xc2>
 800351a:	9b03      	ldr	r3, [sp, #12]
 800351c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800351e:	1b5b      	subs	r3, r3, r5
 8003520:	4628      	mov	r0, r5
 8003522:	6013      	str	r3, [r2, #0]
 8003524:	b004      	add	sp, #16
 8003526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800352a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800352e:	eb00 0904 	add.w	r9, r0, r4
 8003532:	d1e5      	bne.n	8003500 <__cvt+0x6a>
 8003534:	7803      	ldrb	r3, [r0, #0]
 8003536:	2b30      	cmp	r3, #48	@ 0x30
 8003538:	d10a      	bne.n	8003550 <__cvt+0xba>
 800353a:	2200      	movs	r2, #0
 800353c:	2300      	movs	r3, #0
 800353e:	4630      	mov	r0, r6
 8003540:	4639      	mov	r1, r7
 8003542:	f7fd fac1 	bl	8000ac8 <__aeabi_dcmpeq>
 8003546:	b918      	cbnz	r0, 8003550 <__cvt+0xba>
 8003548:	f1c4 0401 	rsb	r4, r4, #1
 800354c:	f8ca 4000 	str.w	r4, [sl]
 8003550:	f8da 3000 	ldr.w	r3, [sl]
 8003554:	4499      	add	r9, r3
 8003556:	e7d3      	b.n	8003500 <__cvt+0x6a>
 8003558:	1c59      	adds	r1, r3, #1
 800355a:	9103      	str	r1, [sp, #12]
 800355c:	701a      	strb	r2, [r3, #0]
 800355e:	e7d9      	b.n	8003514 <__cvt+0x7e>

08003560 <__exponent>:
 8003560:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003562:	2900      	cmp	r1, #0
 8003564:	bfba      	itte	lt
 8003566:	4249      	neglt	r1, r1
 8003568:	232d      	movlt	r3, #45	@ 0x2d
 800356a:	232b      	movge	r3, #43	@ 0x2b
 800356c:	2909      	cmp	r1, #9
 800356e:	7002      	strb	r2, [r0, #0]
 8003570:	7043      	strb	r3, [r0, #1]
 8003572:	dd29      	ble.n	80035c8 <__exponent+0x68>
 8003574:	f10d 0307 	add.w	r3, sp, #7
 8003578:	461d      	mov	r5, r3
 800357a:	270a      	movs	r7, #10
 800357c:	461a      	mov	r2, r3
 800357e:	fbb1 f6f7 	udiv	r6, r1, r7
 8003582:	fb07 1416 	mls	r4, r7, r6, r1
 8003586:	3430      	adds	r4, #48	@ 0x30
 8003588:	f802 4c01 	strb.w	r4, [r2, #-1]
 800358c:	460c      	mov	r4, r1
 800358e:	2c63      	cmp	r4, #99	@ 0x63
 8003590:	f103 33ff 	add.w	r3, r3, #4294967295
 8003594:	4631      	mov	r1, r6
 8003596:	dcf1      	bgt.n	800357c <__exponent+0x1c>
 8003598:	3130      	adds	r1, #48	@ 0x30
 800359a:	1e94      	subs	r4, r2, #2
 800359c:	f803 1c01 	strb.w	r1, [r3, #-1]
 80035a0:	1c41      	adds	r1, r0, #1
 80035a2:	4623      	mov	r3, r4
 80035a4:	42ab      	cmp	r3, r5
 80035a6:	d30a      	bcc.n	80035be <__exponent+0x5e>
 80035a8:	f10d 0309 	add.w	r3, sp, #9
 80035ac:	1a9b      	subs	r3, r3, r2
 80035ae:	42ac      	cmp	r4, r5
 80035b0:	bf88      	it	hi
 80035b2:	2300      	movhi	r3, #0
 80035b4:	3302      	adds	r3, #2
 80035b6:	4403      	add	r3, r0
 80035b8:	1a18      	subs	r0, r3, r0
 80035ba:	b003      	add	sp, #12
 80035bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035be:	f813 6b01 	ldrb.w	r6, [r3], #1
 80035c2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80035c6:	e7ed      	b.n	80035a4 <__exponent+0x44>
 80035c8:	2330      	movs	r3, #48	@ 0x30
 80035ca:	3130      	adds	r1, #48	@ 0x30
 80035cc:	7083      	strb	r3, [r0, #2]
 80035ce:	70c1      	strb	r1, [r0, #3]
 80035d0:	1d03      	adds	r3, r0, #4
 80035d2:	e7f1      	b.n	80035b8 <__exponent+0x58>

080035d4 <_printf_float>:
 80035d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035d8:	b08d      	sub	sp, #52	@ 0x34
 80035da:	460c      	mov	r4, r1
 80035dc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80035e0:	4616      	mov	r6, r2
 80035e2:	461f      	mov	r7, r3
 80035e4:	4605      	mov	r5, r0
 80035e6:	f000 feb5 	bl	8004354 <_localeconv_r>
 80035ea:	6803      	ldr	r3, [r0, #0]
 80035ec:	9304      	str	r3, [sp, #16]
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7fc fe3e 	bl	8000270 <strlen>
 80035f4:	2300      	movs	r3, #0
 80035f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80035f8:	f8d8 3000 	ldr.w	r3, [r8]
 80035fc:	9005      	str	r0, [sp, #20]
 80035fe:	3307      	adds	r3, #7
 8003600:	f023 0307 	bic.w	r3, r3, #7
 8003604:	f103 0208 	add.w	r2, r3, #8
 8003608:	f894 a018 	ldrb.w	sl, [r4, #24]
 800360c:	f8d4 b000 	ldr.w	fp, [r4]
 8003610:	f8c8 2000 	str.w	r2, [r8]
 8003614:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003618:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800361c:	9307      	str	r3, [sp, #28]
 800361e:	f8cd 8018 	str.w	r8, [sp, #24]
 8003622:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003626:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800362a:	4b9c      	ldr	r3, [pc, #624]	@ (800389c <_printf_float+0x2c8>)
 800362c:	f04f 32ff 	mov.w	r2, #4294967295
 8003630:	f7fd fa7c 	bl	8000b2c <__aeabi_dcmpun>
 8003634:	bb70      	cbnz	r0, 8003694 <_printf_float+0xc0>
 8003636:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800363a:	4b98      	ldr	r3, [pc, #608]	@ (800389c <_printf_float+0x2c8>)
 800363c:	f04f 32ff 	mov.w	r2, #4294967295
 8003640:	f7fd fa56 	bl	8000af0 <__aeabi_dcmple>
 8003644:	bb30      	cbnz	r0, 8003694 <_printf_float+0xc0>
 8003646:	2200      	movs	r2, #0
 8003648:	2300      	movs	r3, #0
 800364a:	4640      	mov	r0, r8
 800364c:	4649      	mov	r1, r9
 800364e:	f7fd fa45 	bl	8000adc <__aeabi_dcmplt>
 8003652:	b110      	cbz	r0, 800365a <_printf_float+0x86>
 8003654:	232d      	movs	r3, #45	@ 0x2d
 8003656:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800365a:	4a91      	ldr	r2, [pc, #580]	@ (80038a0 <_printf_float+0x2cc>)
 800365c:	4b91      	ldr	r3, [pc, #580]	@ (80038a4 <_printf_float+0x2d0>)
 800365e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003662:	bf8c      	ite	hi
 8003664:	4690      	movhi	r8, r2
 8003666:	4698      	movls	r8, r3
 8003668:	2303      	movs	r3, #3
 800366a:	6123      	str	r3, [r4, #16]
 800366c:	f02b 0304 	bic.w	r3, fp, #4
 8003670:	6023      	str	r3, [r4, #0]
 8003672:	f04f 0900 	mov.w	r9, #0
 8003676:	9700      	str	r7, [sp, #0]
 8003678:	4633      	mov	r3, r6
 800367a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800367c:	4621      	mov	r1, r4
 800367e:	4628      	mov	r0, r5
 8003680:	f000 f9d2 	bl	8003a28 <_printf_common>
 8003684:	3001      	adds	r0, #1
 8003686:	f040 808d 	bne.w	80037a4 <_printf_float+0x1d0>
 800368a:	f04f 30ff 	mov.w	r0, #4294967295
 800368e:	b00d      	add	sp, #52	@ 0x34
 8003690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003694:	4642      	mov	r2, r8
 8003696:	464b      	mov	r3, r9
 8003698:	4640      	mov	r0, r8
 800369a:	4649      	mov	r1, r9
 800369c:	f7fd fa46 	bl	8000b2c <__aeabi_dcmpun>
 80036a0:	b140      	cbz	r0, 80036b4 <_printf_float+0xe0>
 80036a2:	464b      	mov	r3, r9
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	bfbc      	itt	lt
 80036a8:	232d      	movlt	r3, #45	@ 0x2d
 80036aa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80036ae:	4a7e      	ldr	r2, [pc, #504]	@ (80038a8 <_printf_float+0x2d4>)
 80036b0:	4b7e      	ldr	r3, [pc, #504]	@ (80038ac <_printf_float+0x2d8>)
 80036b2:	e7d4      	b.n	800365e <_printf_float+0x8a>
 80036b4:	6863      	ldr	r3, [r4, #4]
 80036b6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80036ba:	9206      	str	r2, [sp, #24]
 80036bc:	1c5a      	adds	r2, r3, #1
 80036be:	d13b      	bne.n	8003738 <_printf_float+0x164>
 80036c0:	2306      	movs	r3, #6
 80036c2:	6063      	str	r3, [r4, #4]
 80036c4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80036c8:	2300      	movs	r3, #0
 80036ca:	6022      	str	r2, [r4, #0]
 80036cc:	9303      	str	r3, [sp, #12]
 80036ce:	ab0a      	add	r3, sp, #40	@ 0x28
 80036d0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80036d4:	ab09      	add	r3, sp, #36	@ 0x24
 80036d6:	9300      	str	r3, [sp, #0]
 80036d8:	6861      	ldr	r1, [r4, #4]
 80036da:	ec49 8b10 	vmov	d0, r8, r9
 80036de:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80036e2:	4628      	mov	r0, r5
 80036e4:	f7ff fed7 	bl	8003496 <__cvt>
 80036e8:	9b06      	ldr	r3, [sp, #24]
 80036ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80036ec:	2b47      	cmp	r3, #71	@ 0x47
 80036ee:	4680      	mov	r8, r0
 80036f0:	d129      	bne.n	8003746 <_printf_float+0x172>
 80036f2:	1cc8      	adds	r0, r1, #3
 80036f4:	db02      	blt.n	80036fc <_printf_float+0x128>
 80036f6:	6863      	ldr	r3, [r4, #4]
 80036f8:	4299      	cmp	r1, r3
 80036fa:	dd41      	ble.n	8003780 <_printf_float+0x1ac>
 80036fc:	f1aa 0a02 	sub.w	sl, sl, #2
 8003700:	fa5f fa8a 	uxtb.w	sl, sl
 8003704:	3901      	subs	r1, #1
 8003706:	4652      	mov	r2, sl
 8003708:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800370c:	9109      	str	r1, [sp, #36]	@ 0x24
 800370e:	f7ff ff27 	bl	8003560 <__exponent>
 8003712:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003714:	1813      	adds	r3, r2, r0
 8003716:	2a01      	cmp	r2, #1
 8003718:	4681      	mov	r9, r0
 800371a:	6123      	str	r3, [r4, #16]
 800371c:	dc02      	bgt.n	8003724 <_printf_float+0x150>
 800371e:	6822      	ldr	r2, [r4, #0]
 8003720:	07d2      	lsls	r2, r2, #31
 8003722:	d501      	bpl.n	8003728 <_printf_float+0x154>
 8003724:	3301      	adds	r3, #1
 8003726:	6123      	str	r3, [r4, #16]
 8003728:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800372c:	2b00      	cmp	r3, #0
 800372e:	d0a2      	beq.n	8003676 <_printf_float+0xa2>
 8003730:	232d      	movs	r3, #45	@ 0x2d
 8003732:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003736:	e79e      	b.n	8003676 <_printf_float+0xa2>
 8003738:	9a06      	ldr	r2, [sp, #24]
 800373a:	2a47      	cmp	r2, #71	@ 0x47
 800373c:	d1c2      	bne.n	80036c4 <_printf_float+0xf0>
 800373e:	2b00      	cmp	r3, #0
 8003740:	d1c0      	bne.n	80036c4 <_printf_float+0xf0>
 8003742:	2301      	movs	r3, #1
 8003744:	e7bd      	b.n	80036c2 <_printf_float+0xee>
 8003746:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800374a:	d9db      	bls.n	8003704 <_printf_float+0x130>
 800374c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003750:	d118      	bne.n	8003784 <_printf_float+0x1b0>
 8003752:	2900      	cmp	r1, #0
 8003754:	6863      	ldr	r3, [r4, #4]
 8003756:	dd0b      	ble.n	8003770 <_printf_float+0x19c>
 8003758:	6121      	str	r1, [r4, #16]
 800375a:	b913      	cbnz	r3, 8003762 <_printf_float+0x18e>
 800375c:	6822      	ldr	r2, [r4, #0]
 800375e:	07d0      	lsls	r0, r2, #31
 8003760:	d502      	bpl.n	8003768 <_printf_float+0x194>
 8003762:	3301      	adds	r3, #1
 8003764:	440b      	add	r3, r1
 8003766:	6123      	str	r3, [r4, #16]
 8003768:	65a1      	str	r1, [r4, #88]	@ 0x58
 800376a:	f04f 0900 	mov.w	r9, #0
 800376e:	e7db      	b.n	8003728 <_printf_float+0x154>
 8003770:	b913      	cbnz	r3, 8003778 <_printf_float+0x1a4>
 8003772:	6822      	ldr	r2, [r4, #0]
 8003774:	07d2      	lsls	r2, r2, #31
 8003776:	d501      	bpl.n	800377c <_printf_float+0x1a8>
 8003778:	3302      	adds	r3, #2
 800377a:	e7f4      	b.n	8003766 <_printf_float+0x192>
 800377c:	2301      	movs	r3, #1
 800377e:	e7f2      	b.n	8003766 <_printf_float+0x192>
 8003780:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003784:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003786:	4299      	cmp	r1, r3
 8003788:	db05      	blt.n	8003796 <_printf_float+0x1c2>
 800378a:	6823      	ldr	r3, [r4, #0]
 800378c:	6121      	str	r1, [r4, #16]
 800378e:	07d8      	lsls	r0, r3, #31
 8003790:	d5ea      	bpl.n	8003768 <_printf_float+0x194>
 8003792:	1c4b      	adds	r3, r1, #1
 8003794:	e7e7      	b.n	8003766 <_printf_float+0x192>
 8003796:	2900      	cmp	r1, #0
 8003798:	bfd4      	ite	le
 800379a:	f1c1 0202 	rsble	r2, r1, #2
 800379e:	2201      	movgt	r2, #1
 80037a0:	4413      	add	r3, r2
 80037a2:	e7e0      	b.n	8003766 <_printf_float+0x192>
 80037a4:	6823      	ldr	r3, [r4, #0]
 80037a6:	055a      	lsls	r2, r3, #21
 80037a8:	d407      	bmi.n	80037ba <_printf_float+0x1e6>
 80037aa:	6923      	ldr	r3, [r4, #16]
 80037ac:	4642      	mov	r2, r8
 80037ae:	4631      	mov	r1, r6
 80037b0:	4628      	mov	r0, r5
 80037b2:	47b8      	blx	r7
 80037b4:	3001      	adds	r0, #1
 80037b6:	d12b      	bne.n	8003810 <_printf_float+0x23c>
 80037b8:	e767      	b.n	800368a <_printf_float+0xb6>
 80037ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80037be:	f240 80dd 	bls.w	800397c <_printf_float+0x3a8>
 80037c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80037c6:	2200      	movs	r2, #0
 80037c8:	2300      	movs	r3, #0
 80037ca:	f7fd f97d 	bl	8000ac8 <__aeabi_dcmpeq>
 80037ce:	2800      	cmp	r0, #0
 80037d0:	d033      	beq.n	800383a <_printf_float+0x266>
 80037d2:	4a37      	ldr	r2, [pc, #220]	@ (80038b0 <_printf_float+0x2dc>)
 80037d4:	2301      	movs	r3, #1
 80037d6:	4631      	mov	r1, r6
 80037d8:	4628      	mov	r0, r5
 80037da:	47b8      	blx	r7
 80037dc:	3001      	adds	r0, #1
 80037de:	f43f af54 	beq.w	800368a <_printf_float+0xb6>
 80037e2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80037e6:	4543      	cmp	r3, r8
 80037e8:	db02      	blt.n	80037f0 <_printf_float+0x21c>
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	07d8      	lsls	r0, r3, #31
 80037ee:	d50f      	bpl.n	8003810 <_printf_float+0x23c>
 80037f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80037f4:	4631      	mov	r1, r6
 80037f6:	4628      	mov	r0, r5
 80037f8:	47b8      	blx	r7
 80037fa:	3001      	adds	r0, #1
 80037fc:	f43f af45 	beq.w	800368a <_printf_float+0xb6>
 8003800:	f04f 0900 	mov.w	r9, #0
 8003804:	f108 38ff 	add.w	r8, r8, #4294967295
 8003808:	f104 0a1a 	add.w	sl, r4, #26
 800380c:	45c8      	cmp	r8, r9
 800380e:	dc09      	bgt.n	8003824 <_printf_float+0x250>
 8003810:	6823      	ldr	r3, [r4, #0]
 8003812:	079b      	lsls	r3, r3, #30
 8003814:	f100 8103 	bmi.w	8003a1e <_printf_float+0x44a>
 8003818:	68e0      	ldr	r0, [r4, #12]
 800381a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800381c:	4298      	cmp	r0, r3
 800381e:	bfb8      	it	lt
 8003820:	4618      	movlt	r0, r3
 8003822:	e734      	b.n	800368e <_printf_float+0xba>
 8003824:	2301      	movs	r3, #1
 8003826:	4652      	mov	r2, sl
 8003828:	4631      	mov	r1, r6
 800382a:	4628      	mov	r0, r5
 800382c:	47b8      	blx	r7
 800382e:	3001      	adds	r0, #1
 8003830:	f43f af2b 	beq.w	800368a <_printf_float+0xb6>
 8003834:	f109 0901 	add.w	r9, r9, #1
 8003838:	e7e8      	b.n	800380c <_printf_float+0x238>
 800383a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800383c:	2b00      	cmp	r3, #0
 800383e:	dc39      	bgt.n	80038b4 <_printf_float+0x2e0>
 8003840:	4a1b      	ldr	r2, [pc, #108]	@ (80038b0 <_printf_float+0x2dc>)
 8003842:	2301      	movs	r3, #1
 8003844:	4631      	mov	r1, r6
 8003846:	4628      	mov	r0, r5
 8003848:	47b8      	blx	r7
 800384a:	3001      	adds	r0, #1
 800384c:	f43f af1d 	beq.w	800368a <_printf_float+0xb6>
 8003850:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003854:	ea59 0303 	orrs.w	r3, r9, r3
 8003858:	d102      	bne.n	8003860 <_printf_float+0x28c>
 800385a:	6823      	ldr	r3, [r4, #0]
 800385c:	07d9      	lsls	r1, r3, #31
 800385e:	d5d7      	bpl.n	8003810 <_printf_float+0x23c>
 8003860:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003864:	4631      	mov	r1, r6
 8003866:	4628      	mov	r0, r5
 8003868:	47b8      	blx	r7
 800386a:	3001      	adds	r0, #1
 800386c:	f43f af0d 	beq.w	800368a <_printf_float+0xb6>
 8003870:	f04f 0a00 	mov.w	sl, #0
 8003874:	f104 0b1a 	add.w	fp, r4, #26
 8003878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800387a:	425b      	negs	r3, r3
 800387c:	4553      	cmp	r3, sl
 800387e:	dc01      	bgt.n	8003884 <_printf_float+0x2b0>
 8003880:	464b      	mov	r3, r9
 8003882:	e793      	b.n	80037ac <_printf_float+0x1d8>
 8003884:	2301      	movs	r3, #1
 8003886:	465a      	mov	r2, fp
 8003888:	4631      	mov	r1, r6
 800388a:	4628      	mov	r0, r5
 800388c:	47b8      	blx	r7
 800388e:	3001      	adds	r0, #1
 8003890:	f43f aefb 	beq.w	800368a <_printf_float+0xb6>
 8003894:	f10a 0a01 	add.w	sl, sl, #1
 8003898:	e7ee      	b.n	8003878 <_printf_float+0x2a4>
 800389a:	bf00      	nop
 800389c:	7fefffff 	.word	0x7fefffff
 80038a0:	0800613b 	.word	0x0800613b
 80038a4:	08006137 	.word	0x08006137
 80038a8:	08006143 	.word	0x08006143
 80038ac:	0800613f 	.word	0x0800613f
 80038b0:	08006147 	.word	0x08006147
 80038b4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80038b6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80038ba:	4553      	cmp	r3, sl
 80038bc:	bfa8      	it	ge
 80038be:	4653      	movge	r3, sl
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	4699      	mov	r9, r3
 80038c4:	dc36      	bgt.n	8003934 <_printf_float+0x360>
 80038c6:	f04f 0b00 	mov.w	fp, #0
 80038ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80038ce:	f104 021a 	add.w	r2, r4, #26
 80038d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80038d4:	9306      	str	r3, [sp, #24]
 80038d6:	eba3 0309 	sub.w	r3, r3, r9
 80038da:	455b      	cmp	r3, fp
 80038dc:	dc31      	bgt.n	8003942 <_printf_float+0x36e>
 80038de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038e0:	459a      	cmp	sl, r3
 80038e2:	dc3a      	bgt.n	800395a <_printf_float+0x386>
 80038e4:	6823      	ldr	r3, [r4, #0]
 80038e6:	07da      	lsls	r2, r3, #31
 80038e8:	d437      	bmi.n	800395a <_printf_float+0x386>
 80038ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038ec:	ebaa 0903 	sub.w	r9, sl, r3
 80038f0:	9b06      	ldr	r3, [sp, #24]
 80038f2:	ebaa 0303 	sub.w	r3, sl, r3
 80038f6:	4599      	cmp	r9, r3
 80038f8:	bfa8      	it	ge
 80038fa:	4699      	movge	r9, r3
 80038fc:	f1b9 0f00 	cmp.w	r9, #0
 8003900:	dc33      	bgt.n	800396a <_printf_float+0x396>
 8003902:	f04f 0800 	mov.w	r8, #0
 8003906:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800390a:	f104 0b1a 	add.w	fp, r4, #26
 800390e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003910:	ebaa 0303 	sub.w	r3, sl, r3
 8003914:	eba3 0309 	sub.w	r3, r3, r9
 8003918:	4543      	cmp	r3, r8
 800391a:	f77f af79 	ble.w	8003810 <_printf_float+0x23c>
 800391e:	2301      	movs	r3, #1
 8003920:	465a      	mov	r2, fp
 8003922:	4631      	mov	r1, r6
 8003924:	4628      	mov	r0, r5
 8003926:	47b8      	blx	r7
 8003928:	3001      	adds	r0, #1
 800392a:	f43f aeae 	beq.w	800368a <_printf_float+0xb6>
 800392e:	f108 0801 	add.w	r8, r8, #1
 8003932:	e7ec      	b.n	800390e <_printf_float+0x33a>
 8003934:	4642      	mov	r2, r8
 8003936:	4631      	mov	r1, r6
 8003938:	4628      	mov	r0, r5
 800393a:	47b8      	blx	r7
 800393c:	3001      	adds	r0, #1
 800393e:	d1c2      	bne.n	80038c6 <_printf_float+0x2f2>
 8003940:	e6a3      	b.n	800368a <_printf_float+0xb6>
 8003942:	2301      	movs	r3, #1
 8003944:	4631      	mov	r1, r6
 8003946:	4628      	mov	r0, r5
 8003948:	9206      	str	r2, [sp, #24]
 800394a:	47b8      	blx	r7
 800394c:	3001      	adds	r0, #1
 800394e:	f43f ae9c 	beq.w	800368a <_printf_float+0xb6>
 8003952:	9a06      	ldr	r2, [sp, #24]
 8003954:	f10b 0b01 	add.w	fp, fp, #1
 8003958:	e7bb      	b.n	80038d2 <_printf_float+0x2fe>
 800395a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800395e:	4631      	mov	r1, r6
 8003960:	4628      	mov	r0, r5
 8003962:	47b8      	blx	r7
 8003964:	3001      	adds	r0, #1
 8003966:	d1c0      	bne.n	80038ea <_printf_float+0x316>
 8003968:	e68f      	b.n	800368a <_printf_float+0xb6>
 800396a:	9a06      	ldr	r2, [sp, #24]
 800396c:	464b      	mov	r3, r9
 800396e:	4442      	add	r2, r8
 8003970:	4631      	mov	r1, r6
 8003972:	4628      	mov	r0, r5
 8003974:	47b8      	blx	r7
 8003976:	3001      	adds	r0, #1
 8003978:	d1c3      	bne.n	8003902 <_printf_float+0x32e>
 800397a:	e686      	b.n	800368a <_printf_float+0xb6>
 800397c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003980:	f1ba 0f01 	cmp.w	sl, #1
 8003984:	dc01      	bgt.n	800398a <_printf_float+0x3b6>
 8003986:	07db      	lsls	r3, r3, #31
 8003988:	d536      	bpl.n	80039f8 <_printf_float+0x424>
 800398a:	2301      	movs	r3, #1
 800398c:	4642      	mov	r2, r8
 800398e:	4631      	mov	r1, r6
 8003990:	4628      	mov	r0, r5
 8003992:	47b8      	blx	r7
 8003994:	3001      	adds	r0, #1
 8003996:	f43f ae78 	beq.w	800368a <_printf_float+0xb6>
 800399a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800399e:	4631      	mov	r1, r6
 80039a0:	4628      	mov	r0, r5
 80039a2:	47b8      	blx	r7
 80039a4:	3001      	adds	r0, #1
 80039a6:	f43f ae70 	beq.w	800368a <_printf_float+0xb6>
 80039aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80039ae:	2200      	movs	r2, #0
 80039b0:	2300      	movs	r3, #0
 80039b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80039b6:	f7fd f887 	bl	8000ac8 <__aeabi_dcmpeq>
 80039ba:	b9c0      	cbnz	r0, 80039ee <_printf_float+0x41a>
 80039bc:	4653      	mov	r3, sl
 80039be:	f108 0201 	add.w	r2, r8, #1
 80039c2:	4631      	mov	r1, r6
 80039c4:	4628      	mov	r0, r5
 80039c6:	47b8      	blx	r7
 80039c8:	3001      	adds	r0, #1
 80039ca:	d10c      	bne.n	80039e6 <_printf_float+0x412>
 80039cc:	e65d      	b.n	800368a <_printf_float+0xb6>
 80039ce:	2301      	movs	r3, #1
 80039d0:	465a      	mov	r2, fp
 80039d2:	4631      	mov	r1, r6
 80039d4:	4628      	mov	r0, r5
 80039d6:	47b8      	blx	r7
 80039d8:	3001      	adds	r0, #1
 80039da:	f43f ae56 	beq.w	800368a <_printf_float+0xb6>
 80039de:	f108 0801 	add.w	r8, r8, #1
 80039e2:	45d0      	cmp	r8, sl
 80039e4:	dbf3      	blt.n	80039ce <_printf_float+0x3fa>
 80039e6:	464b      	mov	r3, r9
 80039e8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80039ec:	e6df      	b.n	80037ae <_printf_float+0x1da>
 80039ee:	f04f 0800 	mov.w	r8, #0
 80039f2:	f104 0b1a 	add.w	fp, r4, #26
 80039f6:	e7f4      	b.n	80039e2 <_printf_float+0x40e>
 80039f8:	2301      	movs	r3, #1
 80039fa:	4642      	mov	r2, r8
 80039fc:	e7e1      	b.n	80039c2 <_printf_float+0x3ee>
 80039fe:	2301      	movs	r3, #1
 8003a00:	464a      	mov	r2, r9
 8003a02:	4631      	mov	r1, r6
 8003a04:	4628      	mov	r0, r5
 8003a06:	47b8      	blx	r7
 8003a08:	3001      	adds	r0, #1
 8003a0a:	f43f ae3e 	beq.w	800368a <_printf_float+0xb6>
 8003a0e:	f108 0801 	add.w	r8, r8, #1
 8003a12:	68e3      	ldr	r3, [r4, #12]
 8003a14:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003a16:	1a5b      	subs	r3, r3, r1
 8003a18:	4543      	cmp	r3, r8
 8003a1a:	dcf0      	bgt.n	80039fe <_printf_float+0x42a>
 8003a1c:	e6fc      	b.n	8003818 <_printf_float+0x244>
 8003a1e:	f04f 0800 	mov.w	r8, #0
 8003a22:	f104 0919 	add.w	r9, r4, #25
 8003a26:	e7f4      	b.n	8003a12 <_printf_float+0x43e>

08003a28 <_printf_common>:
 8003a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a2c:	4616      	mov	r6, r2
 8003a2e:	4698      	mov	r8, r3
 8003a30:	688a      	ldr	r2, [r1, #8]
 8003a32:	690b      	ldr	r3, [r1, #16]
 8003a34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	bfb8      	it	lt
 8003a3c:	4613      	movlt	r3, r2
 8003a3e:	6033      	str	r3, [r6, #0]
 8003a40:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003a44:	4607      	mov	r7, r0
 8003a46:	460c      	mov	r4, r1
 8003a48:	b10a      	cbz	r2, 8003a4e <_printf_common+0x26>
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	6033      	str	r3, [r6, #0]
 8003a4e:	6823      	ldr	r3, [r4, #0]
 8003a50:	0699      	lsls	r1, r3, #26
 8003a52:	bf42      	ittt	mi
 8003a54:	6833      	ldrmi	r3, [r6, #0]
 8003a56:	3302      	addmi	r3, #2
 8003a58:	6033      	strmi	r3, [r6, #0]
 8003a5a:	6825      	ldr	r5, [r4, #0]
 8003a5c:	f015 0506 	ands.w	r5, r5, #6
 8003a60:	d106      	bne.n	8003a70 <_printf_common+0x48>
 8003a62:	f104 0a19 	add.w	sl, r4, #25
 8003a66:	68e3      	ldr	r3, [r4, #12]
 8003a68:	6832      	ldr	r2, [r6, #0]
 8003a6a:	1a9b      	subs	r3, r3, r2
 8003a6c:	42ab      	cmp	r3, r5
 8003a6e:	dc26      	bgt.n	8003abe <_printf_common+0x96>
 8003a70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003a74:	6822      	ldr	r2, [r4, #0]
 8003a76:	3b00      	subs	r3, #0
 8003a78:	bf18      	it	ne
 8003a7a:	2301      	movne	r3, #1
 8003a7c:	0692      	lsls	r2, r2, #26
 8003a7e:	d42b      	bmi.n	8003ad8 <_printf_common+0xb0>
 8003a80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003a84:	4641      	mov	r1, r8
 8003a86:	4638      	mov	r0, r7
 8003a88:	47c8      	blx	r9
 8003a8a:	3001      	adds	r0, #1
 8003a8c:	d01e      	beq.n	8003acc <_printf_common+0xa4>
 8003a8e:	6823      	ldr	r3, [r4, #0]
 8003a90:	6922      	ldr	r2, [r4, #16]
 8003a92:	f003 0306 	and.w	r3, r3, #6
 8003a96:	2b04      	cmp	r3, #4
 8003a98:	bf02      	ittt	eq
 8003a9a:	68e5      	ldreq	r5, [r4, #12]
 8003a9c:	6833      	ldreq	r3, [r6, #0]
 8003a9e:	1aed      	subeq	r5, r5, r3
 8003aa0:	68a3      	ldr	r3, [r4, #8]
 8003aa2:	bf0c      	ite	eq
 8003aa4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003aa8:	2500      	movne	r5, #0
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	bfc4      	itt	gt
 8003aae:	1a9b      	subgt	r3, r3, r2
 8003ab0:	18ed      	addgt	r5, r5, r3
 8003ab2:	2600      	movs	r6, #0
 8003ab4:	341a      	adds	r4, #26
 8003ab6:	42b5      	cmp	r5, r6
 8003ab8:	d11a      	bne.n	8003af0 <_printf_common+0xc8>
 8003aba:	2000      	movs	r0, #0
 8003abc:	e008      	b.n	8003ad0 <_printf_common+0xa8>
 8003abe:	2301      	movs	r3, #1
 8003ac0:	4652      	mov	r2, sl
 8003ac2:	4641      	mov	r1, r8
 8003ac4:	4638      	mov	r0, r7
 8003ac6:	47c8      	blx	r9
 8003ac8:	3001      	adds	r0, #1
 8003aca:	d103      	bne.n	8003ad4 <_printf_common+0xac>
 8003acc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ad4:	3501      	adds	r5, #1
 8003ad6:	e7c6      	b.n	8003a66 <_printf_common+0x3e>
 8003ad8:	18e1      	adds	r1, r4, r3
 8003ada:	1c5a      	adds	r2, r3, #1
 8003adc:	2030      	movs	r0, #48	@ 0x30
 8003ade:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003ae2:	4422      	add	r2, r4
 8003ae4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003ae8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003aec:	3302      	adds	r3, #2
 8003aee:	e7c7      	b.n	8003a80 <_printf_common+0x58>
 8003af0:	2301      	movs	r3, #1
 8003af2:	4622      	mov	r2, r4
 8003af4:	4641      	mov	r1, r8
 8003af6:	4638      	mov	r0, r7
 8003af8:	47c8      	blx	r9
 8003afa:	3001      	adds	r0, #1
 8003afc:	d0e6      	beq.n	8003acc <_printf_common+0xa4>
 8003afe:	3601      	adds	r6, #1
 8003b00:	e7d9      	b.n	8003ab6 <_printf_common+0x8e>
	...

08003b04 <_printf_i>:
 8003b04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b08:	7e0f      	ldrb	r7, [r1, #24]
 8003b0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003b0c:	2f78      	cmp	r7, #120	@ 0x78
 8003b0e:	4691      	mov	r9, r2
 8003b10:	4680      	mov	r8, r0
 8003b12:	460c      	mov	r4, r1
 8003b14:	469a      	mov	sl, r3
 8003b16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003b1a:	d807      	bhi.n	8003b2c <_printf_i+0x28>
 8003b1c:	2f62      	cmp	r7, #98	@ 0x62
 8003b1e:	d80a      	bhi.n	8003b36 <_printf_i+0x32>
 8003b20:	2f00      	cmp	r7, #0
 8003b22:	f000 80d1 	beq.w	8003cc8 <_printf_i+0x1c4>
 8003b26:	2f58      	cmp	r7, #88	@ 0x58
 8003b28:	f000 80b8 	beq.w	8003c9c <_printf_i+0x198>
 8003b2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003b30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003b34:	e03a      	b.n	8003bac <_printf_i+0xa8>
 8003b36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003b3a:	2b15      	cmp	r3, #21
 8003b3c:	d8f6      	bhi.n	8003b2c <_printf_i+0x28>
 8003b3e:	a101      	add	r1, pc, #4	@ (adr r1, 8003b44 <_printf_i+0x40>)
 8003b40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003b44:	08003b9d 	.word	0x08003b9d
 8003b48:	08003bb1 	.word	0x08003bb1
 8003b4c:	08003b2d 	.word	0x08003b2d
 8003b50:	08003b2d 	.word	0x08003b2d
 8003b54:	08003b2d 	.word	0x08003b2d
 8003b58:	08003b2d 	.word	0x08003b2d
 8003b5c:	08003bb1 	.word	0x08003bb1
 8003b60:	08003b2d 	.word	0x08003b2d
 8003b64:	08003b2d 	.word	0x08003b2d
 8003b68:	08003b2d 	.word	0x08003b2d
 8003b6c:	08003b2d 	.word	0x08003b2d
 8003b70:	08003caf 	.word	0x08003caf
 8003b74:	08003bdb 	.word	0x08003bdb
 8003b78:	08003c69 	.word	0x08003c69
 8003b7c:	08003b2d 	.word	0x08003b2d
 8003b80:	08003b2d 	.word	0x08003b2d
 8003b84:	08003cd1 	.word	0x08003cd1
 8003b88:	08003b2d 	.word	0x08003b2d
 8003b8c:	08003bdb 	.word	0x08003bdb
 8003b90:	08003b2d 	.word	0x08003b2d
 8003b94:	08003b2d 	.word	0x08003b2d
 8003b98:	08003c71 	.word	0x08003c71
 8003b9c:	6833      	ldr	r3, [r6, #0]
 8003b9e:	1d1a      	adds	r2, r3, #4
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	6032      	str	r2, [r6, #0]
 8003ba4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ba8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003bac:	2301      	movs	r3, #1
 8003bae:	e09c      	b.n	8003cea <_printf_i+0x1e6>
 8003bb0:	6833      	ldr	r3, [r6, #0]
 8003bb2:	6820      	ldr	r0, [r4, #0]
 8003bb4:	1d19      	adds	r1, r3, #4
 8003bb6:	6031      	str	r1, [r6, #0]
 8003bb8:	0606      	lsls	r6, r0, #24
 8003bba:	d501      	bpl.n	8003bc0 <_printf_i+0xbc>
 8003bbc:	681d      	ldr	r5, [r3, #0]
 8003bbe:	e003      	b.n	8003bc8 <_printf_i+0xc4>
 8003bc0:	0645      	lsls	r5, r0, #25
 8003bc2:	d5fb      	bpl.n	8003bbc <_printf_i+0xb8>
 8003bc4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003bc8:	2d00      	cmp	r5, #0
 8003bca:	da03      	bge.n	8003bd4 <_printf_i+0xd0>
 8003bcc:	232d      	movs	r3, #45	@ 0x2d
 8003bce:	426d      	negs	r5, r5
 8003bd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003bd4:	4858      	ldr	r0, [pc, #352]	@ (8003d38 <_printf_i+0x234>)
 8003bd6:	230a      	movs	r3, #10
 8003bd8:	e011      	b.n	8003bfe <_printf_i+0xfa>
 8003bda:	6821      	ldr	r1, [r4, #0]
 8003bdc:	6833      	ldr	r3, [r6, #0]
 8003bde:	0608      	lsls	r0, r1, #24
 8003be0:	f853 5b04 	ldr.w	r5, [r3], #4
 8003be4:	d402      	bmi.n	8003bec <_printf_i+0xe8>
 8003be6:	0649      	lsls	r1, r1, #25
 8003be8:	bf48      	it	mi
 8003bea:	b2ad      	uxthmi	r5, r5
 8003bec:	2f6f      	cmp	r7, #111	@ 0x6f
 8003bee:	4852      	ldr	r0, [pc, #328]	@ (8003d38 <_printf_i+0x234>)
 8003bf0:	6033      	str	r3, [r6, #0]
 8003bf2:	bf14      	ite	ne
 8003bf4:	230a      	movne	r3, #10
 8003bf6:	2308      	moveq	r3, #8
 8003bf8:	2100      	movs	r1, #0
 8003bfa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003bfe:	6866      	ldr	r6, [r4, #4]
 8003c00:	60a6      	str	r6, [r4, #8]
 8003c02:	2e00      	cmp	r6, #0
 8003c04:	db05      	blt.n	8003c12 <_printf_i+0x10e>
 8003c06:	6821      	ldr	r1, [r4, #0]
 8003c08:	432e      	orrs	r6, r5
 8003c0a:	f021 0104 	bic.w	r1, r1, #4
 8003c0e:	6021      	str	r1, [r4, #0]
 8003c10:	d04b      	beq.n	8003caa <_printf_i+0x1a6>
 8003c12:	4616      	mov	r6, r2
 8003c14:	fbb5 f1f3 	udiv	r1, r5, r3
 8003c18:	fb03 5711 	mls	r7, r3, r1, r5
 8003c1c:	5dc7      	ldrb	r7, [r0, r7]
 8003c1e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003c22:	462f      	mov	r7, r5
 8003c24:	42bb      	cmp	r3, r7
 8003c26:	460d      	mov	r5, r1
 8003c28:	d9f4      	bls.n	8003c14 <_printf_i+0x110>
 8003c2a:	2b08      	cmp	r3, #8
 8003c2c:	d10b      	bne.n	8003c46 <_printf_i+0x142>
 8003c2e:	6823      	ldr	r3, [r4, #0]
 8003c30:	07df      	lsls	r7, r3, #31
 8003c32:	d508      	bpl.n	8003c46 <_printf_i+0x142>
 8003c34:	6923      	ldr	r3, [r4, #16]
 8003c36:	6861      	ldr	r1, [r4, #4]
 8003c38:	4299      	cmp	r1, r3
 8003c3a:	bfde      	ittt	le
 8003c3c:	2330      	movle	r3, #48	@ 0x30
 8003c3e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003c42:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003c46:	1b92      	subs	r2, r2, r6
 8003c48:	6122      	str	r2, [r4, #16]
 8003c4a:	f8cd a000 	str.w	sl, [sp]
 8003c4e:	464b      	mov	r3, r9
 8003c50:	aa03      	add	r2, sp, #12
 8003c52:	4621      	mov	r1, r4
 8003c54:	4640      	mov	r0, r8
 8003c56:	f7ff fee7 	bl	8003a28 <_printf_common>
 8003c5a:	3001      	adds	r0, #1
 8003c5c:	d14a      	bne.n	8003cf4 <_printf_i+0x1f0>
 8003c5e:	f04f 30ff 	mov.w	r0, #4294967295
 8003c62:	b004      	add	sp, #16
 8003c64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c68:	6823      	ldr	r3, [r4, #0]
 8003c6a:	f043 0320 	orr.w	r3, r3, #32
 8003c6e:	6023      	str	r3, [r4, #0]
 8003c70:	4832      	ldr	r0, [pc, #200]	@ (8003d3c <_printf_i+0x238>)
 8003c72:	2778      	movs	r7, #120	@ 0x78
 8003c74:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003c78:	6823      	ldr	r3, [r4, #0]
 8003c7a:	6831      	ldr	r1, [r6, #0]
 8003c7c:	061f      	lsls	r7, r3, #24
 8003c7e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003c82:	d402      	bmi.n	8003c8a <_printf_i+0x186>
 8003c84:	065f      	lsls	r7, r3, #25
 8003c86:	bf48      	it	mi
 8003c88:	b2ad      	uxthmi	r5, r5
 8003c8a:	6031      	str	r1, [r6, #0]
 8003c8c:	07d9      	lsls	r1, r3, #31
 8003c8e:	bf44      	itt	mi
 8003c90:	f043 0320 	orrmi.w	r3, r3, #32
 8003c94:	6023      	strmi	r3, [r4, #0]
 8003c96:	b11d      	cbz	r5, 8003ca0 <_printf_i+0x19c>
 8003c98:	2310      	movs	r3, #16
 8003c9a:	e7ad      	b.n	8003bf8 <_printf_i+0xf4>
 8003c9c:	4826      	ldr	r0, [pc, #152]	@ (8003d38 <_printf_i+0x234>)
 8003c9e:	e7e9      	b.n	8003c74 <_printf_i+0x170>
 8003ca0:	6823      	ldr	r3, [r4, #0]
 8003ca2:	f023 0320 	bic.w	r3, r3, #32
 8003ca6:	6023      	str	r3, [r4, #0]
 8003ca8:	e7f6      	b.n	8003c98 <_printf_i+0x194>
 8003caa:	4616      	mov	r6, r2
 8003cac:	e7bd      	b.n	8003c2a <_printf_i+0x126>
 8003cae:	6833      	ldr	r3, [r6, #0]
 8003cb0:	6825      	ldr	r5, [r4, #0]
 8003cb2:	6961      	ldr	r1, [r4, #20]
 8003cb4:	1d18      	adds	r0, r3, #4
 8003cb6:	6030      	str	r0, [r6, #0]
 8003cb8:	062e      	lsls	r6, r5, #24
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	d501      	bpl.n	8003cc2 <_printf_i+0x1be>
 8003cbe:	6019      	str	r1, [r3, #0]
 8003cc0:	e002      	b.n	8003cc8 <_printf_i+0x1c4>
 8003cc2:	0668      	lsls	r0, r5, #25
 8003cc4:	d5fb      	bpl.n	8003cbe <_printf_i+0x1ba>
 8003cc6:	8019      	strh	r1, [r3, #0]
 8003cc8:	2300      	movs	r3, #0
 8003cca:	6123      	str	r3, [r4, #16]
 8003ccc:	4616      	mov	r6, r2
 8003cce:	e7bc      	b.n	8003c4a <_printf_i+0x146>
 8003cd0:	6833      	ldr	r3, [r6, #0]
 8003cd2:	1d1a      	adds	r2, r3, #4
 8003cd4:	6032      	str	r2, [r6, #0]
 8003cd6:	681e      	ldr	r6, [r3, #0]
 8003cd8:	6862      	ldr	r2, [r4, #4]
 8003cda:	2100      	movs	r1, #0
 8003cdc:	4630      	mov	r0, r6
 8003cde:	f7fc fa77 	bl	80001d0 <memchr>
 8003ce2:	b108      	cbz	r0, 8003ce8 <_printf_i+0x1e4>
 8003ce4:	1b80      	subs	r0, r0, r6
 8003ce6:	6060      	str	r0, [r4, #4]
 8003ce8:	6863      	ldr	r3, [r4, #4]
 8003cea:	6123      	str	r3, [r4, #16]
 8003cec:	2300      	movs	r3, #0
 8003cee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003cf2:	e7aa      	b.n	8003c4a <_printf_i+0x146>
 8003cf4:	6923      	ldr	r3, [r4, #16]
 8003cf6:	4632      	mov	r2, r6
 8003cf8:	4649      	mov	r1, r9
 8003cfa:	4640      	mov	r0, r8
 8003cfc:	47d0      	blx	sl
 8003cfe:	3001      	adds	r0, #1
 8003d00:	d0ad      	beq.n	8003c5e <_printf_i+0x15a>
 8003d02:	6823      	ldr	r3, [r4, #0]
 8003d04:	079b      	lsls	r3, r3, #30
 8003d06:	d413      	bmi.n	8003d30 <_printf_i+0x22c>
 8003d08:	68e0      	ldr	r0, [r4, #12]
 8003d0a:	9b03      	ldr	r3, [sp, #12]
 8003d0c:	4298      	cmp	r0, r3
 8003d0e:	bfb8      	it	lt
 8003d10:	4618      	movlt	r0, r3
 8003d12:	e7a6      	b.n	8003c62 <_printf_i+0x15e>
 8003d14:	2301      	movs	r3, #1
 8003d16:	4632      	mov	r2, r6
 8003d18:	4649      	mov	r1, r9
 8003d1a:	4640      	mov	r0, r8
 8003d1c:	47d0      	blx	sl
 8003d1e:	3001      	adds	r0, #1
 8003d20:	d09d      	beq.n	8003c5e <_printf_i+0x15a>
 8003d22:	3501      	adds	r5, #1
 8003d24:	68e3      	ldr	r3, [r4, #12]
 8003d26:	9903      	ldr	r1, [sp, #12]
 8003d28:	1a5b      	subs	r3, r3, r1
 8003d2a:	42ab      	cmp	r3, r5
 8003d2c:	dcf2      	bgt.n	8003d14 <_printf_i+0x210>
 8003d2e:	e7eb      	b.n	8003d08 <_printf_i+0x204>
 8003d30:	2500      	movs	r5, #0
 8003d32:	f104 0619 	add.w	r6, r4, #25
 8003d36:	e7f5      	b.n	8003d24 <_printf_i+0x220>
 8003d38:	08006149 	.word	0x08006149
 8003d3c:	0800615a 	.word	0x0800615a

08003d40 <__sflush_r>:
 8003d40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d48:	0716      	lsls	r6, r2, #28
 8003d4a:	4605      	mov	r5, r0
 8003d4c:	460c      	mov	r4, r1
 8003d4e:	d454      	bmi.n	8003dfa <__sflush_r+0xba>
 8003d50:	684b      	ldr	r3, [r1, #4]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	dc02      	bgt.n	8003d5c <__sflush_r+0x1c>
 8003d56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	dd48      	ble.n	8003dee <__sflush_r+0xae>
 8003d5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003d5e:	2e00      	cmp	r6, #0
 8003d60:	d045      	beq.n	8003dee <__sflush_r+0xae>
 8003d62:	2300      	movs	r3, #0
 8003d64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003d68:	682f      	ldr	r7, [r5, #0]
 8003d6a:	6a21      	ldr	r1, [r4, #32]
 8003d6c:	602b      	str	r3, [r5, #0]
 8003d6e:	d030      	beq.n	8003dd2 <__sflush_r+0x92>
 8003d70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003d72:	89a3      	ldrh	r3, [r4, #12]
 8003d74:	0759      	lsls	r1, r3, #29
 8003d76:	d505      	bpl.n	8003d84 <__sflush_r+0x44>
 8003d78:	6863      	ldr	r3, [r4, #4]
 8003d7a:	1ad2      	subs	r2, r2, r3
 8003d7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003d7e:	b10b      	cbz	r3, 8003d84 <__sflush_r+0x44>
 8003d80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003d82:	1ad2      	subs	r2, r2, r3
 8003d84:	2300      	movs	r3, #0
 8003d86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003d88:	6a21      	ldr	r1, [r4, #32]
 8003d8a:	4628      	mov	r0, r5
 8003d8c:	47b0      	blx	r6
 8003d8e:	1c43      	adds	r3, r0, #1
 8003d90:	89a3      	ldrh	r3, [r4, #12]
 8003d92:	d106      	bne.n	8003da2 <__sflush_r+0x62>
 8003d94:	6829      	ldr	r1, [r5, #0]
 8003d96:	291d      	cmp	r1, #29
 8003d98:	d82b      	bhi.n	8003df2 <__sflush_r+0xb2>
 8003d9a:	4a2a      	ldr	r2, [pc, #168]	@ (8003e44 <__sflush_r+0x104>)
 8003d9c:	40ca      	lsrs	r2, r1
 8003d9e:	07d6      	lsls	r6, r2, #31
 8003da0:	d527      	bpl.n	8003df2 <__sflush_r+0xb2>
 8003da2:	2200      	movs	r2, #0
 8003da4:	6062      	str	r2, [r4, #4]
 8003da6:	04d9      	lsls	r1, r3, #19
 8003da8:	6922      	ldr	r2, [r4, #16]
 8003daa:	6022      	str	r2, [r4, #0]
 8003dac:	d504      	bpl.n	8003db8 <__sflush_r+0x78>
 8003dae:	1c42      	adds	r2, r0, #1
 8003db0:	d101      	bne.n	8003db6 <__sflush_r+0x76>
 8003db2:	682b      	ldr	r3, [r5, #0]
 8003db4:	b903      	cbnz	r3, 8003db8 <__sflush_r+0x78>
 8003db6:	6560      	str	r0, [r4, #84]	@ 0x54
 8003db8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003dba:	602f      	str	r7, [r5, #0]
 8003dbc:	b1b9      	cbz	r1, 8003dee <__sflush_r+0xae>
 8003dbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003dc2:	4299      	cmp	r1, r3
 8003dc4:	d002      	beq.n	8003dcc <__sflush_r+0x8c>
 8003dc6:	4628      	mov	r0, r5
 8003dc8:	f001 f992 	bl	80050f0 <_free_r>
 8003dcc:	2300      	movs	r3, #0
 8003dce:	6363      	str	r3, [r4, #52]	@ 0x34
 8003dd0:	e00d      	b.n	8003dee <__sflush_r+0xae>
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	4628      	mov	r0, r5
 8003dd6:	47b0      	blx	r6
 8003dd8:	4602      	mov	r2, r0
 8003dda:	1c50      	adds	r0, r2, #1
 8003ddc:	d1c9      	bne.n	8003d72 <__sflush_r+0x32>
 8003dde:	682b      	ldr	r3, [r5, #0]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d0c6      	beq.n	8003d72 <__sflush_r+0x32>
 8003de4:	2b1d      	cmp	r3, #29
 8003de6:	d001      	beq.n	8003dec <__sflush_r+0xac>
 8003de8:	2b16      	cmp	r3, #22
 8003dea:	d11e      	bne.n	8003e2a <__sflush_r+0xea>
 8003dec:	602f      	str	r7, [r5, #0]
 8003dee:	2000      	movs	r0, #0
 8003df0:	e022      	b.n	8003e38 <__sflush_r+0xf8>
 8003df2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003df6:	b21b      	sxth	r3, r3
 8003df8:	e01b      	b.n	8003e32 <__sflush_r+0xf2>
 8003dfa:	690f      	ldr	r7, [r1, #16]
 8003dfc:	2f00      	cmp	r7, #0
 8003dfe:	d0f6      	beq.n	8003dee <__sflush_r+0xae>
 8003e00:	0793      	lsls	r3, r2, #30
 8003e02:	680e      	ldr	r6, [r1, #0]
 8003e04:	bf08      	it	eq
 8003e06:	694b      	ldreq	r3, [r1, #20]
 8003e08:	600f      	str	r7, [r1, #0]
 8003e0a:	bf18      	it	ne
 8003e0c:	2300      	movne	r3, #0
 8003e0e:	eba6 0807 	sub.w	r8, r6, r7
 8003e12:	608b      	str	r3, [r1, #8]
 8003e14:	f1b8 0f00 	cmp.w	r8, #0
 8003e18:	dde9      	ble.n	8003dee <__sflush_r+0xae>
 8003e1a:	6a21      	ldr	r1, [r4, #32]
 8003e1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003e1e:	4643      	mov	r3, r8
 8003e20:	463a      	mov	r2, r7
 8003e22:	4628      	mov	r0, r5
 8003e24:	47b0      	blx	r6
 8003e26:	2800      	cmp	r0, #0
 8003e28:	dc08      	bgt.n	8003e3c <__sflush_r+0xfc>
 8003e2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e32:	81a3      	strh	r3, [r4, #12]
 8003e34:	f04f 30ff 	mov.w	r0, #4294967295
 8003e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e3c:	4407      	add	r7, r0
 8003e3e:	eba8 0800 	sub.w	r8, r8, r0
 8003e42:	e7e7      	b.n	8003e14 <__sflush_r+0xd4>
 8003e44:	20400001 	.word	0x20400001

08003e48 <_fflush_r>:
 8003e48:	b538      	push	{r3, r4, r5, lr}
 8003e4a:	690b      	ldr	r3, [r1, #16]
 8003e4c:	4605      	mov	r5, r0
 8003e4e:	460c      	mov	r4, r1
 8003e50:	b913      	cbnz	r3, 8003e58 <_fflush_r+0x10>
 8003e52:	2500      	movs	r5, #0
 8003e54:	4628      	mov	r0, r5
 8003e56:	bd38      	pop	{r3, r4, r5, pc}
 8003e58:	b118      	cbz	r0, 8003e62 <_fflush_r+0x1a>
 8003e5a:	6a03      	ldr	r3, [r0, #32]
 8003e5c:	b90b      	cbnz	r3, 8003e62 <_fflush_r+0x1a>
 8003e5e:	f000 f8a7 	bl	8003fb0 <__sinit>
 8003e62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d0f3      	beq.n	8003e52 <_fflush_r+0xa>
 8003e6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003e6c:	07d0      	lsls	r0, r2, #31
 8003e6e:	d404      	bmi.n	8003e7a <_fflush_r+0x32>
 8003e70:	0599      	lsls	r1, r3, #22
 8003e72:	d402      	bmi.n	8003e7a <_fflush_r+0x32>
 8003e74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e76:	f000 fad0 	bl	800441a <__retarget_lock_acquire_recursive>
 8003e7a:	4628      	mov	r0, r5
 8003e7c:	4621      	mov	r1, r4
 8003e7e:	f7ff ff5f 	bl	8003d40 <__sflush_r>
 8003e82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003e84:	07da      	lsls	r2, r3, #31
 8003e86:	4605      	mov	r5, r0
 8003e88:	d4e4      	bmi.n	8003e54 <_fflush_r+0xc>
 8003e8a:	89a3      	ldrh	r3, [r4, #12]
 8003e8c:	059b      	lsls	r3, r3, #22
 8003e8e:	d4e1      	bmi.n	8003e54 <_fflush_r+0xc>
 8003e90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e92:	f000 fac3 	bl	800441c <__retarget_lock_release_recursive>
 8003e96:	e7dd      	b.n	8003e54 <_fflush_r+0xc>

08003e98 <std>:
 8003e98:	2300      	movs	r3, #0
 8003e9a:	b510      	push	{r4, lr}
 8003e9c:	4604      	mov	r4, r0
 8003e9e:	e9c0 3300 	strd	r3, r3, [r0]
 8003ea2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003ea6:	6083      	str	r3, [r0, #8]
 8003ea8:	8181      	strh	r1, [r0, #12]
 8003eaa:	6643      	str	r3, [r0, #100]	@ 0x64
 8003eac:	81c2      	strh	r2, [r0, #14]
 8003eae:	6183      	str	r3, [r0, #24]
 8003eb0:	4619      	mov	r1, r3
 8003eb2:	2208      	movs	r2, #8
 8003eb4:	305c      	adds	r0, #92	@ 0x5c
 8003eb6:	f000 fa45 	bl	8004344 <memset>
 8003eba:	4b0d      	ldr	r3, [pc, #52]	@ (8003ef0 <std+0x58>)
 8003ebc:	6263      	str	r3, [r4, #36]	@ 0x24
 8003ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8003ef4 <std+0x5c>)
 8003ec0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ef8 <std+0x60>)
 8003ec4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8003efc <std+0x64>)
 8003ec8:	6323      	str	r3, [r4, #48]	@ 0x30
 8003eca:	4b0d      	ldr	r3, [pc, #52]	@ (8003f00 <std+0x68>)
 8003ecc:	6224      	str	r4, [r4, #32]
 8003ece:	429c      	cmp	r4, r3
 8003ed0:	d006      	beq.n	8003ee0 <std+0x48>
 8003ed2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003ed6:	4294      	cmp	r4, r2
 8003ed8:	d002      	beq.n	8003ee0 <std+0x48>
 8003eda:	33d0      	adds	r3, #208	@ 0xd0
 8003edc:	429c      	cmp	r4, r3
 8003ede:	d105      	bne.n	8003eec <std+0x54>
 8003ee0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003ee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ee8:	f000 ba96 	b.w	8004418 <__retarget_lock_init_recursive>
 8003eec:	bd10      	pop	{r4, pc}
 8003eee:	bf00      	nop
 8003ef0:	08004195 	.word	0x08004195
 8003ef4:	080041b7 	.word	0x080041b7
 8003ef8:	080041ef 	.word	0x080041ef
 8003efc:	08004213 	.word	0x08004213
 8003f00:	200004ec 	.word	0x200004ec

08003f04 <stdio_exit_handler>:
 8003f04:	4a02      	ldr	r2, [pc, #8]	@ (8003f10 <stdio_exit_handler+0xc>)
 8003f06:	4903      	ldr	r1, [pc, #12]	@ (8003f14 <stdio_exit_handler+0x10>)
 8003f08:	4803      	ldr	r0, [pc, #12]	@ (8003f18 <stdio_exit_handler+0x14>)
 8003f0a:	f000 b869 	b.w	8003fe0 <_fwalk_sglue>
 8003f0e:	bf00      	nop
 8003f10:	20000000 	.word	0x20000000
 8003f14:	08003e49 	.word	0x08003e49
 8003f18:	20000010 	.word	0x20000010

08003f1c <cleanup_stdio>:
 8003f1c:	6841      	ldr	r1, [r0, #4]
 8003f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8003f50 <cleanup_stdio+0x34>)
 8003f20:	4299      	cmp	r1, r3
 8003f22:	b510      	push	{r4, lr}
 8003f24:	4604      	mov	r4, r0
 8003f26:	d001      	beq.n	8003f2c <cleanup_stdio+0x10>
 8003f28:	f7ff ff8e 	bl	8003e48 <_fflush_r>
 8003f2c:	68a1      	ldr	r1, [r4, #8]
 8003f2e:	4b09      	ldr	r3, [pc, #36]	@ (8003f54 <cleanup_stdio+0x38>)
 8003f30:	4299      	cmp	r1, r3
 8003f32:	d002      	beq.n	8003f3a <cleanup_stdio+0x1e>
 8003f34:	4620      	mov	r0, r4
 8003f36:	f7ff ff87 	bl	8003e48 <_fflush_r>
 8003f3a:	68e1      	ldr	r1, [r4, #12]
 8003f3c:	4b06      	ldr	r3, [pc, #24]	@ (8003f58 <cleanup_stdio+0x3c>)
 8003f3e:	4299      	cmp	r1, r3
 8003f40:	d004      	beq.n	8003f4c <cleanup_stdio+0x30>
 8003f42:	4620      	mov	r0, r4
 8003f44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f48:	f7ff bf7e 	b.w	8003e48 <_fflush_r>
 8003f4c:	bd10      	pop	{r4, pc}
 8003f4e:	bf00      	nop
 8003f50:	200004ec 	.word	0x200004ec
 8003f54:	20000554 	.word	0x20000554
 8003f58:	200005bc 	.word	0x200005bc

08003f5c <global_stdio_init.part.0>:
 8003f5c:	b510      	push	{r4, lr}
 8003f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8003f8c <global_stdio_init.part.0+0x30>)
 8003f60:	4c0b      	ldr	r4, [pc, #44]	@ (8003f90 <global_stdio_init.part.0+0x34>)
 8003f62:	4a0c      	ldr	r2, [pc, #48]	@ (8003f94 <global_stdio_init.part.0+0x38>)
 8003f64:	601a      	str	r2, [r3, #0]
 8003f66:	4620      	mov	r0, r4
 8003f68:	2200      	movs	r2, #0
 8003f6a:	2104      	movs	r1, #4
 8003f6c:	f7ff ff94 	bl	8003e98 <std>
 8003f70:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003f74:	2201      	movs	r2, #1
 8003f76:	2109      	movs	r1, #9
 8003f78:	f7ff ff8e 	bl	8003e98 <std>
 8003f7c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003f80:	2202      	movs	r2, #2
 8003f82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f86:	2112      	movs	r1, #18
 8003f88:	f7ff bf86 	b.w	8003e98 <std>
 8003f8c:	20000624 	.word	0x20000624
 8003f90:	200004ec 	.word	0x200004ec
 8003f94:	08003f05 	.word	0x08003f05

08003f98 <__sfp_lock_acquire>:
 8003f98:	4801      	ldr	r0, [pc, #4]	@ (8003fa0 <__sfp_lock_acquire+0x8>)
 8003f9a:	f000 ba3e 	b.w	800441a <__retarget_lock_acquire_recursive>
 8003f9e:	bf00      	nop
 8003fa0:	2000062d 	.word	0x2000062d

08003fa4 <__sfp_lock_release>:
 8003fa4:	4801      	ldr	r0, [pc, #4]	@ (8003fac <__sfp_lock_release+0x8>)
 8003fa6:	f000 ba39 	b.w	800441c <__retarget_lock_release_recursive>
 8003faa:	bf00      	nop
 8003fac:	2000062d 	.word	0x2000062d

08003fb0 <__sinit>:
 8003fb0:	b510      	push	{r4, lr}
 8003fb2:	4604      	mov	r4, r0
 8003fb4:	f7ff fff0 	bl	8003f98 <__sfp_lock_acquire>
 8003fb8:	6a23      	ldr	r3, [r4, #32]
 8003fba:	b11b      	cbz	r3, 8003fc4 <__sinit+0x14>
 8003fbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fc0:	f7ff bff0 	b.w	8003fa4 <__sfp_lock_release>
 8003fc4:	4b04      	ldr	r3, [pc, #16]	@ (8003fd8 <__sinit+0x28>)
 8003fc6:	6223      	str	r3, [r4, #32]
 8003fc8:	4b04      	ldr	r3, [pc, #16]	@ (8003fdc <__sinit+0x2c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d1f5      	bne.n	8003fbc <__sinit+0xc>
 8003fd0:	f7ff ffc4 	bl	8003f5c <global_stdio_init.part.0>
 8003fd4:	e7f2      	b.n	8003fbc <__sinit+0xc>
 8003fd6:	bf00      	nop
 8003fd8:	08003f1d 	.word	0x08003f1d
 8003fdc:	20000624 	.word	0x20000624

08003fe0 <_fwalk_sglue>:
 8003fe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fe4:	4607      	mov	r7, r0
 8003fe6:	4688      	mov	r8, r1
 8003fe8:	4614      	mov	r4, r2
 8003fea:	2600      	movs	r6, #0
 8003fec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003ff0:	f1b9 0901 	subs.w	r9, r9, #1
 8003ff4:	d505      	bpl.n	8004002 <_fwalk_sglue+0x22>
 8003ff6:	6824      	ldr	r4, [r4, #0]
 8003ff8:	2c00      	cmp	r4, #0
 8003ffa:	d1f7      	bne.n	8003fec <_fwalk_sglue+0xc>
 8003ffc:	4630      	mov	r0, r6
 8003ffe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004002:	89ab      	ldrh	r3, [r5, #12]
 8004004:	2b01      	cmp	r3, #1
 8004006:	d907      	bls.n	8004018 <_fwalk_sglue+0x38>
 8004008:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800400c:	3301      	adds	r3, #1
 800400e:	d003      	beq.n	8004018 <_fwalk_sglue+0x38>
 8004010:	4629      	mov	r1, r5
 8004012:	4638      	mov	r0, r7
 8004014:	47c0      	blx	r8
 8004016:	4306      	orrs	r6, r0
 8004018:	3568      	adds	r5, #104	@ 0x68
 800401a:	e7e9      	b.n	8003ff0 <_fwalk_sglue+0x10>

0800401c <setbuf>:
 800401c:	fab1 f281 	clz	r2, r1
 8004020:	0952      	lsrs	r2, r2, #5
 8004022:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004026:	0052      	lsls	r2, r2, #1
 8004028:	f000 b800 	b.w	800402c <setvbuf>

0800402c <setvbuf>:
 800402c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004030:	461d      	mov	r5, r3
 8004032:	4b57      	ldr	r3, [pc, #348]	@ (8004190 <setvbuf+0x164>)
 8004034:	681f      	ldr	r7, [r3, #0]
 8004036:	4604      	mov	r4, r0
 8004038:	460e      	mov	r6, r1
 800403a:	4690      	mov	r8, r2
 800403c:	b127      	cbz	r7, 8004048 <setvbuf+0x1c>
 800403e:	6a3b      	ldr	r3, [r7, #32]
 8004040:	b913      	cbnz	r3, 8004048 <setvbuf+0x1c>
 8004042:	4638      	mov	r0, r7
 8004044:	f7ff ffb4 	bl	8003fb0 <__sinit>
 8004048:	f1b8 0f02 	cmp.w	r8, #2
 800404c:	d006      	beq.n	800405c <setvbuf+0x30>
 800404e:	f1b8 0f01 	cmp.w	r8, #1
 8004052:	f200 809a 	bhi.w	800418a <setvbuf+0x15e>
 8004056:	2d00      	cmp	r5, #0
 8004058:	f2c0 8097 	blt.w	800418a <setvbuf+0x15e>
 800405c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800405e:	07d9      	lsls	r1, r3, #31
 8004060:	d405      	bmi.n	800406e <setvbuf+0x42>
 8004062:	89a3      	ldrh	r3, [r4, #12]
 8004064:	059a      	lsls	r2, r3, #22
 8004066:	d402      	bmi.n	800406e <setvbuf+0x42>
 8004068:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800406a:	f000 f9d6 	bl	800441a <__retarget_lock_acquire_recursive>
 800406e:	4621      	mov	r1, r4
 8004070:	4638      	mov	r0, r7
 8004072:	f7ff fee9 	bl	8003e48 <_fflush_r>
 8004076:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004078:	b141      	cbz	r1, 800408c <setvbuf+0x60>
 800407a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800407e:	4299      	cmp	r1, r3
 8004080:	d002      	beq.n	8004088 <setvbuf+0x5c>
 8004082:	4638      	mov	r0, r7
 8004084:	f001 f834 	bl	80050f0 <_free_r>
 8004088:	2300      	movs	r3, #0
 800408a:	6363      	str	r3, [r4, #52]	@ 0x34
 800408c:	2300      	movs	r3, #0
 800408e:	61a3      	str	r3, [r4, #24]
 8004090:	6063      	str	r3, [r4, #4]
 8004092:	89a3      	ldrh	r3, [r4, #12]
 8004094:	061b      	lsls	r3, r3, #24
 8004096:	d503      	bpl.n	80040a0 <setvbuf+0x74>
 8004098:	6921      	ldr	r1, [r4, #16]
 800409a:	4638      	mov	r0, r7
 800409c:	f001 f828 	bl	80050f0 <_free_r>
 80040a0:	89a3      	ldrh	r3, [r4, #12]
 80040a2:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80040a6:	f023 0303 	bic.w	r3, r3, #3
 80040aa:	f1b8 0f02 	cmp.w	r8, #2
 80040ae:	81a3      	strh	r3, [r4, #12]
 80040b0:	d061      	beq.n	8004176 <setvbuf+0x14a>
 80040b2:	ab01      	add	r3, sp, #4
 80040b4:	466a      	mov	r2, sp
 80040b6:	4621      	mov	r1, r4
 80040b8:	4638      	mov	r0, r7
 80040ba:	f001 fdd5 	bl	8005c68 <__swhatbuf_r>
 80040be:	89a3      	ldrh	r3, [r4, #12]
 80040c0:	4318      	orrs	r0, r3
 80040c2:	81a0      	strh	r0, [r4, #12]
 80040c4:	bb2d      	cbnz	r5, 8004112 <setvbuf+0xe6>
 80040c6:	9d00      	ldr	r5, [sp, #0]
 80040c8:	4628      	mov	r0, r5
 80040ca:	f001 f85b 	bl	8005184 <malloc>
 80040ce:	4606      	mov	r6, r0
 80040d0:	2800      	cmp	r0, #0
 80040d2:	d152      	bne.n	800417a <setvbuf+0x14e>
 80040d4:	f8dd 9000 	ldr.w	r9, [sp]
 80040d8:	45a9      	cmp	r9, r5
 80040da:	d140      	bne.n	800415e <setvbuf+0x132>
 80040dc:	f04f 35ff 	mov.w	r5, #4294967295
 80040e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040e4:	f043 0202 	orr.w	r2, r3, #2
 80040e8:	81a2      	strh	r2, [r4, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	60a2      	str	r2, [r4, #8]
 80040ee:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80040f2:	6022      	str	r2, [r4, #0]
 80040f4:	6122      	str	r2, [r4, #16]
 80040f6:	2201      	movs	r2, #1
 80040f8:	6162      	str	r2, [r4, #20]
 80040fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80040fc:	07d6      	lsls	r6, r2, #31
 80040fe:	d404      	bmi.n	800410a <setvbuf+0xde>
 8004100:	0598      	lsls	r0, r3, #22
 8004102:	d402      	bmi.n	800410a <setvbuf+0xde>
 8004104:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004106:	f000 f989 	bl	800441c <__retarget_lock_release_recursive>
 800410a:	4628      	mov	r0, r5
 800410c:	b003      	add	sp, #12
 800410e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004112:	2e00      	cmp	r6, #0
 8004114:	d0d8      	beq.n	80040c8 <setvbuf+0x9c>
 8004116:	6a3b      	ldr	r3, [r7, #32]
 8004118:	b913      	cbnz	r3, 8004120 <setvbuf+0xf4>
 800411a:	4638      	mov	r0, r7
 800411c:	f7ff ff48 	bl	8003fb0 <__sinit>
 8004120:	f1b8 0f01 	cmp.w	r8, #1
 8004124:	bf08      	it	eq
 8004126:	89a3      	ldrheq	r3, [r4, #12]
 8004128:	6026      	str	r6, [r4, #0]
 800412a:	bf04      	itt	eq
 800412c:	f043 0301 	orreq.w	r3, r3, #1
 8004130:	81a3      	strheq	r3, [r4, #12]
 8004132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004136:	f013 0208 	ands.w	r2, r3, #8
 800413a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800413e:	d01e      	beq.n	800417e <setvbuf+0x152>
 8004140:	07d9      	lsls	r1, r3, #31
 8004142:	bf41      	itttt	mi
 8004144:	2200      	movmi	r2, #0
 8004146:	426d      	negmi	r5, r5
 8004148:	60a2      	strmi	r2, [r4, #8]
 800414a:	61a5      	strmi	r5, [r4, #24]
 800414c:	bf58      	it	pl
 800414e:	60a5      	strpl	r5, [r4, #8]
 8004150:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004152:	07d2      	lsls	r2, r2, #31
 8004154:	d401      	bmi.n	800415a <setvbuf+0x12e>
 8004156:	059b      	lsls	r3, r3, #22
 8004158:	d513      	bpl.n	8004182 <setvbuf+0x156>
 800415a:	2500      	movs	r5, #0
 800415c:	e7d5      	b.n	800410a <setvbuf+0xde>
 800415e:	4648      	mov	r0, r9
 8004160:	f001 f810 	bl	8005184 <malloc>
 8004164:	4606      	mov	r6, r0
 8004166:	2800      	cmp	r0, #0
 8004168:	d0b8      	beq.n	80040dc <setvbuf+0xb0>
 800416a:	89a3      	ldrh	r3, [r4, #12]
 800416c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004170:	81a3      	strh	r3, [r4, #12]
 8004172:	464d      	mov	r5, r9
 8004174:	e7cf      	b.n	8004116 <setvbuf+0xea>
 8004176:	2500      	movs	r5, #0
 8004178:	e7b2      	b.n	80040e0 <setvbuf+0xb4>
 800417a:	46a9      	mov	r9, r5
 800417c:	e7f5      	b.n	800416a <setvbuf+0x13e>
 800417e:	60a2      	str	r2, [r4, #8]
 8004180:	e7e6      	b.n	8004150 <setvbuf+0x124>
 8004182:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004184:	f000 f94a 	bl	800441c <__retarget_lock_release_recursive>
 8004188:	e7e7      	b.n	800415a <setvbuf+0x12e>
 800418a:	f04f 35ff 	mov.w	r5, #4294967295
 800418e:	e7bc      	b.n	800410a <setvbuf+0xde>
 8004190:	2000000c 	.word	0x2000000c

08004194 <__sread>:
 8004194:	b510      	push	{r4, lr}
 8004196:	460c      	mov	r4, r1
 8004198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800419c:	f000 f900 	bl	80043a0 <_read_r>
 80041a0:	2800      	cmp	r0, #0
 80041a2:	bfab      	itete	ge
 80041a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80041a6:	89a3      	ldrhlt	r3, [r4, #12]
 80041a8:	181b      	addge	r3, r3, r0
 80041aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80041ae:	bfac      	ite	ge
 80041b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80041b2:	81a3      	strhlt	r3, [r4, #12]
 80041b4:	bd10      	pop	{r4, pc}

080041b6 <__swrite>:
 80041b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041ba:	461f      	mov	r7, r3
 80041bc:	898b      	ldrh	r3, [r1, #12]
 80041be:	05db      	lsls	r3, r3, #23
 80041c0:	4605      	mov	r5, r0
 80041c2:	460c      	mov	r4, r1
 80041c4:	4616      	mov	r6, r2
 80041c6:	d505      	bpl.n	80041d4 <__swrite+0x1e>
 80041c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041cc:	2302      	movs	r3, #2
 80041ce:	2200      	movs	r2, #0
 80041d0:	f000 f8d4 	bl	800437c <_lseek_r>
 80041d4:	89a3      	ldrh	r3, [r4, #12]
 80041d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80041da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80041de:	81a3      	strh	r3, [r4, #12]
 80041e0:	4632      	mov	r2, r6
 80041e2:	463b      	mov	r3, r7
 80041e4:	4628      	mov	r0, r5
 80041e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80041ea:	f7fd be9f 	b.w	8001f2c <_write_r>

080041ee <__sseek>:
 80041ee:	b510      	push	{r4, lr}
 80041f0:	460c      	mov	r4, r1
 80041f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041f6:	f000 f8c1 	bl	800437c <_lseek_r>
 80041fa:	1c43      	adds	r3, r0, #1
 80041fc:	89a3      	ldrh	r3, [r4, #12]
 80041fe:	bf15      	itete	ne
 8004200:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004202:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004206:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800420a:	81a3      	strheq	r3, [r4, #12]
 800420c:	bf18      	it	ne
 800420e:	81a3      	strhne	r3, [r4, #12]
 8004210:	bd10      	pop	{r4, pc}

08004212 <__sclose>:
 8004212:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004216:	f000 b8a1 	b.w	800435c <_close_r>

0800421a <__swbuf_r>:
 800421a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800421c:	460e      	mov	r6, r1
 800421e:	4614      	mov	r4, r2
 8004220:	4605      	mov	r5, r0
 8004222:	b118      	cbz	r0, 800422c <__swbuf_r+0x12>
 8004224:	6a03      	ldr	r3, [r0, #32]
 8004226:	b90b      	cbnz	r3, 800422c <__swbuf_r+0x12>
 8004228:	f7ff fec2 	bl	8003fb0 <__sinit>
 800422c:	69a3      	ldr	r3, [r4, #24]
 800422e:	60a3      	str	r3, [r4, #8]
 8004230:	89a3      	ldrh	r3, [r4, #12]
 8004232:	071a      	lsls	r2, r3, #28
 8004234:	d501      	bpl.n	800423a <__swbuf_r+0x20>
 8004236:	6923      	ldr	r3, [r4, #16]
 8004238:	b943      	cbnz	r3, 800424c <__swbuf_r+0x32>
 800423a:	4621      	mov	r1, r4
 800423c:	4628      	mov	r0, r5
 800423e:	f000 f82b 	bl	8004298 <__swsetup_r>
 8004242:	b118      	cbz	r0, 800424c <__swbuf_r+0x32>
 8004244:	f04f 37ff 	mov.w	r7, #4294967295
 8004248:	4638      	mov	r0, r7
 800424a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800424c:	6823      	ldr	r3, [r4, #0]
 800424e:	6922      	ldr	r2, [r4, #16]
 8004250:	1a98      	subs	r0, r3, r2
 8004252:	6963      	ldr	r3, [r4, #20]
 8004254:	b2f6      	uxtb	r6, r6
 8004256:	4283      	cmp	r3, r0
 8004258:	4637      	mov	r7, r6
 800425a:	dc05      	bgt.n	8004268 <__swbuf_r+0x4e>
 800425c:	4621      	mov	r1, r4
 800425e:	4628      	mov	r0, r5
 8004260:	f7ff fdf2 	bl	8003e48 <_fflush_r>
 8004264:	2800      	cmp	r0, #0
 8004266:	d1ed      	bne.n	8004244 <__swbuf_r+0x2a>
 8004268:	68a3      	ldr	r3, [r4, #8]
 800426a:	3b01      	subs	r3, #1
 800426c:	60a3      	str	r3, [r4, #8]
 800426e:	6823      	ldr	r3, [r4, #0]
 8004270:	1c5a      	adds	r2, r3, #1
 8004272:	6022      	str	r2, [r4, #0]
 8004274:	701e      	strb	r6, [r3, #0]
 8004276:	6962      	ldr	r2, [r4, #20]
 8004278:	1c43      	adds	r3, r0, #1
 800427a:	429a      	cmp	r2, r3
 800427c:	d004      	beq.n	8004288 <__swbuf_r+0x6e>
 800427e:	89a3      	ldrh	r3, [r4, #12]
 8004280:	07db      	lsls	r3, r3, #31
 8004282:	d5e1      	bpl.n	8004248 <__swbuf_r+0x2e>
 8004284:	2e0a      	cmp	r6, #10
 8004286:	d1df      	bne.n	8004248 <__swbuf_r+0x2e>
 8004288:	4621      	mov	r1, r4
 800428a:	4628      	mov	r0, r5
 800428c:	f7ff fddc 	bl	8003e48 <_fflush_r>
 8004290:	2800      	cmp	r0, #0
 8004292:	d0d9      	beq.n	8004248 <__swbuf_r+0x2e>
 8004294:	e7d6      	b.n	8004244 <__swbuf_r+0x2a>
	...

08004298 <__swsetup_r>:
 8004298:	b538      	push	{r3, r4, r5, lr}
 800429a:	4b29      	ldr	r3, [pc, #164]	@ (8004340 <__swsetup_r+0xa8>)
 800429c:	4605      	mov	r5, r0
 800429e:	6818      	ldr	r0, [r3, #0]
 80042a0:	460c      	mov	r4, r1
 80042a2:	b118      	cbz	r0, 80042ac <__swsetup_r+0x14>
 80042a4:	6a03      	ldr	r3, [r0, #32]
 80042a6:	b90b      	cbnz	r3, 80042ac <__swsetup_r+0x14>
 80042a8:	f7ff fe82 	bl	8003fb0 <__sinit>
 80042ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042b0:	0719      	lsls	r1, r3, #28
 80042b2:	d422      	bmi.n	80042fa <__swsetup_r+0x62>
 80042b4:	06da      	lsls	r2, r3, #27
 80042b6:	d407      	bmi.n	80042c8 <__swsetup_r+0x30>
 80042b8:	2209      	movs	r2, #9
 80042ba:	602a      	str	r2, [r5, #0]
 80042bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042c0:	81a3      	strh	r3, [r4, #12]
 80042c2:	f04f 30ff 	mov.w	r0, #4294967295
 80042c6:	e033      	b.n	8004330 <__swsetup_r+0x98>
 80042c8:	0758      	lsls	r0, r3, #29
 80042ca:	d512      	bpl.n	80042f2 <__swsetup_r+0x5a>
 80042cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80042ce:	b141      	cbz	r1, 80042e2 <__swsetup_r+0x4a>
 80042d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80042d4:	4299      	cmp	r1, r3
 80042d6:	d002      	beq.n	80042de <__swsetup_r+0x46>
 80042d8:	4628      	mov	r0, r5
 80042da:	f000 ff09 	bl	80050f0 <_free_r>
 80042de:	2300      	movs	r3, #0
 80042e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80042e2:	89a3      	ldrh	r3, [r4, #12]
 80042e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80042e8:	81a3      	strh	r3, [r4, #12]
 80042ea:	2300      	movs	r3, #0
 80042ec:	6063      	str	r3, [r4, #4]
 80042ee:	6923      	ldr	r3, [r4, #16]
 80042f0:	6023      	str	r3, [r4, #0]
 80042f2:	89a3      	ldrh	r3, [r4, #12]
 80042f4:	f043 0308 	orr.w	r3, r3, #8
 80042f8:	81a3      	strh	r3, [r4, #12]
 80042fa:	6923      	ldr	r3, [r4, #16]
 80042fc:	b94b      	cbnz	r3, 8004312 <__swsetup_r+0x7a>
 80042fe:	89a3      	ldrh	r3, [r4, #12]
 8004300:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004304:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004308:	d003      	beq.n	8004312 <__swsetup_r+0x7a>
 800430a:	4621      	mov	r1, r4
 800430c:	4628      	mov	r0, r5
 800430e:	f001 fcd1 	bl	8005cb4 <__smakebuf_r>
 8004312:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004316:	f013 0201 	ands.w	r2, r3, #1
 800431a:	d00a      	beq.n	8004332 <__swsetup_r+0x9a>
 800431c:	2200      	movs	r2, #0
 800431e:	60a2      	str	r2, [r4, #8]
 8004320:	6962      	ldr	r2, [r4, #20]
 8004322:	4252      	negs	r2, r2
 8004324:	61a2      	str	r2, [r4, #24]
 8004326:	6922      	ldr	r2, [r4, #16]
 8004328:	b942      	cbnz	r2, 800433c <__swsetup_r+0xa4>
 800432a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800432e:	d1c5      	bne.n	80042bc <__swsetup_r+0x24>
 8004330:	bd38      	pop	{r3, r4, r5, pc}
 8004332:	0799      	lsls	r1, r3, #30
 8004334:	bf58      	it	pl
 8004336:	6962      	ldrpl	r2, [r4, #20]
 8004338:	60a2      	str	r2, [r4, #8]
 800433a:	e7f4      	b.n	8004326 <__swsetup_r+0x8e>
 800433c:	2000      	movs	r0, #0
 800433e:	e7f7      	b.n	8004330 <__swsetup_r+0x98>
 8004340:	2000000c 	.word	0x2000000c

08004344 <memset>:
 8004344:	4402      	add	r2, r0
 8004346:	4603      	mov	r3, r0
 8004348:	4293      	cmp	r3, r2
 800434a:	d100      	bne.n	800434e <memset+0xa>
 800434c:	4770      	bx	lr
 800434e:	f803 1b01 	strb.w	r1, [r3], #1
 8004352:	e7f9      	b.n	8004348 <memset+0x4>

08004354 <_localeconv_r>:
 8004354:	4800      	ldr	r0, [pc, #0]	@ (8004358 <_localeconv_r+0x4>)
 8004356:	4770      	bx	lr
 8004358:	2000014c 	.word	0x2000014c

0800435c <_close_r>:
 800435c:	b538      	push	{r3, r4, r5, lr}
 800435e:	4d06      	ldr	r5, [pc, #24]	@ (8004378 <_close_r+0x1c>)
 8004360:	2300      	movs	r3, #0
 8004362:	4604      	mov	r4, r0
 8004364:	4608      	mov	r0, r1
 8004366:	602b      	str	r3, [r5, #0]
 8004368:	f7fe fed9 	bl	800311e <_close>
 800436c:	1c43      	adds	r3, r0, #1
 800436e:	d102      	bne.n	8004376 <_close_r+0x1a>
 8004370:	682b      	ldr	r3, [r5, #0]
 8004372:	b103      	cbz	r3, 8004376 <_close_r+0x1a>
 8004374:	6023      	str	r3, [r4, #0]
 8004376:	bd38      	pop	{r3, r4, r5, pc}
 8004378:	20000628 	.word	0x20000628

0800437c <_lseek_r>:
 800437c:	b538      	push	{r3, r4, r5, lr}
 800437e:	4d07      	ldr	r5, [pc, #28]	@ (800439c <_lseek_r+0x20>)
 8004380:	4604      	mov	r4, r0
 8004382:	4608      	mov	r0, r1
 8004384:	4611      	mov	r1, r2
 8004386:	2200      	movs	r2, #0
 8004388:	602a      	str	r2, [r5, #0]
 800438a:	461a      	mov	r2, r3
 800438c:	f7fe feee 	bl	800316c <_lseek>
 8004390:	1c43      	adds	r3, r0, #1
 8004392:	d102      	bne.n	800439a <_lseek_r+0x1e>
 8004394:	682b      	ldr	r3, [r5, #0]
 8004396:	b103      	cbz	r3, 800439a <_lseek_r+0x1e>
 8004398:	6023      	str	r3, [r4, #0]
 800439a:	bd38      	pop	{r3, r4, r5, pc}
 800439c:	20000628 	.word	0x20000628

080043a0 <_read_r>:
 80043a0:	b538      	push	{r3, r4, r5, lr}
 80043a2:	4d07      	ldr	r5, [pc, #28]	@ (80043c0 <_read_r+0x20>)
 80043a4:	4604      	mov	r4, r0
 80043a6:	4608      	mov	r0, r1
 80043a8:	4611      	mov	r1, r2
 80043aa:	2200      	movs	r2, #0
 80043ac:	602a      	str	r2, [r5, #0]
 80043ae:	461a      	mov	r2, r3
 80043b0:	f7fe fe98 	bl	80030e4 <_read>
 80043b4:	1c43      	adds	r3, r0, #1
 80043b6:	d102      	bne.n	80043be <_read_r+0x1e>
 80043b8:	682b      	ldr	r3, [r5, #0]
 80043ba:	b103      	cbz	r3, 80043be <_read_r+0x1e>
 80043bc:	6023      	str	r3, [r4, #0]
 80043be:	bd38      	pop	{r3, r4, r5, pc}
 80043c0:	20000628 	.word	0x20000628

080043c4 <__errno>:
 80043c4:	4b01      	ldr	r3, [pc, #4]	@ (80043cc <__errno+0x8>)
 80043c6:	6818      	ldr	r0, [r3, #0]
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	2000000c 	.word	0x2000000c

080043d0 <__libc_init_array>:
 80043d0:	b570      	push	{r4, r5, r6, lr}
 80043d2:	4d0d      	ldr	r5, [pc, #52]	@ (8004408 <__libc_init_array+0x38>)
 80043d4:	4c0d      	ldr	r4, [pc, #52]	@ (800440c <__libc_init_array+0x3c>)
 80043d6:	1b64      	subs	r4, r4, r5
 80043d8:	10a4      	asrs	r4, r4, #2
 80043da:	2600      	movs	r6, #0
 80043dc:	42a6      	cmp	r6, r4
 80043de:	d109      	bne.n	80043f4 <__libc_init_array+0x24>
 80043e0:	4d0b      	ldr	r5, [pc, #44]	@ (8004410 <__libc_init_array+0x40>)
 80043e2:	4c0c      	ldr	r4, [pc, #48]	@ (8004414 <__libc_init_array+0x44>)
 80043e4:	f001 fd92 	bl	8005f0c <_init>
 80043e8:	1b64      	subs	r4, r4, r5
 80043ea:	10a4      	asrs	r4, r4, #2
 80043ec:	2600      	movs	r6, #0
 80043ee:	42a6      	cmp	r6, r4
 80043f0:	d105      	bne.n	80043fe <__libc_init_array+0x2e>
 80043f2:	bd70      	pop	{r4, r5, r6, pc}
 80043f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80043f8:	4798      	blx	r3
 80043fa:	3601      	adds	r6, #1
 80043fc:	e7ee      	b.n	80043dc <__libc_init_array+0xc>
 80043fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004402:	4798      	blx	r3
 8004404:	3601      	adds	r6, #1
 8004406:	e7f2      	b.n	80043ee <__libc_init_array+0x1e>
 8004408:	080064b4 	.word	0x080064b4
 800440c:	080064b4 	.word	0x080064b4
 8004410:	080064b4 	.word	0x080064b4
 8004414:	080064b8 	.word	0x080064b8

08004418 <__retarget_lock_init_recursive>:
 8004418:	4770      	bx	lr

0800441a <__retarget_lock_acquire_recursive>:
 800441a:	4770      	bx	lr

0800441c <__retarget_lock_release_recursive>:
 800441c:	4770      	bx	lr

0800441e <memcpy>:
 800441e:	440a      	add	r2, r1
 8004420:	4291      	cmp	r1, r2
 8004422:	f100 33ff 	add.w	r3, r0, #4294967295
 8004426:	d100      	bne.n	800442a <memcpy+0xc>
 8004428:	4770      	bx	lr
 800442a:	b510      	push	{r4, lr}
 800442c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004430:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004434:	4291      	cmp	r1, r2
 8004436:	d1f9      	bne.n	800442c <memcpy+0xe>
 8004438:	bd10      	pop	{r4, pc}

0800443a <quorem>:
 800443a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800443e:	6903      	ldr	r3, [r0, #16]
 8004440:	690c      	ldr	r4, [r1, #16]
 8004442:	42a3      	cmp	r3, r4
 8004444:	4607      	mov	r7, r0
 8004446:	db7e      	blt.n	8004546 <quorem+0x10c>
 8004448:	3c01      	subs	r4, #1
 800444a:	f101 0814 	add.w	r8, r1, #20
 800444e:	00a3      	lsls	r3, r4, #2
 8004450:	f100 0514 	add.w	r5, r0, #20
 8004454:	9300      	str	r3, [sp, #0]
 8004456:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800445a:	9301      	str	r3, [sp, #4]
 800445c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004460:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004464:	3301      	adds	r3, #1
 8004466:	429a      	cmp	r2, r3
 8004468:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800446c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004470:	d32e      	bcc.n	80044d0 <quorem+0x96>
 8004472:	f04f 0a00 	mov.w	sl, #0
 8004476:	46c4      	mov	ip, r8
 8004478:	46ae      	mov	lr, r5
 800447a:	46d3      	mov	fp, sl
 800447c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004480:	b298      	uxth	r0, r3
 8004482:	fb06 a000 	mla	r0, r6, r0, sl
 8004486:	0c02      	lsrs	r2, r0, #16
 8004488:	0c1b      	lsrs	r3, r3, #16
 800448a:	fb06 2303 	mla	r3, r6, r3, r2
 800448e:	f8de 2000 	ldr.w	r2, [lr]
 8004492:	b280      	uxth	r0, r0
 8004494:	b292      	uxth	r2, r2
 8004496:	1a12      	subs	r2, r2, r0
 8004498:	445a      	add	r2, fp
 800449a:	f8de 0000 	ldr.w	r0, [lr]
 800449e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80044a8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80044ac:	b292      	uxth	r2, r2
 80044ae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80044b2:	45e1      	cmp	r9, ip
 80044b4:	f84e 2b04 	str.w	r2, [lr], #4
 80044b8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80044bc:	d2de      	bcs.n	800447c <quorem+0x42>
 80044be:	9b00      	ldr	r3, [sp, #0]
 80044c0:	58eb      	ldr	r3, [r5, r3]
 80044c2:	b92b      	cbnz	r3, 80044d0 <quorem+0x96>
 80044c4:	9b01      	ldr	r3, [sp, #4]
 80044c6:	3b04      	subs	r3, #4
 80044c8:	429d      	cmp	r5, r3
 80044ca:	461a      	mov	r2, r3
 80044cc:	d32f      	bcc.n	800452e <quorem+0xf4>
 80044ce:	613c      	str	r4, [r7, #16]
 80044d0:	4638      	mov	r0, r7
 80044d2:	f001 f97f 	bl	80057d4 <__mcmp>
 80044d6:	2800      	cmp	r0, #0
 80044d8:	db25      	blt.n	8004526 <quorem+0xec>
 80044da:	4629      	mov	r1, r5
 80044dc:	2000      	movs	r0, #0
 80044de:	f858 2b04 	ldr.w	r2, [r8], #4
 80044e2:	f8d1 c000 	ldr.w	ip, [r1]
 80044e6:	fa1f fe82 	uxth.w	lr, r2
 80044ea:	fa1f f38c 	uxth.w	r3, ip
 80044ee:	eba3 030e 	sub.w	r3, r3, lr
 80044f2:	4403      	add	r3, r0
 80044f4:	0c12      	lsrs	r2, r2, #16
 80044f6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80044fa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80044fe:	b29b      	uxth	r3, r3
 8004500:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004504:	45c1      	cmp	r9, r8
 8004506:	f841 3b04 	str.w	r3, [r1], #4
 800450a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800450e:	d2e6      	bcs.n	80044de <quorem+0xa4>
 8004510:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004514:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004518:	b922      	cbnz	r2, 8004524 <quorem+0xea>
 800451a:	3b04      	subs	r3, #4
 800451c:	429d      	cmp	r5, r3
 800451e:	461a      	mov	r2, r3
 8004520:	d30b      	bcc.n	800453a <quorem+0x100>
 8004522:	613c      	str	r4, [r7, #16]
 8004524:	3601      	adds	r6, #1
 8004526:	4630      	mov	r0, r6
 8004528:	b003      	add	sp, #12
 800452a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800452e:	6812      	ldr	r2, [r2, #0]
 8004530:	3b04      	subs	r3, #4
 8004532:	2a00      	cmp	r2, #0
 8004534:	d1cb      	bne.n	80044ce <quorem+0x94>
 8004536:	3c01      	subs	r4, #1
 8004538:	e7c6      	b.n	80044c8 <quorem+0x8e>
 800453a:	6812      	ldr	r2, [r2, #0]
 800453c:	3b04      	subs	r3, #4
 800453e:	2a00      	cmp	r2, #0
 8004540:	d1ef      	bne.n	8004522 <quorem+0xe8>
 8004542:	3c01      	subs	r4, #1
 8004544:	e7ea      	b.n	800451c <quorem+0xe2>
 8004546:	2000      	movs	r0, #0
 8004548:	e7ee      	b.n	8004528 <quorem+0xee>
 800454a:	0000      	movs	r0, r0
 800454c:	0000      	movs	r0, r0
	...

08004550 <_dtoa_r>:
 8004550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004554:	69c7      	ldr	r7, [r0, #28]
 8004556:	b097      	sub	sp, #92	@ 0x5c
 8004558:	ed8d 0b04 	vstr	d0, [sp, #16]
 800455c:	ec55 4b10 	vmov	r4, r5, d0
 8004560:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8004562:	9107      	str	r1, [sp, #28]
 8004564:	4681      	mov	r9, r0
 8004566:	920c      	str	r2, [sp, #48]	@ 0x30
 8004568:	9311      	str	r3, [sp, #68]	@ 0x44
 800456a:	b97f      	cbnz	r7, 800458c <_dtoa_r+0x3c>
 800456c:	2010      	movs	r0, #16
 800456e:	f000 fe09 	bl	8005184 <malloc>
 8004572:	4602      	mov	r2, r0
 8004574:	f8c9 001c 	str.w	r0, [r9, #28]
 8004578:	b920      	cbnz	r0, 8004584 <_dtoa_r+0x34>
 800457a:	4ba9      	ldr	r3, [pc, #676]	@ (8004820 <_dtoa_r+0x2d0>)
 800457c:	21ef      	movs	r1, #239	@ 0xef
 800457e:	48a9      	ldr	r0, [pc, #676]	@ (8004824 <_dtoa_r+0x2d4>)
 8004580:	f001 fc06 	bl	8005d90 <__assert_func>
 8004584:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004588:	6007      	str	r7, [r0, #0]
 800458a:	60c7      	str	r7, [r0, #12]
 800458c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004590:	6819      	ldr	r1, [r3, #0]
 8004592:	b159      	cbz	r1, 80045ac <_dtoa_r+0x5c>
 8004594:	685a      	ldr	r2, [r3, #4]
 8004596:	604a      	str	r2, [r1, #4]
 8004598:	2301      	movs	r3, #1
 800459a:	4093      	lsls	r3, r2
 800459c:	608b      	str	r3, [r1, #8]
 800459e:	4648      	mov	r0, r9
 80045a0:	f000 fee6 	bl	8005370 <_Bfree>
 80045a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80045a8:	2200      	movs	r2, #0
 80045aa:	601a      	str	r2, [r3, #0]
 80045ac:	1e2b      	subs	r3, r5, #0
 80045ae:	bfb9      	ittee	lt
 80045b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80045b4:	9305      	strlt	r3, [sp, #20]
 80045b6:	2300      	movge	r3, #0
 80045b8:	6033      	strge	r3, [r6, #0]
 80045ba:	9f05      	ldr	r7, [sp, #20]
 80045bc:	4b9a      	ldr	r3, [pc, #616]	@ (8004828 <_dtoa_r+0x2d8>)
 80045be:	bfbc      	itt	lt
 80045c0:	2201      	movlt	r2, #1
 80045c2:	6032      	strlt	r2, [r6, #0]
 80045c4:	43bb      	bics	r3, r7
 80045c6:	d112      	bne.n	80045ee <_dtoa_r+0x9e>
 80045c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80045ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 80045ce:	6013      	str	r3, [r2, #0]
 80045d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80045d4:	4323      	orrs	r3, r4
 80045d6:	f000 855a 	beq.w	800508e <_dtoa_r+0xb3e>
 80045da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80045dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800483c <_dtoa_r+0x2ec>
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	f000 855c 	beq.w	800509e <_dtoa_r+0xb4e>
 80045e6:	f10a 0303 	add.w	r3, sl, #3
 80045ea:	f000 bd56 	b.w	800509a <_dtoa_r+0xb4a>
 80045ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 80045f2:	2200      	movs	r2, #0
 80045f4:	ec51 0b17 	vmov	r0, r1, d7
 80045f8:	2300      	movs	r3, #0
 80045fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80045fe:	f7fc fa63 	bl	8000ac8 <__aeabi_dcmpeq>
 8004602:	4680      	mov	r8, r0
 8004604:	b158      	cbz	r0, 800461e <_dtoa_r+0xce>
 8004606:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004608:	2301      	movs	r3, #1
 800460a:	6013      	str	r3, [r2, #0]
 800460c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800460e:	b113      	cbz	r3, 8004616 <_dtoa_r+0xc6>
 8004610:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8004612:	4b86      	ldr	r3, [pc, #536]	@ (800482c <_dtoa_r+0x2dc>)
 8004614:	6013      	str	r3, [r2, #0]
 8004616:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8004840 <_dtoa_r+0x2f0>
 800461a:	f000 bd40 	b.w	800509e <_dtoa_r+0xb4e>
 800461e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8004622:	aa14      	add	r2, sp, #80	@ 0x50
 8004624:	a915      	add	r1, sp, #84	@ 0x54
 8004626:	4648      	mov	r0, r9
 8004628:	f001 f984 	bl	8005934 <__d2b>
 800462c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004630:	9002      	str	r0, [sp, #8]
 8004632:	2e00      	cmp	r6, #0
 8004634:	d078      	beq.n	8004728 <_dtoa_r+0x1d8>
 8004636:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004638:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800463c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004640:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004644:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004648:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800464c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004650:	4619      	mov	r1, r3
 8004652:	2200      	movs	r2, #0
 8004654:	4b76      	ldr	r3, [pc, #472]	@ (8004830 <_dtoa_r+0x2e0>)
 8004656:	f7fb fe17 	bl	8000288 <__aeabi_dsub>
 800465a:	a36b      	add	r3, pc, #428	@ (adr r3, 8004808 <_dtoa_r+0x2b8>)
 800465c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004660:	f7fb ffca 	bl	80005f8 <__aeabi_dmul>
 8004664:	a36a      	add	r3, pc, #424	@ (adr r3, 8004810 <_dtoa_r+0x2c0>)
 8004666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800466a:	f7fb fe0f 	bl	800028c <__adddf3>
 800466e:	4604      	mov	r4, r0
 8004670:	4630      	mov	r0, r6
 8004672:	460d      	mov	r5, r1
 8004674:	f7fb ff56 	bl	8000524 <__aeabi_i2d>
 8004678:	a367      	add	r3, pc, #412	@ (adr r3, 8004818 <_dtoa_r+0x2c8>)
 800467a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800467e:	f7fb ffbb 	bl	80005f8 <__aeabi_dmul>
 8004682:	4602      	mov	r2, r0
 8004684:	460b      	mov	r3, r1
 8004686:	4620      	mov	r0, r4
 8004688:	4629      	mov	r1, r5
 800468a:	f7fb fdff 	bl	800028c <__adddf3>
 800468e:	4604      	mov	r4, r0
 8004690:	460d      	mov	r5, r1
 8004692:	f7fc fa61 	bl	8000b58 <__aeabi_d2iz>
 8004696:	2200      	movs	r2, #0
 8004698:	4607      	mov	r7, r0
 800469a:	2300      	movs	r3, #0
 800469c:	4620      	mov	r0, r4
 800469e:	4629      	mov	r1, r5
 80046a0:	f7fc fa1c 	bl	8000adc <__aeabi_dcmplt>
 80046a4:	b140      	cbz	r0, 80046b8 <_dtoa_r+0x168>
 80046a6:	4638      	mov	r0, r7
 80046a8:	f7fb ff3c 	bl	8000524 <__aeabi_i2d>
 80046ac:	4622      	mov	r2, r4
 80046ae:	462b      	mov	r3, r5
 80046b0:	f7fc fa0a 	bl	8000ac8 <__aeabi_dcmpeq>
 80046b4:	b900      	cbnz	r0, 80046b8 <_dtoa_r+0x168>
 80046b6:	3f01      	subs	r7, #1
 80046b8:	2f16      	cmp	r7, #22
 80046ba:	d852      	bhi.n	8004762 <_dtoa_r+0x212>
 80046bc:	4b5d      	ldr	r3, [pc, #372]	@ (8004834 <_dtoa_r+0x2e4>)
 80046be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80046c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80046ca:	f7fc fa07 	bl	8000adc <__aeabi_dcmplt>
 80046ce:	2800      	cmp	r0, #0
 80046d0:	d049      	beq.n	8004766 <_dtoa_r+0x216>
 80046d2:	3f01      	subs	r7, #1
 80046d4:	2300      	movs	r3, #0
 80046d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80046d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80046da:	1b9b      	subs	r3, r3, r6
 80046dc:	1e5a      	subs	r2, r3, #1
 80046de:	bf45      	ittet	mi
 80046e0:	f1c3 0301 	rsbmi	r3, r3, #1
 80046e4:	9300      	strmi	r3, [sp, #0]
 80046e6:	2300      	movpl	r3, #0
 80046e8:	2300      	movmi	r3, #0
 80046ea:	9206      	str	r2, [sp, #24]
 80046ec:	bf54      	ite	pl
 80046ee:	9300      	strpl	r3, [sp, #0]
 80046f0:	9306      	strmi	r3, [sp, #24]
 80046f2:	2f00      	cmp	r7, #0
 80046f4:	db39      	blt.n	800476a <_dtoa_r+0x21a>
 80046f6:	9b06      	ldr	r3, [sp, #24]
 80046f8:	970d      	str	r7, [sp, #52]	@ 0x34
 80046fa:	443b      	add	r3, r7
 80046fc:	9306      	str	r3, [sp, #24]
 80046fe:	2300      	movs	r3, #0
 8004700:	9308      	str	r3, [sp, #32]
 8004702:	9b07      	ldr	r3, [sp, #28]
 8004704:	2b09      	cmp	r3, #9
 8004706:	d863      	bhi.n	80047d0 <_dtoa_r+0x280>
 8004708:	2b05      	cmp	r3, #5
 800470a:	bfc4      	itt	gt
 800470c:	3b04      	subgt	r3, #4
 800470e:	9307      	strgt	r3, [sp, #28]
 8004710:	9b07      	ldr	r3, [sp, #28]
 8004712:	f1a3 0302 	sub.w	r3, r3, #2
 8004716:	bfcc      	ite	gt
 8004718:	2400      	movgt	r4, #0
 800471a:	2401      	movle	r4, #1
 800471c:	2b03      	cmp	r3, #3
 800471e:	d863      	bhi.n	80047e8 <_dtoa_r+0x298>
 8004720:	e8df f003 	tbb	[pc, r3]
 8004724:	2b375452 	.word	0x2b375452
 8004728:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800472c:	441e      	add	r6, r3
 800472e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004732:	2b20      	cmp	r3, #32
 8004734:	bfc1      	itttt	gt
 8004736:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800473a:	409f      	lslgt	r7, r3
 800473c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004740:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004744:	bfd6      	itet	le
 8004746:	f1c3 0320 	rsble	r3, r3, #32
 800474a:	ea47 0003 	orrgt.w	r0, r7, r3
 800474e:	fa04 f003 	lslle.w	r0, r4, r3
 8004752:	f7fb fed7 	bl	8000504 <__aeabi_ui2d>
 8004756:	2201      	movs	r2, #1
 8004758:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800475c:	3e01      	subs	r6, #1
 800475e:	9212      	str	r2, [sp, #72]	@ 0x48
 8004760:	e776      	b.n	8004650 <_dtoa_r+0x100>
 8004762:	2301      	movs	r3, #1
 8004764:	e7b7      	b.n	80046d6 <_dtoa_r+0x186>
 8004766:	9010      	str	r0, [sp, #64]	@ 0x40
 8004768:	e7b6      	b.n	80046d8 <_dtoa_r+0x188>
 800476a:	9b00      	ldr	r3, [sp, #0]
 800476c:	1bdb      	subs	r3, r3, r7
 800476e:	9300      	str	r3, [sp, #0]
 8004770:	427b      	negs	r3, r7
 8004772:	9308      	str	r3, [sp, #32]
 8004774:	2300      	movs	r3, #0
 8004776:	930d      	str	r3, [sp, #52]	@ 0x34
 8004778:	e7c3      	b.n	8004702 <_dtoa_r+0x1b2>
 800477a:	2301      	movs	r3, #1
 800477c:	9309      	str	r3, [sp, #36]	@ 0x24
 800477e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004780:	eb07 0b03 	add.w	fp, r7, r3
 8004784:	f10b 0301 	add.w	r3, fp, #1
 8004788:	2b01      	cmp	r3, #1
 800478a:	9303      	str	r3, [sp, #12]
 800478c:	bfb8      	it	lt
 800478e:	2301      	movlt	r3, #1
 8004790:	e006      	b.n	80047a0 <_dtoa_r+0x250>
 8004792:	2301      	movs	r3, #1
 8004794:	9309      	str	r3, [sp, #36]	@ 0x24
 8004796:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004798:	2b00      	cmp	r3, #0
 800479a:	dd28      	ble.n	80047ee <_dtoa_r+0x29e>
 800479c:	469b      	mov	fp, r3
 800479e:	9303      	str	r3, [sp, #12]
 80047a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80047a4:	2100      	movs	r1, #0
 80047a6:	2204      	movs	r2, #4
 80047a8:	f102 0514 	add.w	r5, r2, #20
 80047ac:	429d      	cmp	r5, r3
 80047ae:	d926      	bls.n	80047fe <_dtoa_r+0x2ae>
 80047b0:	6041      	str	r1, [r0, #4]
 80047b2:	4648      	mov	r0, r9
 80047b4:	f000 fd9c 	bl	80052f0 <_Balloc>
 80047b8:	4682      	mov	sl, r0
 80047ba:	2800      	cmp	r0, #0
 80047bc:	d142      	bne.n	8004844 <_dtoa_r+0x2f4>
 80047be:	4b1e      	ldr	r3, [pc, #120]	@ (8004838 <_dtoa_r+0x2e8>)
 80047c0:	4602      	mov	r2, r0
 80047c2:	f240 11af 	movw	r1, #431	@ 0x1af
 80047c6:	e6da      	b.n	800457e <_dtoa_r+0x2e>
 80047c8:	2300      	movs	r3, #0
 80047ca:	e7e3      	b.n	8004794 <_dtoa_r+0x244>
 80047cc:	2300      	movs	r3, #0
 80047ce:	e7d5      	b.n	800477c <_dtoa_r+0x22c>
 80047d0:	2401      	movs	r4, #1
 80047d2:	2300      	movs	r3, #0
 80047d4:	9307      	str	r3, [sp, #28]
 80047d6:	9409      	str	r4, [sp, #36]	@ 0x24
 80047d8:	f04f 3bff 	mov.w	fp, #4294967295
 80047dc:	2200      	movs	r2, #0
 80047de:	f8cd b00c 	str.w	fp, [sp, #12]
 80047e2:	2312      	movs	r3, #18
 80047e4:	920c      	str	r2, [sp, #48]	@ 0x30
 80047e6:	e7db      	b.n	80047a0 <_dtoa_r+0x250>
 80047e8:	2301      	movs	r3, #1
 80047ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80047ec:	e7f4      	b.n	80047d8 <_dtoa_r+0x288>
 80047ee:	f04f 0b01 	mov.w	fp, #1
 80047f2:	f8cd b00c 	str.w	fp, [sp, #12]
 80047f6:	465b      	mov	r3, fp
 80047f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80047fc:	e7d0      	b.n	80047a0 <_dtoa_r+0x250>
 80047fe:	3101      	adds	r1, #1
 8004800:	0052      	lsls	r2, r2, #1
 8004802:	e7d1      	b.n	80047a8 <_dtoa_r+0x258>
 8004804:	f3af 8000 	nop.w
 8004808:	636f4361 	.word	0x636f4361
 800480c:	3fd287a7 	.word	0x3fd287a7
 8004810:	8b60c8b3 	.word	0x8b60c8b3
 8004814:	3fc68a28 	.word	0x3fc68a28
 8004818:	509f79fb 	.word	0x509f79fb
 800481c:	3fd34413 	.word	0x3fd34413
 8004820:	08006178 	.word	0x08006178
 8004824:	0800618f 	.word	0x0800618f
 8004828:	7ff00000 	.word	0x7ff00000
 800482c:	08006148 	.word	0x08006148
 8004830:	3ff80000 	.word	0x3ff80000
 8004834:	080062e0 	.word	0x080062e0
 8004838:	080061e7 	.word	0x080061e7
 800483c:	08006174 	.word	0x08006174
 8004840:	08006147 	.word	0x08006147
 8004844:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004848:	6018      	str	r0, [r3, #0]
 800484a:	9b03      	ldr	r3, [sp, #12]
 800484c:	2b0e      	cmp	r3, #14
 800484e:	f200 80a1 	bhi.w	8004994 <_dtoa_r+0x444>
 8004852:	2c00      	cmp	r4, #0
 8004854:	f000 809e 	beq.w	8004994 <_dtoa_r+0x444>
 8004858:	2f00      	cmp	r7, #0
 800485a:	dd33      	ble.n	80048c4 <_dtoa_r+0x374>
 800485c:	4b9c      	ldr	r3, [pc, #624]	@ (8004ad0 <_dtoa_r+0x580>)
 800485e:	f007 020f 	and.w	r2, r7, #15
 8004862:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004866:	ed93 7b00 	vldr	d7, [r3]
 800486a:	05f8      	lsls	r0, r7, #23
 800486c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8004870:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004874:	d516      	bpl.n	80048a4 <_dtoa_r+0x354>
 8004876:	4b97      	ldr	r3, [pc, #604]	@ (8004ad4 <_dtoa_r+0x584>)
 8004878:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800487c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004880:	f7fb ffe4 	bl	800084c <__aeabi_ddiv>
 8004884:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004888:	f004 040f 	and.w	r4, r4, #15
 800488c:	2603      	movs	r6, #3
 800488e:	4d91      	ldr	r5, [pc, #580]	@ (8004ad4 <_dtoa_r+0x584>)
 8004890:	b954      	cbnz	r4, 80048a8 <_dtoa_r+0x358>
 8004892:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004896:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800489a:	f7fb ffd7 	bl	800084c <__aeabi_ddiv>
 800489e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048a2:	e028      	b.n	80048f6 <_dtoa_r+0x3a6>
 80048a4:	2602      	movs	r6, #2
 80048a6:	e7f2      	b.n	800488e <_dtoa_r+0x33e>
 80048a8:	07e1      	lsls	r1, r4, #31
 80048aa:	d508      	bpl.n	80048be <_dtoa_r+0x36e>
 80048ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80048b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80048b4:	f7fb fea0 	bl	80005f8 <__aeabi_dmul>
 80048b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80048bc:	3601      	adds	r6, #1
 80048be:	1064      	asrs	r4, r4, #1
 80048c0:	3508      	adds	r5, #8
 80048c2:	e7e5      	b.n	8004890 <_dtoa_r+0x340>
 80048c4:	f000 80af 	beq.w	8004a26 <_dtoa_r+0x4d6>
 80048c8:	427c      	negs	r4, r7
 80048ca:	4b81      	ldr	r3, [pc, #516]	@ (8004ad0 <_dtoa_r+0x580>)
 80048cc:	4d81      	ldr	r5, [pc, #516]	@ (8004ad4 <_dtoa_r+0x584>)
 80048ce:	f004 020f 	and.w	r2, r4, #15
 80048d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80048d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80048de:	f7fb fe8b 	bl	80005f8 <__aeabi_dmul>
 80048e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048e6:	1124      	asrs	r4, r4, #4
 80048e8:	2300      	movs	r3, #0
 80048ea:	2602      	movs	r6, #2
 80048ec:	2c00      	cmp	r4, #0
 80048ee:	f040 808f 	bne.w	8004a10 <_dtoa_r+0x4c0>
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d1d3      	bne.n	800489e <_dtoa_r+0x34e>
 80048f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80048f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	f000 8094 	beq.w	8004a2a <_dtoa_r+0x4da>
 8004902:	4b75      	ldr	r3, [pc, #468]	@ (8004ad8 <_dtoa_r+0x588>)
 8004904:	2200      	movs	r2, #0
 8004906:	4620      	mov	r0, r4
 8004908:	4629      	mov	r1, r5
 800490a:	f7fc f8e7 	bl	8000adc <__aeabi_dcmplt>
 800490e:	2800      	cmp	r0, #0
 8004910:	f000 808b 	beq.w	8004a2a <_dtoa_r+0x4da>
 8004914:	9b03      	ldr	r3, [sp, #12]
 8004916:	2b00      	cmp	r3, #0
 8004918:	f000 8087 	beq.w	8004a2a <_dtoa_r+0x4da>
 800491c:	f1bb 0f00 	cmp.w	fp, #0
 8004920:	dd34      	ble.n	800498c <_dtoa_r+0x43c>
 8004922:	4620      	mov	r0, r4
 8004924:	4b6d      	ldr	r3, [pc, #436]	@ (8004adc <_dtoa_r+0x58c>)
 8004926:	2200      	movs	r2, #0
 8004928:	4629      	mov	r1, r5
 800492a:	f7fb fe65 	bl	80005f8 <__aeabi_dmul>
 800492e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004932:	f107 38ff 	add.w	r8, r7, #4294967295
 8004936:	3601      	adds	r6, #1
 8004938:	465c      	mov	r4, fp
 800493a:	4630      	mov	r0, r6
 800493c:	f7fb fdf2 	bl	8000524 <__aeabi_i2d>
 8004940:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004944:	f7fb fe58 	bl	80005f8 <__aeabi_dmul>
 8004948:	4b65      	ldr	r3, [pc, #404]	@ (8004ae0 <_dtoa_r+0x590>)
 800494a:	2200      	movs	r2, #0
 800494c:	f7fb fc9e 	bl	800028c <__adddf3>
 8004950:	4605      	mov	r5, r0
 8004952:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004956:	2c00      	cmp	r4, #0
 8004958:	d16a      	bne.n	8004a30 <_dtoa_r+0x4e0>
 800495a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800495e:	4b61      	ldr	r3, [pc, #388]	@ (8004ae4 <_dtoa_r+0x594>)
 8004960:	2200      	movs	r2, #0
 8004962:	f7fb fc91 	bl	8000288 <__aeabi_dsub>
 8004966:	4602      	mov	r2, r0
 8004968:	460b      	mov	r3, r1
 800496a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800496e:	462a      	mov	r2, r5
 8004970:	4633      	mov	r3, r6
 8004972:	f7fc f8d1 	bl	8000b18 <__aeabi_dcmpgt>
 8004976:	2800      	cmp	r0, #0
 8004978:	f040 8298 	bne.w	8004eac <_dtoa_r+0x95c>
 800497c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004980:	462a      	mov	r2, r5
 8004982:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004986:	f7fc f8a9 	bl	8000adc <__aeabi_dcmplt>
 800498a:	bb38      	cbnz	r0, 80049dc <_dtoa_r+0x48c>
 800498c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8004990:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004994:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004996:	2b00      	cmp	r3, #0
 8004998:	f2c0 8157 	blt.w	8004c4a <_dtoa_r+0x6fa>
 800499c:	2f0e      	cmp	r7, #14
 800499e:	f300 8154 	bgt.w	8004c4a <_dtoa_r+0x6fa>
 80049a2:	4b4b      	ldr	r3, [pc, #300]	@ (8004ad0 <_dtoa_r+0x580>)
 80049a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80049a8:	ed93 7b00 	vldr	d7, [r3]
 80049ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	ed8d 7b00 	vstr	d7, [sp]
 80049b4:	f280 80e5 	bge.w	8004b82 <_dtoa_r+0x632>
 80049b8:	9b03      	ldr	r3, [sp, #12]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	f300 80e1 	bgt.w	8004b82 <_dtoa_r+0x632>
 80049c0:	d10c      	bne.n	80049dc <_dtoa_r+0x48c>
 80049c2:	4b48      	ldr	r3, [pc, #288]	@ (8004ae4 <_dtoa_r+0x594>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	ec51 0b17 	vmov	r0, r1, d7
 80049ca:	f7fb fe15 	bl	80005f8 <__aeabi_dmul>
 80049ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049d2:	f7fc f897 	bl	8000b04 <__aeabi_dcmpge>
 80049d6:	2800      	cmp	r0, #0
 80049d8:	f000 8266 	beq.w	8004ea8 <_dtoa_r+0x958>
 80049dc:	2400      	movs	r4, #0
 80049de:	4625      	mov	r5, r4
 80049e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80049e2:	4656      	mov	r6, sl
 80049e4:	ea6f 0803 	mvn.w	r8, r3
 80049e8:	2700      	movs	r7, #0
 80049ea:	4621      	mov	r1, r4
 80049ec:	4648      	mov	r0, r9
 80049ee:	f000 fcbf 	bl	8005370 <_Bfree>
 80049f2:	2d00      	cmp	r5, #0
 80049f4:	f000 80bd 	beq.w	8004b72 <_dtoa_r+0x622>
 80049f8:	b12f      	cbz	r7, 8004a06 <_dtoa_r+0x4b6>
 80049fa:	42af      	cmp	r7, r5
 80049fc:	d003      	beq.n	8004a06 <_dtoa_r+0x4b6>
 80049fe:	4639      	mov	r1, r7
 8004a00:	4648      	mov	r0, r9
 8004a02:	f000 fcb5 	bl	8005370 <_Bfree>
 8004a06:	4629      	mov	r1, r5
 8004a08:	4648      	mov	r0, r9
 8004a0a:	f000 fcb1 	bl	8005370 <_Bfree>
 8004a0e:	e0b0      	b.n	8004b72 <_dtoa_r+0x622>
 8004a10:	07e2      	lsls	r2, r4, #31
 8004a12:	d505      	bpl.n	8004a20 <_dtoa_r+0x4d0>
 8004a14:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004a18:	f7fb fdee 	bl	80005f8 <__aeabi_dmul>
 8004a1c:	3601      	adds	r6, #1
 8004a1e:	2301      	movs	r3, #1
 8004a20:	1064      	asrs	r4, r4, #1
 8004a22:	3508      	adds	r5, #8
 8004a24:	e762      	b.n	80048ec <_dtoa_r+0x39c>
 8004a26:	2602      	movs	r6, #2
 8004a28:	e765      	b.n	80048f6 <_dtoa_r+0x3a6>
 8004a2a:	9c03      	ldr	r4, [sp, #12]
 8004a2c:	46b8      	mov	r8, r7
 8004a2e:	e784      	b.n	800493a <_dtoa_r+0x3ea>
 8004a30:	4b27      	ldr	r3, [pc, #156]	@ (8004ad0 <_dtoa_r+0x580>)
 8004a32:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004a34:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004a38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004a3c:	4454      	add	r4, sl
 8004a3e:	2900      	cmp	r1, #0
 8004a40:	d054      	beq.n	8004aec <_dtoa_r+0x59c>
 8004a42:	4929      	ldr	r1, [pc, #164]	@ (8004ae8 <_dtoa_r+0x598>)
 8004a44:	2000      	movs	r0, #0
 8004a46:	f7fb ff01 	bl	800084c <__aeabi_ddiv>
 8004a4a:	4633      	mov	r3, r6
 8004a4c:	462a      	mov	r2, r5
 8004a4e:	f7fb fc1b 	bl	8000288 <__aeabi_dsub>
 8004a52:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004a56:	4656      	mov	r6, sl
 8004a58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a5c:	f7fc f87c 	bl	8000b58 <__aeabi_d2iz>
 8004a60:	4605      	mov	r5, r0
 8004a62:	f7fb fd5f 	bl	8000524 <__aeabi_i2d>
 8004a66:	4602      	mov	r2, r0
 8004a68:	460b      	mov	r3, r1
 8004a6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a6e:	f7fb fc0b 	bl	8000288 <__aeabi_dsub>
 8004a72:	3530      	adds	r5, #48	@ 0x30
 8004a74:	4602      	mov	r2, r0
 8004a76:	460b      	mov	r3, r1
 8004a78:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004a7c:	f806 5b01 	strb.w	r5, [r6], #1
 8004a80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004a84:	f7fc f82a 	bl	8000adc <__aeabi_dcmplt>
 8004a88:	2800      	cmp	r0, #0
 8004a8a:	d172      	bne.n	8004b72 <_dtoa_r+0x622>
 8004a8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a90:	4911      	ldr	r1, [pc, #68]	@ (8004ad8 <_dtoa_r+0x588>)
 8004a92:	2000      	movs	r0, #0
 8004a94:	f7fb fbf8 	bl	8000288 <__aeabi_dsub>
 8004a98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004a9c:	f7fc f81e 	bl	8000adc <__aeabi_dcmplt>
 8004aa0:	2800      	cmp	r0, #0
 8004aa2:	f040 80b4 	bne.w	8004c0e <_dtoa_r+0x6be>
 8004aa6:	42a6      	cmp	r6, r4
 8004aa8:	f43f af70 	beq.w	800498c <_dtoa_r+0x43c>
 8004aac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8004adc <_dtoa_r+0x58c>)
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f7fb fda0 	bl	80005f8 <__aeabi_dmul>
 8004ab8:	4b08      	ldr	r3, [pc, #32]	@ (8004adc <_dtoa_r+0x58c>)
 8004aba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004abe:	2200      	movs	r2, #0
 8004ac0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ac4:	f7fb fd98 	bl	80005f8 <__aeabi_dmul>
 8004ac8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004acc:	e7c4      	b.n	8004a58 <_dtoa_r+0x508>
 8004ace:	bf00      	nop
 8004ad0:	080062e0 	.word	0x080062e0
 8004ad4:	080062b8 	.word	0x080062b8
 8004ad8:	3ff00000 	.word	0x3ff00000
 8004adc:	40240000 	.word	0x40240000
 8004ae0:	401c0000 	.word	0x401c0000
 8004ae4:	40140000 	.word	0x40140000
 8004ae8:	3fe00000 	.word	0x3fe00000
 8004aec:	4631      	mov	r1, r6
 8004aee:	4628      	mov	r0, r5
 8004af0:	f7fb fd82 	bl	80005f8 <__aeabi_dmul>
 8004af4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004af8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004afa:	4656      	mov	r6, sl
 8004afc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b00:	f7fc f82a 	bl	8000b58 <__aeabi_d2iz>
 8004b04:	4605      	mov	r5, r0
 8004b06:	f7fb fd0d 	bl	8000524 <__aeabi_i2d>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b12:	f7fb fbb9 	bl	8000288 <__aeabi_dsub>
 8004b16:	3530      	adds	r5, #48	@ 0x30
 8004b18:	f806 5b01 	strb.w	r5, [r6], #1
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	460b      	mov	r3, r1
 8004b20:	42a6      	cmp	r6, r4
 8004b22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004b26:	f04f 0200 	mov.w	r2, #0
 8004b2a:	d124      	bne.n	8004b76 <_dtoa_r+0x626>
 8004b2c:	4baf      	ldr	r3, [pc, #700]	@ (8004dec <_dtoa_r+0x89c>)
 8004b2e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004b32:	f7fb fbab 	bl	800028c <__adddf3>
 8004b36:	4602      	mov	r2, r0
 8004b38:	460b      	mov	r3, r1
 8004b3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b3e:	f7fb ffeb 	bl	8000b18 <__aeabi_dcmpgt>
 8004b42:	2800      	cmp	r0, #0
 8004b44:	d163      	bne.n	8004c0e <_dtoa_r+0x6be>
 8004b46:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004b4a:	49a8      	ldr	r1, [pc, #672]	@ (8004dec <_dtoa_r+0x89c>)
 8004b4c:	2000      	movs	r0, #0
 8004b4e:	f7fb fb9b 	bl	8000288 <__aeabi_dsub>
 8004b52:	4602      	mov	r2, r0
 8004b54:	460b      	mov	r3, r1
 8004b56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b5a:	f7fb ffbf 	bl	8000adc <__aeabi_dcmplt>
 8004b5e:	2800      	cmp	r0, #0
 8004b60:	f43f af14 	beq.w	800498c <_dtoa_r+0x43c>
 8004b64:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004b66:	1e73      	subs	r3, r6, #1
 8004b68:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004b6a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004b6e:	2b30      	cmp	r3, #48	@ 0x30
 8004b70:	d0f8      	beq.n	8004b64 <_dtoa_r+0x614>
 8004b72:	4647      	mov	r7, r8
 8004b74:	e03b      	b.n	8004bee <_dtoa_r+0x69e>
 8004b76:	4b9e      	ldr	r3, [pc, #632]	@ (8004df0 <_dtoa_r+0x8a0>)
 8004b78:	f7fb fd3e 	bl	80005f8 <__aeabi_dmul>
 8004b7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004b80:	e7bc      	b.n	8004afc <_dtoa_r+0x5ac>
 8004b82:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004b86:	4656      	mov	r6, sl
 8004b88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004b8c:	4620      	mov	r0, r4
 8004b8e:	4629      	mov	r1, r5
 8004b90:	f7fb fe5c 	bl	800084c <__aeabi_ddiv>
 8004b94:	f7fb ffe0 	bl	8000b58 <__aeabi_d2iz>
 8004b98:	4680      	mov	r8, r0
 8004b9a:	f7fb fcc3 	bl	8000524 <__aeabi_i2d>
 8004b9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004ba2:	f7fb fd29 	bl	80005f8 <__aeabi_dmul>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	460b      	mov	r3, r1
 8004baa:	4620      	mov	r0, r4
 8004bac:	4629      	mov	r1, r5
 8004bae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004bb2:	f7fb fb69 	bl	8000288 <__aeabi_dsub>
 8004bb6:	f806 4b01 	strb.w	r4, [r6], #1
 8004bba:	9d03      	ldr	r5, [sp, #12]
 8004bbc:	eba6 040a 	sub.w	r4, r6, sl
 8004bc0:	42a5      	cmp	r5, r4
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	d133      	bne.n	8004c30 <_dtoa_r+0x6e0>
 8004bc8:	f7fb fb60 	bl	800028c <__adddf3>
 8004bcc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004bd0:	4604      	mov	r4, r0
 8004bd2:	460d      	mov	r5, r1
 8004bd4:	f7fb ffa0 	bl	8000b18 <__aeabi_dcmpgt>
 8004bd8:	b9c0      	cbnz	r0, 8004c0c <_dtoa_r+0x6bc>
 8004bda:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004bde:	4620      	mov	r0, r4
 8004be0:	4629      	mov	r1, r5
 8004be2:	f7fb ff71 	bl	8000ac8 <__aeabi_dcmpeq>
 8004be6:	b110      	cbz	r0, 8004bee <_dtoa_r+0x69e>
 8004be8:	f018 0f01 	tst.w	r8, #1
 8004bec:	d10e      	bne.n	8004c0c <_dtoa_r+0x6bc>
 8004bee:	9902      	ldr	r1, [sp, #8]
 8004bf0:	4648      	mov	r0, r9
 8004bf2:	f000 fbbd 	bl	8005370 <_Bfree>
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	7033      	strb	r3, [r6, #0]
 8004bfa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004bfc:	3701      	adds	r7, #1
 8004bfe:	601f      	str	r7, [r3, #0]
 8004c00:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	f000 824b 	beq.w	800509e <_dtoa_r+0xb4e>
 8004c08:	601e      	str	r6, [r3, #0]
 8004c0a:	e248      	b.n	800509e <_dtoa_r+0xb4e>
 8004c0c:	46b8      	mov	r8, r7
 8004c0e:	4633      	mov	r3, r6
 8004c10:	461e      	mov	r6, r3
 8004c12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004c16:	2a39      	cmp	r2, #57	@ 0x39
 8004c18:	d106      	bne.n	8004c28 <_dtoa_r+0x6d8>
 8004c1a:	459a      	cmp	sl, r3
 8004c1c:	d1f8      	bne.n	8004c10 <_dtoa_r+0x6c0>
 8004c1e:	2230      	movs	r2, #48	@ 0x30
 8004c20:	f108 0801 	add.w	r8, r8, #1
 8004c24:	f88a 2000 	strb.w	r2, [sl]
 8004c28:	781a      	ldrb	r2, [r3, #0]
 8004c2a:	3201      	adds	r2, #1
 8004c2c:	701a      	strb	r2, [r3, #0]
 8004c2e:	e7a0      	b.n	8004b72 <_dtoa_r+0x622>
 8004c30:	4b6f      	ldr	r3, [pc, #444]	@ (8004df0 <_dtoa_r+0x8a0>)
 8004c32:	2200      	movs	r2, #0
 8004c34:	f7fb fce0 	bl	80005f8 <__aeabi_dmul>
 8004c38:	2200      	movs	r2, #0
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	4604      	mov	r4, r0
 8004c3e:	460d      	mov	r5, r1
 8004c40:	f7fb ff42 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c44:	2800      	cmp	r0, #0
 8004c46:	d09f      	beq.n	8004b88 <_dtoa_r+0x638>
 8004c48:	e7d1      	b.n	8004bee <_dtoa_r+0x69e>
 8004c4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c4c:	2a00      	cmp	r2, #0
 8004c4e:	f000 80ea 	beq.w	8004e26 <_dtoa_r+0x8d6>
 8004c52:	9a07      	ldr	r2, [sp, #28]
 8004c54:	2a01      	cmp	r2, #1
 8004c56:	f300 80cd 	bgt.w	8004df4 <_dtoa_r+0x8a4>
 8004c5a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004c5c:	2a00      	cmp	r2, #0
 8004c5e:	f000 80c1 	beq.w	8004de4 <_dtoa_r+0x894>
 8004c62:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004c66:	9c08      	ldr	r4, [sp, #32]
 8004c68:	9e00      	ldr	r6, [sp, #0]
 8004c6a:	9a00      	ldr	r2, [sp, #0]
 8004c6c:	441a      	add	r2, r3
 8004c6e:	9200      	str	r2, [sp, #0]
 8004c70:	9a06      	ldr	r2, [sp, #24]
 8004c72:	2101      	movs	r1, #1
 8004c74:	441a      	add	r2, r3
 8004c76:	4648      	mov	r0, r9
 8004c78:	9206      	str	r2, [sp, #24]
 8004c7a:	f000 fc2d 	bl	80054d8 <__i2b>
 8004c7e:	4605      	mov	r5, r0
 8004c80:	b166      	cbz	r6, 8004c9c <_dtoa_r+0x74c>
 8004c82:	9b06      	ldr	r3, [sp, #24]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	dd09      	ble.n	8004c9c <_dtoa_r+0x74c>
 8004c88:	42b3      	cmp	r3, r6
 8004c8a:	9a00      	ldr	r2, [sp, #0]
 8004c8c:	bfa8      	it	ge
 8004c8e:	4633      	movge	r3, r6
 8004c90:	1ad2      	subs	r2, r2, r3
 8004c92:	9200      	str	r2, [sp, #0]
 8004c94:	9a06      	ldr	r2, [sp, #24]
 8004c96:	1af6      	subs	r6, r6, r3
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	9306      	str	r3, [sp, #24]
 8004c9c:	9b08      	ldr	r3, [sp, #32]
 8004c9e:	b30b      	cbz	r3, 8004ce4 <_dtoa_r+0x794>
 8004ca0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	f000 80c6 	beq.w	8004e34 <_dtoa_r+0x8e4>
 8004ca8:	2c00      	cmp	r4, #0
 8004caa:	f000 80c0 	beq.w	8004e2e <_dtoa_r+0x8de>
 8004cae:	4629      	mov	r1, r5
 8004cb0:	4622      	mov	r2, r4
 8004cb2:	4648      	mov	r0, r9
 8004cb4:	f000 fcc8 	bl	8005648 <__pow5mult>
 8004cb8:	9a02      	ldr	r2, [sp, #8]
 8004cba:	4601      	mov	r1, r0
 8004cbc:	4605      	mov	r5, r0
 8004cbe:	4648      	mov	r0, r9
 8004cc0:	f000 fc20 	bl	8005504 <__multiply>
 8004cc4:	9902      	ldr	r1, [sp, #8]
 8004cc6:	4680      	mov	r8, r0
 8004cc8:	4648      	mov	r0, r9
 8004cca:	f000 fb51 	bl	8005370 <_Bfree>
 8004cce:	9b08      	ldr	r3, [sp, #32]
 8004cd0:	1b1b      	subs	r3, r3, r4
 8004cd2:	9308      	str	r3, [sp, #32]
 8004cd4:	f000 80b1 	beq.w	8004e3a <_dtoa_r+0x8ea>
 8004cd8:	9a08      	ldr	r2, [sp, #32]
 8004cda:	4641      	mov	r1, r8
 8004cdc:	4648      	mov	r0, r9
 8004cde:	f000 fcb3 	bl	8005648 <__pow5mult>
 8004ce2:	9002      	str	r0, [sp, #8]
 8004ce4:	2101      	movs	r1, #1
 8004ce6:	4648      	mov	r0, r9
 8004ce8:	f000 fbf6 	bl	80054d8 <__i2b>
 8004cec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004cee:	4604      	mov	r4, r0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	f000 81d8 	beq.w	80050a6 <_dtoa_r+0xb56>
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	4601      	mov	r1, r0
 8004cfa:	4648      	mov	r0, r9
 8004cfc:	f000 fca4 	bl	8005648 <__pow5mult>
 8004d00:	9b07      	ldr	r3, [sp, #28]
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	4604      	mov	r4, r0
 8004d06:	f300 809f 	bgt.w	8004e48 <_dtoa_r+0x8f8>
 8004d0a:	9b04      	ldr	r3, [sp, #16]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f040 8097 	bne.w	8004e40 <_dtoa_r+0x8f0>
 8004d12:	9b05      	ldr	r3, [sp, #20]
 8004d14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	f040 8093 	bne.w	8004e44 <_dtoa_r+0x8f4>
 8004d1e:	9b05      	ldr	r3, [sp, #20]
 8004d20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004d24:	0d1b      	lsrs	r3, r3, #20
 8004d26:	051b      	lsls	r3, r3, #20
 8004d28:	b133      	cbz	r3, 8004d38 <_dtoa_r+0x7e8>
 8004d2a:	9b00      	ldr	r3, [sp, #0]
 8004d2c:	3301      	adds	r3, #1
 8004d2e:	9300      	str	r3, [sp, #0]
 8004d30:	9b06      	ldr	r3, [sp, #24]
 8004d32:	3301      	adds	r3, #1
 8004d34:	9306      	str	r3, [sp, #24]
 8004d36:	2301      	movs	r3, #1
 8004d38:	9308      	str	r3, [sp, #32]
 8004d3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	f000 81b8 	beq.w	80050b2 <_dtoa_r+0xb62>
 8004d42:	6923      	ldr	r3, [r4, #16]
 8004d44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004d48:	6918      	ldr	r0, [r3, #16]
 8004d4a:	f000 fb79 	bl	8005440 <__hi0bits>
 8004d4e:	f1c0 0020 	rsb	r0, r0, #32
 8004d52:	9b06      	ldr	r3, [sp, #24]
 8004d54:	4418      	add	r0, r3
 8004d56:	f010 001f 	ands.w	r0, r0, #31
 8004d5a:	f000 8082 	beq.w	8004e62 <_dtoa_r+0x912>
 8004d5e:	f1c0 0320 	rsb	r3, r0, #32
 8004d62:	2b04      	cmp	r3, #4
 8004d64:	dd73      	ble.n	8004e4e <_dtoa_r+0x8fe>
 8004d66:	9b00      	ldr	r3, [sp, #0]
 8004d68:	f1c0 001c 	rsb	r0, r0, #28
 8004d6c:	4403      	add	r3, r0
 8004d6e:	9300      	str	r3, [sp, #0]
 8004d70:	9b06      	ldr	r3, [sp, #24]
 8004d72:	4403      	add	r3, r0
 8004d74:	4406      	add	r6, r0
 8004d76:	9306      	str	r3, [sp, #24]
 8004d78:	9b00      	ldr	r3, [sp, #0]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	dd05      	ble.n	8004d8a <_dtoa_r+0x83a>
 8004d7e:	9902      	ldr	r1, [sp, #8]
 8004d80:	461a      	mov	r2, r3
 8004d82:	4648      	mov	r0, r9
 8004d84:	f000 fcba 	bl	80056fc <__lshift>
 8004d88:	9002      	str	r0, [sp, #8]
 8004d8a:	9b06      	ldr	r3, [sp, #24]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	dd05      	ble.n	8004d9c <_dtoa_r+0x84c>
 8004d90:	4621      	mov	r1, r4
 8004d92:	461a      	mov	r2, r3
 8004d94:	4648      	mov	r0, r9
 8004d96:	f000 fcb1 	bl	80056fc <__lshift>
 8004d9a:	4604      	mov	r4, r0
 8004d9c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d061      	beq.n	8004e66 <_dtoa_r+0x916>
 8004da2:	9802      	ldr	r0, [sp, #8]
 8004da4:	4621      	mov	r1, r4
 8004da6:	f000 fd15 	bl	80057d4 <__mcmp>
 8004daa:	2800      	cmp	r0, #0
 8004dac:	da5b      	bge.n	8004e66 <_dtoa_r+0x916>
 8004dae:	2300      	movs	r3, #0
 8004db0:	9902      	ldr	r1, [sp, #8]
 8004db2:	220a      	movs	r2, #10
 8004db4:	4648      	mov	r0, r9
 8004db6:	f000 fafd 	bl	80053b4 <__multadd>
 8004dba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dbc:	9002      	str	r0, [sp, #8]
 8004dbe:	f107 38ff 	add.w	r8, r7, #4294967295
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	f000 8177 	beq.w	80050b6 <_dtoa_r+0xb66>
 8004dc8:	4629      	mov	r1, r5
 8004dca:	2300      	movs	r3, #0
 8004dcc:	220a      	movs	r2, #10
 8004dce:	4648      	mov	r0, r9
 8004dd0:	f000 faf0 	bl	80053b4 <__multadd>
 8004dd4:	f1bb 0f00 	cmp.w	fp, #0
 8004dd8:	4605      	mov	r5, r0
 8004dda:	dc6f      	bgt.n	8004ebc <_dtoa_r+0x96c>
 8004ddc:	9b07      	ldr	r3, [sp, #28]
 8004dde:	2b02      	cmp	r3, #2
 8004de0:	dc49      	bgt.n	8004e76 <_dtoa_r+0x926>
 8004de2:	e06b      	b.n	8004ebc <_dtoa_r+0x96c>
 8004de4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004de6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004dea:	e73c      	b.n	8004c66 <_dtoa_r+0x716>
 8004dec:	3fe00000 	.word	0x3fe00000
 8004df0:	40240000 	.word	0x40240000
 8004df4:	9b03      	ldr	r3, [sp, #12]
 8004df6:	1e5c      	subs	r4, r3, #1
 8004df8:	9b08      	ldr	r3, [sp, #32]
 8004dfa:	42a3      	cmp	r3, r4
 8004dfc:	db09      	blt.n	8004e12 <_dtoa_r+0x8c2>
 8004dfe:	1b1c      	subs	r4, r3, r4
 8004e00:	9b03      	ldr	r3, [sp, #12]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	f6bf af30 	bge.w	8004c68 <_dtoa_r+0x718>
 8004e08:	9b00      	ldr	r3, [sp, #0]
 8004e0a:	9a03      	ldr	r2, [sp, #12]
 8004e0c:	1a9e      	subs	r6, r3, r2
 8004e0e:	2300      	movs	r3, #0
 8004e10:	e72b      	b.n	8004c6a <_dtoa_r+0x71a>
 8004e12:	9b08      	ldr	r3, [sp, #32]
 8004e14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004e16:	9408      	str	r4, [sp, #32]
 8004e18:	1ae3      	subs	r3, r4, r3
 8004e1a:	441a      	add	r2, r3
 8004e1c:	9e00      	ldr	r6, [sp, #0]
 8004e1e:	9b03      	ldr	r3, [sp, #12]
 8004e20:	920d      	str	r2, [sp, #52]	@ 0x34
 8004e22:	2400      	movs	r4, #0
 8004e24:	e721      	b.n	8004c6a <_dtoa_r+0x71a>
 8004e26:	9c08      	ldr	r4, [sp, #32]
 8004e28:	9e00      	ldr	r6, [sp, #0]
 8004e2a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8004e2c:	e728      	b.n	8004c80 <_dtoa_r+0x730>
 8004e2e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004e32:	e751      	b.n	8004cd8 <_dtoa_r+0x788>
 8004e34:	9a08      	ldr	r2, [sp, #32]
 8004e36:	9902      	ldr	r1, [sp, #8]
 8004e38:	e750      	b.n	8004cdc <_dtoa_r+0x78c>
 8004e3a:	f8cd 8008 	str.w	r8, [sp, #8]
 8004e3e:	e751      	b.n	8004ce4 <_dtoa_r+0x794>
 8004e40:	2300      	movs	r3, #0
 8004e42:	e779      	b.n	8004d38 <_dtoa_r+0x7e8>
 8004e44:	9b04      	ldr	r3, [sp, #16]
 8004e46:	e777      	b.n	8004d38 <_dtoa_r+0x7e8>
 8004e48:	2300      	movs	r3, #0
 8004e4a:	9308      	str	r3, [sp, #32]
 8004e4c:	e779      	b.n	8004d42 <_dtoa_r+0x7f2>
 8004e4e:	d093      	beq.n	8004d78 <_dtoa_r+0x828>
 8004e50:	9a00      	ldr	r2, [sp, #0]
 8004e52:	331c      	adds	r3, #28
 8004e54:	441a      	add	r2, r3
 8004e56:	9200      	str	r2, [sp, #0]
 8004e58:	9a06      	ldr	r2, [sp, #24]
 8004e5a:	441a      	add	r2, r3
 8004e5c:	441e      	add	r6, r3
 8004e5e:	9206      	str	r2, [sp, #24]
 8004e60:	e78a      	b.n	8004d78 <_dtoa_r+0x828>
 8004e62:	4603      	mov	r3, r0
 8004e64:	e7f4      	b.n	8004e50 <_dtoa_r+0x900>
 8004e66:	9b03      	ldr	r3, [sp, #12]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	46b8      	mov	r8, r7
 8004e6c:	dc20      	bgt.n	8004eb0 <_dtoa_r+0x960>
 8004e6e:	469b      	mov	fp, r3
 8004e70:	9b07      	ldr	r3, [sp, #28]
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	dd1e      	ble.n	8004eb4 <_dtoa_r+0x964>
 8004e76:	f1bb 0f00 	cmp.w	fp, #0
 8004e7a:	f47f adb1 	bne.w	80049e0 <_dtoa_r+0x490>
 8004e7e:	4621      	mov	r1, r4
 8004e80:	465b      	mov	r3, fp
 8004e82:	2205      	movs	r2, #5
 8004e84:	4648      	mov	r0, r9
 8004e86:	f000 fa95 	bl	80053b4 <__multadd>
 8004e8a:	4601      	mov	r1, r0
 8004e8c:	4604      	mov	r4, r0
 8004e8e:	9802      	ldr	r0, [sp, #8]
 8004e90:	f000 fca0 	bl	80057d4 <__mcmp>
 8004e94:	2800      	cmp	r0, #0
 8004e96:	f77f ada3 	ble.w	80049e0 <_dtoa_r+0x490>
 8004e9a:	4656      	mov	r6, sl
 8004e9c:	2331      	movs	r3, #49	@ 0x31
 8004e9e:	f806 3b01 	strb.w	r3, [r6], #1
 8004ea2:	f108 0801 	add.w	r8, r8, #1
 8004ea6:	e59f      	b.n	80049e8 <_dtoa_r+0x498>
 8004ea8:	9c03      	ldr	r4, [sp, #12]
 8004eaa:	46b8      	mov	r8, r7
 8004eac:	4625      	mov	r5, r4
 8004eae:	e7f4      	b.n	8004e9a <_dtoa_r+0x94a>
 8004eb0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8004eb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	f000 8101 	beq.w	80050be <_dtoa_r+0xb6e>
 8004ebc:	2e00      	cmp	r6, #0
 8004ebe:	dd05      	ble.n	8004ecc <_dtoa_r+0x97c>
 8004ec0:	4629      	mov	r1, r5
 8004ec2:	4632      	mov	r2, r6
 8004ec4:	4648      	mov	r0, r9
 8004ec6:	f000 fc19 	bl	80056fc <__lshift>
 8004eca:	4605      	mov	r5, r0
 8004ecc:	9b08      	ldr	r3, [sp, #32]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d05c      	beq.n	8004f8c <_dtoa_r+0xa3c>
 8004ed2:	6869      	ldr	r1, [r5, #4]
 8004ed4:	4648      	mov	r0, r9
 8004ed6:	f000 fa0b 	bl	80052f0 <_Balloc>
 8004eda:	4606      	mov	r6, r0
 8004edc:	b928      	cbnz	r0, 8004eea <_dtoa_r+0x99a>
 8004ede:	4b82      	ldr	r3, [pc, #520]	@ (80050e8 <_dtoa_r+0xb98>)
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004ee6:	f7ff bb4a 	b.w	800457e <_dtoa_r+0x2e>
 8004eea:	692a      	ldr	r2, [r5, #16]
 8004eec:	3202      	adds	r2, #2
 8004eee:	0092      	lsls	r2, r2, #2
 8004ef0:	f105 010c 	add.w	r1, r5, #12
 8004ef4:	300c      	adds	r0, #12
 8004ef6:	f7ff fa92 	bl	800441e <memcpy>
 8004efa:	2201      	movs	r2, #1
 8004efc:	4631      	mov	r1, r6
 8004efe:	4648      	mov	r0, r9
 8004f00:	f000 fbfc 	bl	80056fc <__lshift>
 8004f04:	f10a 0301 	add.w	r3, sl, #1
 8004f08:	9300      	str	r3, [sp, #0]
 8004f0a:	eb0a 030b 	add.w	r3, sl, fp
 8004f0e:	9308      	str	r3, [sp, #32]
 8004f10:	9b04      	ldr	r3, [sp, #16]
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	462f      	mov	r7, r5
 8004f18:	9306      	str	r3, [sp, #24]
 8004f1a:	4605      	mov	r5, r0
 8004f1c:	9b00      	ldr	r3, [sp, #0]
 8004f1e:	9802      	ldr	r0, [sp, #8]
 8004f20:	4621      	mov	r1, r4
 8004f22:	f103 3bff 	add.w	fp, r3, #4294967295
 8004f26:	f7ff fa88 	bl	800443a <quorem>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	3330      	adds	r3, #48	@ 0x30
 8004f2e:	9003      	str	r0, [sp, #12]
 8004f30:	4639      	mov	r1, r7
 8004f32:	9802      	ldr	r0, [sp, #8]
 8004f34:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f36:	f000 fc4d 	bl	80057d4 <__mcmp>
 8004f3a:	462a      	mov	r2, r5
 8004f3c:	9004      	str	r0, [sp, #16]
 8004f3e:	4621      	mov	r1, r4
 8004f40:	4648      	mov	r0, r9
 8004f42:	f000 fc63 	bl	800580c <__mdiff>
 8004f46:	68c2      	ldr	r2, [r0, #12]
 8004f48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f4a:	4606      	mov	r6, r0
 8004f4c:	bb02      	cbnz	r2, 8004f90 <_dtoa_r+0xa40>
 8004f4e:	4601      	mov	r1, r0
 8004f50:	9802      	ldr	r0, [sp, #8]
 8004f52:	f000 fc3f 	bl	80057d4 <__mcmp>
 8004f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f58:	4602      	mov	r2, r0
 8004f5a:	4631      	mov	r1, r6
 8004f5c:	4648      	mov	r0, r9
 8004f5e:	920c      	str	r2, [sp, #48]	@ 0x30
 8004f60:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f62:	f000 fa05 	bl	8005370 <_Bfree>
 8004f66:	9b07      	ldr	r3, [sp, #28]
 8004f68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004f6a:	9e00      	ldr	r6, [sp, #0]
 8004f6c:	ea42 0103 	orr.w	r1, r2, r3
 8004f70:	9b06      	ldr	r3, [sp, #24]
 8004f72:	4319      	orrs	r1, r3
 8004f74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f76:	d10d      	bne.n	8004f94 <_dtoa_r+0xa44>
 8004f78:	2b39      	cmp	r3, #57	@ 0x39
 8004f7a:	d027      	beq.n	8004fcc <_dtoa_r+0xa7c>
 8004f7c:	9a04      	ldr	r2, [sp, #16]
 8004f7e:	2a00      	cmp	r2, #0
 8004f80:	dd01      	ble.n	8004f86 <_dtoa_r+0xa36>
 8004f82:	9b03      	ldr	r3, [sp, #12]
 8004f84:	3331      	adds	r3, #49	@ 0x31
 8004f86:	f88b 3000 	strb.w	r3, [fp]
 8004f8a:	e52e      	b.n	80049ea <_dtoa_r+0x49a>
 8004f8c:	4628      	mov	r0, r5
 8004f8e:	e7b9      	b.n	8004f04 <_dtoa_r+0x9b4>
 8004f90:	2201      	movs	r2, #1
 8004f92:	e7e2      	b.n	8004f5a <_dtoa_r+0xa0a>
 8004f94:	9904      	ldr	r1, [sp, #16]
 8004f96:	2900      	cmp	r1, #0
 8004f98:	db04      	blt.n	8004fa4 <_dtoa_r+0xa54>
 8004f9a:	9807      	ldr	r0, [sp, #28]
 8004f9c:	4301      	orrs	r1, r0
 8004f9e:	9806      	ldr	r0, [sp, #24]
 8004fa0:	4301      	orrs	r1, r0
 8004fa2:	d120      	bne.n	8004fe6 <_dtoa_r+0xa96>
 8004fa4:	2a00      	cmp	r2, #0
 8004fa6:	ddee      	ble.n	8004f86 <_dtoa_r+0xa36>
 8004fa8:	9902      	ldr	r1, [sp, #8]
 8004faa:	9300      	str	r3, [sp, #0]
 8004fac:	2201      	movs	r2, #1
 8004fae:	4648      	mov	r0, r9
 8004fb0:	f000 fba4 	bl	80056fc <__lshift>
 8004fb4:	4621      	mov	r1, r4
 8004fb6:	9002      	str	r0, [sp, #8]
 8004fb8:	f000 fc0c 	bl	80057d4 <__mcmp>
 8004fbc:	2800      	cmp	r0, #0
 8004fbe:	9b00      	ldr	r3, [sp, #0]
 8004fc0:	dc02      	bgt.n	8004fc8 <_dtoa_r+0xa78>
 8004fc2:	d1e0      	bne.n	8004f86 <_dtoa_r+0xa36>
 8004fc4:	07da      	lsls	r2, r3, #31
 8004fc6:	d5de      	bpl.n	8004f86 <_dtoa_r+0xa36>
 8004fc8:	2b39      	cmp	r3, #57	@ 0x39
 8004fca:	d1da      	bne.n	8004f82 <_dtoa_r+0xa32>
 8004fcc:	2339      	movs	r3, #57	@ 0x39
 8004fce:	f88b 3000 	strb.w	r3, [fp]
 8004fd2:	4633      	mov	r3, r6
 8004fd4:	461e      	mov	r6, r3
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004fdc:	2a39      	cmp	r2, #57	@ 0x39
 8004fde:	d04e      	beq.n	800507e <_dtoa_r+0xb2e>
 8004fe0:	3201      	adds	r2, #1
 8004fe2:	701a      	strb	r2, [r3, #0]
 8004fe4:	e501      	b.n	80049ea <_dtoa_r+0x49a>
 8004fe6:	2a00      	cmp	r2, #0
 8004fe8:	dd03      	ble.n	8004ff2 <_dtoa_r+0xaa2>
 8004fea:	2b39      	cmp	r3, #57	@ 0x39
 8004fec:	d0ee      	beq.n	8004fcc <_dtoa_r+0xa7c>
 8004fee:	3301      	adds	r3, #1
 8004ff0:	e7c9      	b.n	8004f86 <_dtoa_r+0xa36>
 8004ff2:	9a00      	ldr	r2, [sp, #0]
 8004ff4:	9908      	ldr	r1, [sp, #32]
 8004ff6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004ffa:	428a      	cmp	r2, r1
 8004ffc:	d028      	beq.n	8005050 <_dtoa_r+0xb00>
 8004ffe:	9902      	ldr	r1, [sp, #8]
 8005000:	2300      	movs	r3, #0
 8005002:	220a      	movs	r2, #10
 8005004:	4648      	mov	r0, r9
 8005006:	f000 f9d5 	bl	80053b4 <__multadd>
 800500a:	42af      	cmp	r7, r5
 800500c:	9002      	str	r0, [sp, #8]
 800500e:	f04f 0300 	mov.w	r3, #0
 8005012:	f04f 020a 	mov.w	r2, #10
 8005016:	4639      	mov	r1, r7
 8005018:	4648      	mov	r0, r9
 800501a:	d107      	bne.n	800502c <_dtoa_r+0xadc>
 800501c:	f000 f9ca 	bl	80053b4 <__multadd>
 8005020:	4607      	mov	r7, r0
 8005022:	4605      	mov	r5, r0
 8005024:	9b00      	ldr	r3, [sp, #0]
 8005026:	3301      	adds	r3, #1
 8005028:	9300      	str	r3, [sp, #0]
 800502a:	e777      	b.n	8004f1c <_dtoa_r+0x9cc>
 800502c:	f000 f9c2 	bl	80053b4 <__multadd>
 8005030:	4629      	mov	r1, r5
 8005032:	4607      	mov	r7, r0
 8005034:	2300      	movs	r3, #0
 8005036:	220a      	movs	r2, #10
 8005038:	4648      	mov	r0, r9
 800503a:	f000 f9bb 	bl	80053b4 <__multadd>
 800503e:	4605      	mov	r5, r0
 8005040:	e7f0      	b.n	8005024 <_dtoa_r+0xad4>
 8005042:	f1bb 0f00 	cmp.w	fp, #0
 8005046:	bfcc      	ite	gt
 8005048:	465e      	movgt	r6, fp
 800504a:	2601      	movle	r6, #1
 800504c:	4456      	add	r6, sl
 800504e:	2700      	movs	r7, #0
 8005050:	9902      	ldr	r1, [sp, #8]
 8005052:	9300      	str	r3, [sp, #0]
 8005054:	2201      	movs	r2, #1
 8005056:	4648      	mov	r0, r9
 8005058:	f000 fb50 	bl	80056fc <__lshift>
 800505c:	4621      	mov	r1, r4
 800505e:	9002      	str	r0, [sp, #8]
 8005060:	f000 fbb8 	bl	80057d4 <__mcmp>
 8005064:	2800      	cmp	r0, #0
 8005066:	dcb4      	bgt.n	8004fd2 <_dtoa_r+0xa82>
 8005068:	d102      	bne.n	8005070 <_dtoa_r+0xb20>
 800506a:	9b00      	ldr	r3, [sp, #0]
 800506c:	07db      	lsls	r3, r3, #31
 800506e:	d4b0      	bmi.n	8004fd2 <_dtoa_r+0xa82>
 8005070:	4633      	mov	r3, r6
 8005072:	461e      	mov	r6, r3
 8005074:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005078:	2a30      	cmp	r2, #48	@ 0x30
 800507a:	d0fa      	beq.n	8005072 <_dtoa_r+0xb22>
 800507c:	e4b5      	b.n	80049ea <_dtoa_r+0x49a>
 800507e:	459a      	cmp	sl, r3
 8005080:	d1a8      	bne.n	8004fd4 <_dtoa_r+0xa84>
 8005082:	2331      	movs	r3, #49	@ 0x31
 8005084:	f108 0801 	add.w	r8, r8, #1
 8005088:	f88a 3000 	strb.w	r3, [sl]
 800508c:	e4ad      	b.n	80049ea <_dtoa_r+0x49a>
 800508e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005090:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80050ec <_dtoa_r+0xb9c>
 8005094:	b11b      	cbz	r3, 800509e <_dtoa_r+0xb4e>
 8005096:	f10a 0308 	add.w	r3, sl, #8
 800509a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800509c:	6013      	str	r3, [r2, #0]
 800509e:	4650      	mov	r0, sl
 80050a0:	b017      	add	sp, #92	@ 0x5c
 80050a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050a6:	9b07      	ldr	r3, [sp, #28]
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	f77f ae2e 	ble.w	8004d0a <_dtoa_r+0x7ba>
 80050ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80050b0:	9308      	str	r3, [sp, #32]
 80050b2:	2001      	movs	r0, #1
 80050b4:	e64d      	b.n	8004d52 <_dtoa_r+0x802>
 80050b6:	f1bb 0f00 	cmp.w	fp, #0
 80050ba:	f77f aed9 	ble.w	8004e70 <_dtoa_r+0x920>
 80050be:	4656      	mov	r6, sl
 80050c0:	9802      	ldr	r0, [sp, #8]
 80050c2:	4621      	mov	r1, r4
 80050c4:	f7ff f9b9 	bl	800443a <quorem>
 80050c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80050cc:	f806 3b01 	strb.w	r3, [r6], #1
 80050d0:	eba6 020a 	sub.w	r2, r6, sl
 80050d4:	4593      	cmp	fp, r2
 80050d6:	ddb4      	ble.n	8005042 <_dtoa_r+0xaf2>
 80050d8:	9902      	ldr	r1, [sp, #8]
 80050da:	2300      	movs	r3, #0
 80050dc:	220a      	movs	r2, #10
 80050de:	4648      	mov	r0, r9
 80050e0:	f000 f968 	bl	80053b4 <__multadd>
 80050e4:	9002      	str	r0, [sp, #8]
 80050e6:	e7eb      	b.n	80050c0 <_dtoa_r+0xb70>
 80050e8:	080061e7 	.word	0x080061e7
 80050ec:	0800616b 	.word	0x0800616b

080050f0 <_free_r>:
 80050f0:	b538      	push	{r3, r4, r5, lr}
 80050f2:	4605      	mov	r5, r0
 80050f4:	2900      	cmp	r1, #0
 80050f6:	d041      	beq.n	800517c <_free_r+0x8c>
 80050f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050fc:	1f0c      	subs	r4, r1, #4
 80050fe:	2b00      	cmp	r3, #0
 8005100:	bfb8      	it	lt
 8005102:	18e4      	addlt	r4, r4, r3
 8005104:	f000 f8e8 	bl	80052d8 <__malloc_lock>
 8005108:	4a1d      	ldr	r2, [pc, #116]	@ (8005180 <_free_r+0x90>)
 800510a:	6813      	ldr	r3, [r2, #0]
 800510c:	b933      	cbnz	r3, 800511c <_free_r+0x2c>
 800510e:	6063      	str	r3, [r4, #4]
 8005110:	6014      	str	r4, [r2, #0]
 8005112:	4628      	mov	r0, r5
 8005114:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005118:	f000 b8e4 	b.w	80052e4 <__malloc_unlock>
 800511c:	42a3      	cmp	r3, r4
 800511e:	d908      	bls.n	8005132 <_free_r+0x42>
 8005120:	6820      	ldr	r0, [r4, #0]
 8005122:	1821      	adds	r1, r4, r0
 8005124:	428b      	cmp	r3, r1
 8005126:	bf01      	itttt	eq
 8005128:	6819      	ldreq	r1, [r3, #0]
 800512a:	685b      	ldreq	r3, [r3, #4]
 800512c:	1809      	addeq	r1, r1, r0
 800512e:	6021      	streq	r1, [r4, #0]
 8005130:	e7ed      	b.n	800510e <_free_r+0x1e>
 8005132:	461a      	mov	r2, r3
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	b10b      	cbz	r3, 800513c <_free_r+0x4c>
 8005138:	42a3      	cmp	r3, r4
 800513a:	d9fa      	bls.n	8005132 <_free_r+0x42>
 800513c:	6811      	ldr	r1, [r2, #0]
 800513e:	1850      	adds	r0, r2, r1
 8005140:	42a0      	cmp	r0, r4
 8005142:	d10b      	bne.n	800515c <_free_r+0x6c>
 8005144:	6820      	ldr	r0, [r4, #0]
 8005146:	4401      	add	r1, r0
 8005148:	1850      	adds	r0, r2, r1
 800514a:	4283      	cmp	r3, r0
 800514c:	6011      	str	r1, [r2, #0]
 800514e:	d1e0      	bne.n	8005112 <_free_r+0x22>
 8005150:	6818      	ldr	r0, [r3, #0]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	6053      	str	r3, [r2, #4]
 8005156:	4408      	add	r0, r1
 8005158:	6010      	str	r0, [r2, #0]
 800515a:	e7da      	b.n	8005112 <_free_r+0x22>
 800515c:	d902      	bls.n	8005164 <_free_r+0x74>
 800515e:	230c      	movs	r3, #12
 8005160:	602b      	str	r3, [r5, #0]
 8005162:	e7d6      	b.n	8005112 <_free_r+0x22>
 8005164:	6820      	ldr	r0, [r4, #0]
 8005166:	1821      	adds	r1, r4, r0
 8005168:	428b      	cmp	r3, r1
 800516a:	bf04      	itt	eq
 800516c:	6819      	ldreq	r1, [r3, #0]
 800516e:	685b      	ldreq	r3, [r3, #4]
 8005170:	6063      	str	r3, [r4, #4]
 8005172:	bf04      	itt	eq
 8005174:	1809      	addeq	r1, r1, r0
 8005176:	6021      	streq	r1, [r4, #0]
 8005178:	6054      	str	r4, [r2, #4]
 800517a:	e7ca      	b.n	8005112 <_free_r+0x22>
 800517c:	bd38      	pop	{r3, r4, r5, pc}
 800517e:	bf00      	nop
 8005180:	20000634 	.word	0x20000634

08005184 <malloc>:
 8005184:	4b02      	ldr	r3, [pc, #8]	@ (8005190 <malloc+0xc>)
 8005186:	4601      	mov	r1, r0
 8005188:	6818      	ldr	r0, [r3, #0]
 800518a:	f000 b825 	b.w	80051d8 <_malloc_r>
 800518e:	bf00      	nop
 8005190:	2000000c 	.word	0x2000000c

08005194 <sbrk_aligned>:
 8005194:	b570      	push	{r4, r5, r6, lr}
 8005196:	4e0f      	ldr	r6, [pc, #60]	@ (80051d4 <sbrk_aligned+0x40>)
 8005198:	460c      	mov	r4, r1
 800519a:	6831      	ldr	r1, [r6, #0]
 800519c:	4605      	mov	r5, r0
 800519e:	b911      	cbnz	r1, 80051a6 <sbrk_aligned+0x12>
 80051a0:	f000 fde6 	bl	8005d70 <_sbrk_r>
 80051a4:	6030      	str	r0, [r6, #0]
 80051a6:	4621      	mov	r1, r4
 80051a8:	4628      	mov	r0, r5
 80051aa:	f000 fde1 	bl	8005d70 <_sbrk_r>
 80051ae:	1c43      	adds	r3, r0, #1
 80051b0:	d103      	bne.n	80051ba <sbrk_aligned+0x26>
 80051b2:	f04f 34ff 	mov.w	r4, #4294967295
 80051b6:	4620      	mov	r0, r4
 80051b8:	bd70      	pop	{r4, r5, r6, pc}
 80051ba:	1cc4      	adds	r4, r0, #3
 80051bc:	f024 0403 	bic.w	r4, r4, #3
 80051c0:	42a0      	cmp	r0, r4
 80051c2:	d0f8      	beq.n	80051b6 <sbrk_aligned+0x22>
 80051c4:	1a21      	subs	r1, r4, r0
 80051c6:	4628      	mov	r0, r5
 80051c8:	f000 fdd2 	bl	8005d70 <_sbrk_r>
 80051cc:	3001      	adds	r0, #1
 80051ce:	d1f2      	bne.n	80051b6 <sbrk_aligned+0x22>
 80051d0:	e7ef      	b.n	80051b2 <sbrk_aligned+0x1e>
 80051d2:	bf00      	nop
 80051d4:	20000630 	.word	0x20000630

080051d8 <_malloc_r>:
 80051d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051dc:	1ccd      	adds	r5, r1, #3
 80051de:	f025 0503 	bic.w	r5, r5, #3
 80051e2:	3508      	adds	r5, #8
 80051e4:	2d0c      	cmp	r5, #12
 80051e6:	bf38      	it	cc
 80051e8:	250c      	movcc	r5, #12
 80051ea:	2d00      	cmp	r5, #0
 80051ec:	4606      	mov	r6, r0
 80051ee:	db01      	blt.n	80051f4 <_malloc_r+0x1c>
 80051f0:	42a9      	cmp	r1, r5
 80051f2:	d904      	bls.n	80051fe <_malloc_r+0x26>
 80051f4:	230c      	movs	r3, #12
 80051f6:	6033      	str	r3, [r6, #0]
 80051f8:	2000      	movs	r0, #0
 80051fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80052d4 <_malloc_r+0xfc>
 8005202:	f000 f869 	bl	80052d8 <__malloc_lock>
 8005206:	f8d8 3000 	ldr.w	r3, [r8]
 800520a:	461c      	mov	r4, r3
 800520c:	bb44      	cbnz	r4, 8005260 <_malloc_r+0x88>
 800520e:	4629      	mov	r1, r5
 8005210:	4630      	mov	r0, r6
 8005212:	f7ff ffbf 	bl	8005194 <sbrk_aligned>
 8005216:	1c43      	adds	r3, r0, #1
 8005218:	4604      	mov	r4, r0
 800521a:	d158      	bne.n	80052ce <_malloc_r+0xf6>
 800521c:	f8d8 4000 	ldr.w	r4, [r8]
 8005220:	4627      	mov	r7, r4
 8005222:	2f00      	cmp	r7, #0
 8005224:	d143      	bne.n	80052ae <_malloc_r+0xd6>
 8005226:	2c00      	cmp	r4, #0
 8005228:	d04b      	beq.n	80052c2 <_malloc_r+0xea>
 800522a:	6823      	ldr	r3, [r4, #0]
 800522c:	4639      	mov	r1, r7
 800522e:	4630      	mov	r0, r6
 8005230:	eb04 0903 	add.w	r9, r4, r3
 8005234:	f000 fd9c 	bl	8005d70 <_sbrk_r>
 8005238:	4581      	cmp	r9, r0
 800523a:	d142      	bne.n	80052c2 <_malloc_r+0xea>
 800523c:	6821      	ldr	r1, [r4, #0]
 800523e:	1a6d      	subs	r5, r5, r1
 8005240:	4629      	mov	r1, r5
 8005242:	4630      	mov	r0, r6
 8005244:	f7ff ffa6 	bl	8005194 <sbrk_aligned>
 8005248:	3001      	adds	r0, #1
 800524a:	d03a      	beq.n	80052c2 <_malloc_r+0xea>
 800524c:	6823      	ldr	r3, [r4, #0]
 800524e:	442b      	add	r3, r5
 8005250:	6023      	str	r3, [r4, #0]
 8005252:	f8d8 3000 	ldr.w	r3, [r8]
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	bb62      	cbnz	r2, 80052b4 <_malloc_r+0xdc>
 800525a:	f8c8 7000 	str.w	r7, [r8]
 800525e:	e00f      	b.n	8005280 <_malloc_r+0xa8>
 8005260:	6822      	ldr	r2, [r4, #0]
 8005262:	1b52      	subs	r2, r2, r5
 8005264:	d420      	bmi.n	80052a8 <_malloc_r+0xd0>
 8005266:	2a0b      	cmp	r2, #11
 8005268:	d917      	bls.n	800529a <_malloc_r+0xc2>
 800526a:	1961      	adds	r1, r4, r5
 800526c:	42a3      	cmp	r3, r4
 800526e:	6025      	str	r5, [r4, #0]
 8005270:	bf18      	it	ne
 8005272:	6059      	strne	r1, [r3, #4]
 8005274:	6863      	ldr	r3, [r4, #4]
 8005276:	bf08      	it	eq
 8005278:	f8c8 1000 	streq.w	r1, [r8]
 800527c:	5162      	str	r2, [r4, r5]
 800527e:	604b      	str	r3, [r1, #4]
 8005280:	4630      	mov	r0, r6
 8005282:	f000 f82f 	bl	80052e4 <__malloc_unlock>
 8005286:	f104 000b 	add.w	r0, r4, #11
 800528a:	1d23      	adds	r3, r4, #4
 800528c:	f020 0007 	bic.w	r0, r0, #7
 8005290:	1ac2      	subs	r2, r0, r3
 8005292:	bf1c      	itt	ne
 8005294:	1a1b      	subne	r3, r3, r0
 8005296:	50a3      	strne	r3, [r4, r2]
 8005298:	e7af      	b.n	80051fa <_malloc_r+0x22>
 800529a:	6862      	ldr	r2, [r4, #4]
 800529c:	42a3      	cmp	r3, r4
 800529e:	bf0c      	ite	eq
 80052a0:	f8c8 2000 	streq.w	r2, [r8]
 80052a4:	605a      	strne	r2, [r3, #4]
 80052a6:	e7eb      	b.n	8005280 <_malloc_r+0xa8>
 80052a8:	4623      	mov	r3, r4
 80052aa:	6864      	ldr	r4, [r4, #4]
 80052ac:	e7ae      	b.n	800520c <_malloc_r+0x34>
 80052ae:	463c      	mov	r4, r7
 80052b0:	687f      	ldr	r7, [r7, #4]
 80052b2:	e7b6      	b.n	8005222 <_malloc_r+0x4a>
 80052b4:	461a      	mov	r2, r3
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	42a3      	cmp	r3, r4
 80052ba:	d1fb      	bne.n	80052b4 <_malloc_r+0xdc>
 80052bc:	2300      	movs	r3, #0
 80052be:	6053      	str	r3, [r2, #4]
 80052c0:	e7de      	b.n	8005280 <_malloc_r+0xa8>
 80052c2:	230c      	movs	r3, #12
 80052c4:	6033      	str	r3, [r6, #0]
 80052c6:	4630      	mov	r0, r6
 80052c8:	f000 f80c 	bl	80052e4 <__malloc_unlock>
 80052cc:	e794      	b.n	80051f8 <_malloc_r+0x20>
 80052ce:	6005      	str	r5, [r0, #0]
 80052d0:	e7d6      	b.n	8005280 <_malloc_r+0xa8>
 80052d2:	bf00      	nop
 80052d4:	20000634 	.word	0x20000634

080052d8 <__malloc_lock>:
 80052d8:	4801      	ldr	r0, [pc, #4]	@ (80052e0 <__malloc_lock+0x8>)
 80052da:	f7ff b89e 	b.w	800441a <__retarget_lock_acquire_recursive>
 80052de:	bf00      	nop
 80052e0:	2000062c 	.word	0x2000062c

080052e4 <__malloc_unlock>:
 80052e4:	4801      	ldr	r0, [pc, #4]	@ (80052ec <__malloc_unlock+0x8>)
 80052e6:	f7ff b899 	b.w	800441c <__retarget_lock_release_recursive>
 80052ea:	bf00      	nop
 80052ec:	2000062c 	.word	0x2000062c

080052f0 <_Balloc>:
 80052f0:	b570      	push	{r4, r5, r6, lr}
 80052f2:	69c6      	ldr	r6, [r0, #28]
 80052f4:	4604      	mov	r4, r0
 80052f6:	460d      	mov	r5, r1
 80052f8:	b976      	cbnz	r6, 8005318 <_Balloc+0x28>
 80052fa:	2010      	movs	r0, #16
 80052fc:	f7ff ff42 	bl	8005184 <malloc>
 8005300:	4602      	mov	r2, r0
 8005302:	61e0      	str	r0, [r4, #28]
 8005304:	b920      	cbnz	r0, 8005310 <_Balloc+0x20>
 8005306:	4b18      	ldr	r3, [pc, #96]	@ (8005368 <_Balloc+0x78>)
 8005308:	4818      	ldr	r0, [pc, #96]	@ (800536c <_Balloc+0x7c>)
 800530a:	216b      	movs	r1, #107	@ 0x6b
 800530c:	f000 fd40 	bl	8005d90 <__assert_func>
 8005310:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005314:	6006      	str	r6, [r0, #0]
 8005316:	60c6      	str	r6, [r0, #12]
 8005318:	69e6      	ldr	r6, [r4, #28]
 800531a:	68f3      	ldr	r3, [r6, #12]
 800531c:	b183      	cbz	r3, 8005340 <_Balloc+0x50>
 800531e:	69e3      	ldr	r3, [r4, #28]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005326:	b9b8      	cbnz	r0, 8005358 <_Balloc+0x68>
 8005328:	2101      	movs	r1, #1
 800532a:	fa01 f605 	lsl.w	r6, r1, r5
 800532e:	1d72      	adds	r2, r6, #5
 8005330:	0092      	lsls	r2, r2, #2
 8005332:	4620      	mov	r0, r4
 8005334:	f000 fd4a 	bl	8005dcc <_calloc_r>
 8005338:	b160      	cbz	r0, 8005354 <_Balloc+0x64>
 800533a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800533e:	e00e      	b.n	800535e <_Balloc+0x6e>
 8005340:	2221      	movs	r2, #33	@ 0x21
 8005342:	2104      	movs	r1, #4
 8005344:	4620      	mov	r0, r4
 8005346:	f000 fd41 	bl	8005dcc <_calloc_r>
 800534a:	69e3      	ldr	r3, [r4, #28]
 800534c:	60f0      	str	r0, [r6, #12]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d1e4      	bne.n	800531e <_Balloc+0x2e>
 8005354:	2000      	movs	r0, #0
 8005356:	bd70      	pop	{r4, r5, r6, pc}
 8005358:	6802      	ldr	r2, [r0, #0]
 800535a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800535e:	2300      	movs	r3, #0
 8005360:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005364:	e7f7      	b.n	8005356 <_Balloc+0x66>
 8005366:	bf00      	nop
 8005368:	08006178 	.word	0x08006178
 800536c:	080061f8 	.word	0x080061f8

08005370 <_Bfree>:
 8005370:	b570      	push	{r4, r5, r6, lr}
 8005372:	69c6      	ldr	r6, [r0, #28]
 8005374:	4605      	mov	r5, r0
 8005376:	460c      	mov	r4, r1
 8005378:	b976      	cbnz	r6, 8005398 <_Bfree+0x28>
 800537a:	2010      	movs	r0, #16
 800537c:	f7ff ff02 	bl	8005184 <malloc>
 8005380:	4602      	mov	r2, r0
 8005382:	61e8      	str	r0, [r5, #28]
 8005384:	b920      	cbnz	r0, 8005390 <_Bfree+0x20>
 8005386:	4b09      	ldr	r3, [pc, #36]	@ (80053ac <_Bfree+0x3c>)
 8005388:	4809      	ldr	r0, [pc, #36]	@ (80053b0 <_Bfree+0x40>)
 800538a:	218f      	movs	r1, #143	@ 0x8f
 800538c:	f000 fd00 	bl	8005d90 <__assert_func>
 8005390:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005394:	6006      	str	r6, [r0, #0]
 8005396:	60c6      	str	r6, [r0, #12]
 8005398:	b13c      	cbz	r4, 80053aa <_Bfree+0x3a>
 800539a:	69eb      	ldr	r3, [r5, #28]
 800539c:	6862      	ldr	r2, [r4, #4]
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80053a4:	6021      	str	r1, [r4, #0]
 80053a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80053aa:	bd70      	pop	{r4, r5, r6, pc}
 80053ac:	08006178 	.word	0x08006178
 80053b0:	080061f8 	.word	0x080061f8

080053b4 <__multadd>:
 80053b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053b8:	690d      	ldr	r5, [r1, #16]
 80053ba:	4607      	mov	r7, r0
 80053bc:	460c      	mov	r4, r1
 80053be:	461e      	mov	r6, r3
 80053c0:	f101 0c14 	add.w	ip, r1, #20
 80053c4:	2000      	movs	r0, #0
 80053c6:	f8dc 3000 	ldr.w	r3, [ip]
 80053ca:	b299      	uxth	r1, r3
 80053cc:	fb02 6101 	mla	r1, r2, r1, r6
 80053d0:	0c1e      	lsrs	r6, r3, #16
 80053d2:	0c0b      	lsrs	r3, r1, #16
 80053d4:	fb02 3306 	mla	r3, r2, r6, r3
 80053d8:	b289      	uxth	r1, r1
 80053da:	3001      	adds	r0, #1
 80053dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80053e0:	4285      	cmp	r5, r0
 80053e2:	f84c 1b04 	str.w	r1, [ip], #4
 80053e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80053ea:	dcec      	bgt.n	80053c6 <__multadd+0x12>
 80053ec:	b30e      	cbz	r6, 8005432 <__multadd+0x7e>
 80053ee:	68a3      	ldr	r3, [r4, #8]
 80053f0:	42ab      	cmp	r3, r5
 80053f2:	dc19      	bgt.n	8005428 <__multadd+0x74>
 80053f4:	6861      	ldr	r1, [r4, #4]
 80053f6:	4638      	mov	r0, r7
 80053f8:	3101      	adds	r1, #1
 80053fa:	f7ff ff79 	bl	80052f0 <_Balloc>
 80053fe:	4680      	mov	r8, r0
 8005400:	b928      	cbnz	r0, 800540e <__multadd+0x5a>
 8005402:	4602      	mov	r2, r0
 8005404:	4b0c      	ldr	r3, [pc, #48]	@ (8005438 <__multadd+0x84>)
 8005406:	480d      	ldr	r0, [pc, #52]	@ (800543c <__multadd+0x88>)
 8005408:	21ba      	movs	r1, #186	@ 0xba
 800540a:	f000 fcc1 	bl	8005d90 <__assert_func>
 800540e:	6922      	ldr	r2, [r4, #16]
 8005410:	3202      	adds	r2, #2
 8005412:	f104 010c 	add.w	r1, r4, #12
 8005416:	0092      	lsls	r2, r2, #2
 8005418:	300c      	adds	r0, #12
 800541a:	f7ff f800 	bl	800441e <memcpy>
 800541e:	4621      	mov	r1, r4
 8005420:	4638      	mov	r0, r7
 8005422:	f7ff ffa5 	bl	8005370 <_Bfree>
 8005426:	4644      	mov	r4, r8
 8005428:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800542c:	3501      	adds	r5, #1
 800542e:	615e      	str	r6, [r3, #20]
 8005430:	6125      	str	r5, [r4, #16]
 8005432:	4620      	mov	r0, r4
 8005434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005438:	080061e7 	.word	0x080061e7
 800543c:	080061f8 	.word	0x080061f8

08005440 <__hi0bits>:
 8005440:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005444:	4603      	mov	r3, r0
 8005446:	bf36      	itet	cc
 8005448:	0403      	lslcc	r3, r0, #16
 800544a:	2000      	movcs	r0, #0
 800544c:	2010      	movcc	r0, #16
 800544e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005452:	bf3c      	itt	cc
 8005454:	021b      	lslcc	r3, r3, #8
 8005456:	3008      	addcc	r0, #8
 8005458:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800545c:	bf3c      	itt	cc
 800545e:	011b      	lslcc	r3, r3, #4
 8005460:	3004      	addcc	r0, #4
 8005462:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005466:	bf3c      	itt	cc
 8005468:	009b      	lslcc	r3, r3, #2
 800546a:	3002      	addcc	r0, #2
 800546c:	2b00      	cmp	r3, #0
 800546e:	db05      	blt.n	800547c <__hi0bits+0x3c>
 8005470:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005474:	f100 0001 	add.w	r0, r0, #1
 8005478:	bf08      	it	eq
 800547a:	2020      	moveq	r0, #32
 800547c:	4770      	bx	lr

0800547e <__lo0bits>:
 800547e:	6803      	ldr	r3, [r0, #0]
 8005480:	4602      	mov	r2, r0
 8005482:	f013 0007 	ands.w	r0, r3, #7
 8005486:	d00b      	beq.n	80054a0 <__lo0bits+0x22>
 8005488:	07d9      	lsls	r1, r3, #31
 800548a:	d421      	bmi.n	80054d0 <__lo0bits+0x52>
 800548c:	0798      	lsls	r0, r3, #30
 800548e:	bf49      	itett	mi
 8005490:	085b      	lsrmi	r3, r3, #1
 8005492:	089b      	lsrpl	r3, r3, #2
 8005494:	2001      	movmi	r0, #1
 8005496:	6013      	strmi	r3, [r2, #0]
 8005498:	bf5c      	itt	pl
 800549a:	6013      	strpl	r3, [r2, #0]
 800549c:	2002      	movpl	r0, #2
 800549e:	4770      	bx	lr
 80054a0:	b299      	uxth	r1, r3
 80054a2:	b909      	cbnz	r1, 80054a8 <__lo0bits+0x2a>
 80054a4:	0c1b      	lsrs	r3, r3, #16
 80054a6:	2010      	movs	r0, #16
 80054a8:	b2d9      	uxtb	r1, r3
 80054aa:	b909      	cbnz	r1, 80054b0 <__lo0bits+0x32>
 80054ac:	3008      	adds	r0, #8
 80054ae:	0a1b      	lsrs	r3, r3, #8
 80054b0:	0719      	lsls	r1, r3, #28
 80054b2:	bf04      	itt	eq
 80054b4:	091b      	lsreq	r3, r3, #4
 80054b6:	3004      	addeq	r0, #4
 80054b8:	0799      	lsls	r1, r3, #30
 80054ba:	bf04      	itt	eq
 80054bc:	089b      	lsreq	r3, r3, #2
 80054be:	3002      	addeq	r0, #2
 80054c0:	07d9      	lsls	r1, r3, #31
 80054c2:	d403      	bmi.n	80054cc <__lo0bits+0x4e>
 80054c4:	085b      	lsrs	r3, r3, #1
 80054c6:	f100 0001 	add.w	r0, r0, #1
 80054ca:	d003      	beq.n	80054d4 <__lo0bits+0x56>
 80054cc:	6013      	str	r3, [r2, #0]
 80054ce:	4770      	bx	lr
 80054d0:	2000      	movs	r0, #0
 80054d2:	4770      	bx	lr
 80054d4:	2020      	movs	r0, #32
 80054d6:	4770      	bx	lr

080054d8 <__i2b>:
 80054d8:	b510      	push	{r4, lr}
 80054da:	460c      	mov	r4, r1
 80054dc:	2101      	movs	r1, #1
 80054de:	f7ff ff07 	bl	80052f0 <_Balloc>
 80054e2:	4602      	mov	r2, r0
 80054e4:	b928      	cbnz	r0, 80054f2 <__i2b+0x1a>
 80054e6:	4b05      	ldr	r3, [pc, #20]	@ (80054fc <__i2b+0x24>)
 80054e8:	4805      	ldr	r0, [pc, #20]	@ (8005500 <__i2b+0x28>)
 80054ea:	f240 1145 	movw	r1, #325	@ 0x145
 80054ee:	f000 fc4f 	bl	8005d90 <__assert_func>
 80054f2:	2301      	movs	r3, #1
 80054f4:	6144      	str	r4, [r0, #20]
 80054f6:	6103      	str	r3, [r0, #16]
 80054f8:	bd10      	pop	{r4, pc}
 80054fa:	bf00      	nop
 80054fc:	080061e7 	.word	0x080061e7
 8005500:	080061f8 	.word	0x080061f8

08005504 <__multiply>:
 8005504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005508:	4617      	mov	r7, r2
 800550a:	690a      	ldr	r2, [r1, #16]
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	429a      	cmp	r2, r3
 8005510:	bfa8      	it	ge
 8005512:	463b      	movge	r3, r7
 8005514:	4689      	mov	r9, r1
 8005516:	bfa4      	itt	ge
 8005518:	460f      	movge	r7, r1
 800551a:	4699      	movge	r9, r3
 800551c:	693d      	ldr	r5, [r7, #16]
 800551e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	6879      	ldr	r1, [r7, #4]
 8005526:	eb05 060a 	add.w	r6, r5, sl
 800552a:	42b3      	cmp	r3, r6
 800552c:	b085      	sub	sp, #20
 800552e:	bfb8      	it	lt
 8005530:	3101      	addlt	r1, #1
 8005532:	f7ff fedd 	bl	80052f0 <_Balloc>
 8005536:	b930      	cbnz	r0, 8005546 <__multiply+0x42>
 8005538:	4602      	mov	r2, r0
 800553a:	4b41      	ldr	r3, [pc, #260]	@ (8005640 <__multiply+0x13c>)
 800553c:	4841      	ldr	r0, [pc, #260]	@ (8005644 <__multiply+0x140>)
 800553e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005542:	f000 fc25 	bl	8005d90 <__assert_func>
 8005546:	f100 0414 	add.w	r4, r0, #20
 800554a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800554e:	4623      	mov	r3, r4
 8005550:	2200      	movs	r2, #0
 8005552:	4573      	cmp	r3, lr
 8005554:	d320      	bcc.n	8005598 <__multiply+0x94>
 8005556:	f107 0814 	add.w	r8, r7, #20
 800555a:	f109 0114 	add.w	r1, r9, #20
 800555e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005562:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005566:	9302      	str	r3, [sp, #8]
 8005568:	1beb      	subs	r3, r5, r7
 800556a:	3b15      	subs	r3, #21
 800556c:	f023 0303 	bic.w	r3, r3, #3
 8005570:	3304      	adds	r3, #4
 8005572:	3715      	adds	r7, #21
 8005574:	42bd      	cmp	r5, r7
 8005576:	bf38      	it	cc
 8005578:	2304      	movcc	r3, #4
 800557a:	9301      	str	r3, [sp, #4]
 800557c:	9b02      	ldr	r3, [sp, #8]
 800557e:	9103      	str	r1, [sp, #12]
 8005580:	428b      	cmp	r3, r1
 8005582:	d80c      	bhi.n	800559e <__multiply+0x9a>
 8005584:	2e00      	cmp	r6, #0
 8005586:	dd03      	ble.n	8005590 <__multiply+0x8c>
 8005588:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800558c:	2b00      	cmp	r3, #0
 800558e:	d055      	beq.n	800563c <__multiply+0x138>
 8005590:	6106      	str	r6, [r0, #16]
 8005592:	b005      	add	sp, #20
 8005594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005598:	f843 2b04 	str.w	r2, [r3], #4
 800559c:	e7d9      	b.n	8005552 <__multiply+0x4e>
 800559e:	f8b1 a000 	ldrh.w	sl, [r1]
 80055a2:	f1ba 0f00 	cmp.w	sl, #0
 80055a6:	d01f      	beq.n	80055e8 <__multiply+0xe4>
 80055a8:	46c4      	mov	ip, r8
 80055aa:	46a1      	mov	r9, r4
 80055ac:	2700      	movs	r7, #0
 80055ae:	f85c 2b04 	ldr.w	r2, [ip], #4
 80055b2:	f8d9 3000 	ldr.w	r3, [r9]
 80055b6:	fa1f fb82 	uxth.w	fp, r2
 80055ba:	b29b      	uxth	r3, r3
 80055bc:	fb0a 330b 	mla	r3, sl, fp, r3
 80055c0:	443b      	add	r3, r7
 80055c2:	f8d9 7000 	ldr.w	r7, [r9]
 80055c6:	0c12      	lsrs	r2, r2, #16
 80055c8:	0c3f      	lsrs	r7, r7, #16
 80055ca:	fb0a 7202 	mla	r2, sl, r2, r7
 80055ce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80055d8:	4565      	cmp	r5, ip
 80055da:	f849 3b04 	str.w	r3, [r9], #4
 80055de:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80055e2:	d8e4      	bhi.n	80055ae <__multiply+0xaa>
 80055e4:	9b01      	ldr	r3, [sp, #4]
 80055e6:	50e7      	str	r7, [r4, r3]
 80055e8:	9b03      	ldr	r3, [sp, #12]
 80055ea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80055ee:	3104      	adds	r1, #4
 80055f0:	f1b9 0f00 	cmp.w	r9, #0
 80055f4:	d020      	beq.n	8005638 <__multiply+0x134>
 80055f6:	6823      	ldr	r3, [r4, #0]
 80055f8:	4647      	mov	r7, r8
 80055fa:	46a4      	mov	ip, r4
 80055fc:	f04f 0a00 	mov.w	sl, #0
 8005600:	f8b7 b000 	ldrh.w	fp, [r7]
 8005604:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005608:	fb09 220b 	mla	r2, r9, fp, r2
 800560c:	4452      	add	r2, sl
 800560e:	b29b      	uxth	r3, r3
 8005610:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005614:	f84c 3b04 	str.w	r3, [ip], #4
 8005618:	f857 3b04 	ldr.w	r3, [r7], #4
 800561c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005620:	f8bc 3000 	ldrh.w	r3, [ip]
 8005624:	fb09 330a 	mla	r3, r9, sl, r3
 8005628:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800562c:	42bd      	cmp	r5, r7
 800562e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005632:	d8e5      	bhi.n	8005600 <__multiply+0xfc>
 8005634:	9a01      	ldr	r2, [sp, #4]
 8005636:	50a3      	str	r3, [r4, r2]
 8005638:	3404      	adds	r4, #4
 800563a:	e79f      	b.n	800557c <__multiply+0x78>
 800563c:	3e01      	subs	r6, #1
 800563e:	e7a1      	b.n	8005584 <__multiply+0x80>
 8005640:	080061e7 	.word	0x080061e7
 8005644:	080061f8 	.word	0x080061f8

08005648 <__pow5mult>:
 8005648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800564c:	4615      	mov	r5, r2
 800564e:	f012 0203 	ands.w	r2, r2, #3
 8005652:	4607      	mov	r7, r0
 8005654:	460e      	mov	r6, r1
 8005656:	d007      	beq.n	8005668 <__pow5mult+0x20>
 8005658:	4c25      	ldr	r4, [pc, #148]	@ (80056f0 <__pow5mult+0xa8>)
 800565a:	3a01      	subs	r2, #1
 800565c:	2300      	movs	r3, #0
 800565e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005662:	f7ff fea7 	bl	80053b4 <__multadd>
 8005666:	4606      	mov	r6, r0
 8005668:	10ad      	asrs	r5, r5, #2
 800566a:	d03d      	beq.n	80056e8 <__pow5mult+0xa0>
 800566c:	69fc      	ldr	r4, [r7, #28]
 800566e:	b97c      	cbnz	r4, 8005690 <__pow5mult+0x48>
 8005670:	2010      	movs	r0, #16
 8005672:	f7ff fd87 	bl	8005184 <malloc>
 8005676:	4602      	mov	r2, r0
 8005678:	61f8      	str	r0, [r7, #28]
 800567a:	b928      	cbnz	r0, 8005688 <__pow5mult+0x40>
 800567c:	4b1d      	ldr	r3, [pc, #116]	@ (80056f4 <__pow5mult+0xac>)
 800567e:	481e      	ldr	r0, [pc, #120]	@ (80056f8 <__pow5mult+0xb0>)
 8005680:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005684:	f000 fb84 	bl	8005d90 <__assert_func>
 8005688:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800568c:	6004      	str	r4, [r0, #0]
 800568e:	60c4      	str	r4, [r0, #12]
 8005690:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005694:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005698:	b94c      	cbnz	r4, 80056ae <__pow5mult+0x66>
 800569a:	f240 2171 	movw	r1, #625	@ 0x271
 800569e:	4638      	mov	r0, r7
 80056a0:	f7ff ff1a 	bl	80054d8 <__i2b>
 80056a4:	2300      	movs	r3, #0
 80056a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80056aa:	4604      	mov	r4, r0
 80056ac:	6003      	str	r3, [r0, #0]
 80056ae:	f04f 0900 	mov.w	r9, #0
 80056b2:	07eb      	lsls	r3, r5, #31
 80056b4:	d50a      	bpl.n	80056cc <__pow5mult+0x84>
 80056b6:	4631      	mov	r1, r6
 80056b8:	4622      	mov	r2, r4
 80056ba:	4638      	mov	r0, r7
 80056bc:	f7ff ff22 	bl	8005504 <__multiply>
 80056c0:	4631      	mov	r1, r6
 80056c2:	4680      	mov	r8, r0
 80056c4:	4638      	mov	r0, r7
 80056c6:	f7ff fe53 	bl	8005370 <_Bfree>
 80056ca:	4646      	mov	r6, r8
 80056cc:	106d      	asrs	r5, r5, #1
 80056ce:	d00b      	beq.n	80056e8 <__pow5mult+0xa0>
 80056d0:	6820      	ldr	r0, [r4, #0]
 80056d2:	b938      	cbnz	r0, 80056e4 <__pow5mult+0x9c>
 80056d4:	4622      	mov	r2, r4
 80056d6:	4621      	mov	r1, r4
 80056d8:	4638      	mov	r0, r7
 80056da:	f7ff ff13 	bl	8005504 <__multiply>
 80056de:	6020      	str	r0, [r4, #0]
 80056e0:	f8c0 9000 	str.w	r9, [r0]
 80056e4:	4604      	mov	r4, r0
 80056e6:	e7e4      	b.n	80056b2 <__pow5mult+0x6a>
 80056e8:	4630      	mov	r0, r6
 80056ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056ee:	bf00      	nop
 80056f0:	080062a8 	.word	0x080062a8
 80056f4:	08006178 	.word	0x08006178
 80056f8:	080061f8 	.word	0x080061f8

080056fc <__lshift>:
 80056fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005700:	460c      	mov	r4, r1
 8005702:	6849      	ldr	r1, [r1, #4]
 8005704:	6923      	ldr	r3, [r4, #16]
 8005706:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800570a:	68a3      	ldr	r3, [r4, #8]
 800570c:	4607      	mov	r7, r0
 800570e:	4691      	mov	r9, r2
 8005710:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005714:	f108 0601 	add.w	r6, r8, #1
 8005718:	42b3      	cmp	r3, r6
 800571a:	db0b      	blt.n	8005734 <__lshift+0x38>
 800571c:	4638      	mov	r0, r7
 800571e:	f7ff fde7 	bl	80052f0 <_Balloc>
 8005722:	4605      	mov	r5, r0
 8005724:	b948      	cbnz	r0, 800573a <__lshift+0x3e>
 8005726:	4602      	mov	r2, r0
 8005728:	4b28      	ldr	r3, [pc, #160]	@ (80057cc <__lshift+0xd0>)
 800572a:	4829      	ldr	r0, [pc, #164]	@ (80057d0 <__lshift+0xd4>)
 800572c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005730:	f000 fb2e 	bl	8005d90 <__assert_func>
 8005734:	3101      	adds	r1, #1
 8005736:	005b      	lsls	r3, r3, #1
 8005738:	e7ee      	b.n	8005718 <__lshift+0x1c>
 800573a:	2300      	movs	r3, #0
 800573c:	f100 0114 	add.w	r1, r0, #20
 8005740:	f100 0210 	add.w	r2, r0, #16
 8005744:	4618      	mov	r0, r3
 8005746:	4553      	cmp	r3, sl
 8005748:	db33      	blt.n	80057b2 <__lshift+0xb6>
 800574a:	6920      	ldr	r0, [r4, #16]
 800574c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005750:	f104 0314 	add.w	r3, r4, #20
 8005754:	f019 091f 	ands.w	r9, r9, #31
 8005758:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800575c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005760:	d02b      	beq.n	80057ba <__lshift+0xbe>
 8005762:	f1c9 0e20 	rsb	lr, r9, #32
 8005766:	468a      	mov	sl, r1
 8005768:	2200      	movs	r2, #0
 800576a:	6818      	ldr	r0, [r3, #0]
 800576c:	fa00 f009 	lsl.w	r0, r0, r9
 8005770:	4310      	orrs	r0, r2
 8005772:	f84a 0b04 	str.w	r0, [sl], #4
 8005776:	f853 2b04 	ldr.w	r2, [r3], #4
 800577a:	459c      	cmp	ip, r3
 800577c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005780:	d8f3      	bhi.n	800576a <__lshift+0x6e>
 8005782:	ebac 0304 	sub.w	r3, ip, r4
 8005786:	3b15      	subs	r3, #21
 8005788:	f023 0303 	bic.w	r3, r3, #3
 800578c:	3304      	adds	r3, #4
 800578e:	f104 0015 	add.w	r0, r4, #21
 8005792:	4560      	cmp	r0, ip
 8005794:	bf88      	it	hi
 8005796:	2304      	movhi	r3, #4
 8005798:	50ca      	str	r2, [r1, r3]
 800579a:	b10a      	cbz	r2, 80057a0 <__lshift+0xa4>
 800579c:	f108 0602 	add.w	r6, r8, #2
 80057a0:	3e01      	subs	r6, #1
 80057a2:	4638      	mov	r0, r7
 80057a4:	612e      	str	r6, [r5, #16]
 80057a6:	4621      	mov	r1, r4
 80057a8:	f7ff fde2 	bl	8005370 <_Bfree>
 80057ac:	4628      	mov	r0, r5
 80057ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80057b6:	3301      	adds	r3, #1
 80057b8:	e7c5      	b.n	8005746 <__lshift+0x4a>
 80057ba:	3904      	subs	r1, #4
 80057bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80057c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80057c4:	459c      	cmp	ip, r3
 80057c6:	d8f9      	bhi.n	80057bc <__lshift+0xc0>
 80057c8:	e7ea      	b.n	80057a0 <__lshift+0xa4>
 80057ca:	bf00      	nop
 80057cc:	080061e7 	.word	0x080061e7
 80057d0:	080061f8 	.word	0x080061f8

080057d4 <__mcmp>:
 80057d4:	690a      	ldr	r2, [r1, #16]
 80057d6:	4603      	mov	r3, r0
 80057d8:	6900      	ldr	r0, [r0, #16]
 80057da:	1a80      	subs	r0, r0, r2
 80057dc:	b530      	push	{r4, r5, lr}
 80057de:	d10e      	bne.n	80057fe <__mcmp+0x2a>
 80057e0:	3314      	adds	r3, #20
 80057e2:	3114      	adds	r1, #20
 80057e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80057e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80057ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80057f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80057f4:	4295      	cmp	r5, r2
 80057f6:	d003      	beq.n	8005800 <__mcmp+0x2c>
 80057f8:	d205      	bcs.n	8005806 <__mcmp+0x32>
 80057fa:	f04f 30ff 	mov.w	r0, #4294967295
 80057fe:	bd30      	pop	{r4, r5, pc}
 8005800:	42a3      	cmp	r3, r4
 8005802:	d3f3      	bcc.n	80057ec <__mcmp+0x18>
 8005804:	e7fb      	b.n	80057fe <__mcmp+0x2a>
 8005806:	2001      	movs	r0, #1
 8005808:	e7f9      	b.n	80057fe <__mcmp+0x2a>
	...

0800580c <__mdiff>:
 800580c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005810:	4689      	mov	r9, r1
 8005812:	4606      	mov	r6, r0
 8005814:	4611      	mov	r1, r2
 8005816:	4648      	mov	r0, r9
 8005818:	4614      	mov	r4, r2
 800581a:	f7ff ffdb 	bl	80057d4 <__mcmp>
 800581e:	1e05      	subs	r5, r0, #0
 8005820:	d112      	bne.n	8005848 <__mdiff+0x3c>
 8005822:	4629      	mov	r1, r5
 8005824:	4630      	mov	r0, r6
 8005826:	f7ff fd63 	bl	80052f0 <_Balloc>
 800582a:	4602      	mov	r2, r0
 800582c:	b928      	cbnz	r0, 800583a <__mdiff+0x2e>
 800582e:	4b3f      	ldr	r3, [pc, #252]	@ (800592c <__mdiff+0x120>)
 8005830:	f240 2137 	movw	r1, #567	@ 0x237
 8005834:	483e      	ldr	r0, [pc, #248]	@ (8005930 <__mdiff+0x124>)
 8005836:	f000 faab 	bl	8005d90 <__assert_func>
 800583a:	2301      	movs	r3, #1
 800583c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005840:	4610      	mov	r0, r2
 8005842:	b003      	add	sp, #12
 8005844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005848:	bfbc      	itt	lt
 800584a:	464b      	movlt	r3, r9
 800584c:	46a1      	movlt	r9, r4
 800584e:	4630      	mov	r0, r6
 8005850:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005854:	bfba      	itte	lt
 8005856:	461c      	movlt	r4, r3
 8005858:	2501      	movlt	r5, #1
 800585a:	2500      	movge	r5, #0
 800585c:	f7ff fd48 	bl	80052f0 <_Balloc>
 8005860:	4602      	mov	r2, r0
 8005862:	b918      	cbnz	r0, 800586c <__mdiff+0x60>
 8005864:	4b31      	ldr	r3, [pc, #196]	@ (800592c <__mdiff+0x120>)
 8005866:	f240 2145 	movw	r1, #581	@ 0x245
 800586a:	e7e3      	b.n	8005834 <__mdiff+0x28>
 800586c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005870:	6926      	ldr	r6, [r4, #16]
 8005872:	60c5      	str	r5, [r0, #12]
 8005874:	f109 0310 	add.w	r3, r9, #16
 8005878:	f109 0514 	add.w	r5, r9, #20
 800587c:	f104 0e14 	add.w	lr, r4, #20
 8005880:	f100 0b14 	add.w	fp, r0, #20
 8005884:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005888:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800588c:	9301      	str	r3, [sp, #4]
 800588e:	46d9      	mov	r9, fp
 8005890:	f04f 0c00 	mov.w	ip, #0
 8005894:	9b01      	ldr	r3, [sp, #4]
 8005896:	f85e 0b04 	ldr.w	r0, [lr], #4
 800589a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800589e:	9301      	str	r3, [sp, #4]
 80058a0:	fa1f f38a 	uxth.w	r3, sl
 80058a4:	4619      	mov	r1, r3
 80058a6:	b283      	uxth	r3, r0
 80058a8:	1acb      	subs	r3, r1, r3
 80058aa:	0c00      	lsrs	r0, r0, #16
 80058ac:	4463      	add	r3, ip
 80058ae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80058b2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80058bc:	4576      	cmp	r6, lr
 80058be:	f849 3b04 	str.w	r3, [r9], #4
 80058c2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80058c6:	d8e5      	bhi.n	8005894 <__mdiff+0x88>
 80058c8:	1b33      	subs	r3, r6, r4
 80058ca:	3b15      	subs	r3, #21
 80058cc:	f023 0303 	bic.w	r3, r3, #3
 80058d0:	3415      	adds	r4, #21
 80058d2:	3304      	adds	r3, #4
 80058d4:	42a6      	cmp	r6, r4
 80058d6:	bf38      	it	cc
 80058d8:	2304      	movcc	r3, #4
 80058da:	441d      	add	r5, r3
 80058dc:	445b      	add	r3, fp
 80058de:	461e      	mov	r6, r3
 80058e0:	462c      	mov	r4, r5
 80058e2:	4544      	cmp	r4, r8
 80058e4:	d30e      	bcc.n	8005904 <__mdiff+0xf8>
 80058e6:	f108 0103 	add.w	r1, r8, #3
 80058ea:	1b49      	subs	r1, r1, r5
 80058ec:	f021 0103 	bic.w	r1, r1, #3
 80058f0:	3d03      	subs	r5, #3
 80058f2:	45a8      	cmp	r8, r5
 80058f4:	bf38      	it	cc
 80058f6:	2100      	movcc	r1, #0
 80058f8:	440b      	add	r3, r1
 80058fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80058fe:	b191      	cbz	r1, 8005926 <__mdiff+0x11a>
 8005900:	6117      	str	r7, [r2, #16]
 8005902:	e79d      	b.n	8005840 <__mdiff+0x34>
 8005904:	f854 1b04 	ldr.w	r1, [r4], #4
 8005908:	46e6      	mov	lr, ip
 800590a:	0c08      	lsrs	r0, r1, #16
 800590c:	fa1c fc81 	uxtah	ip, ip, r1
 8005910:	4471      	add	r1, lr
 8005912:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005916:	b289      	uxth	r1, r1
 8005918:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800591c:	f846 1b04 	str.w	r1, [r6], #4
 8005920:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005924:	e7dd      	b.n	80058e2 <__mdiff+0xd6>
 8005926:	3f01      	subs	r7, #1
 8005928:	e7e7      	b.n	80058fa <__mdiff+0xee>
 800592a:	bf00      	nop
 800592c:	080061e7 	.word	0x080061e7
 8005930:	080061f8 	.word	0x080061f8

08005934 <__d2b>:
 8005934:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005938:	460f      	mov	r7, r1
 800593a:	2101      	movs	r1, #1
 800593c:	ec59 8b10 	vmov	r8, r9, d0
 8005940:	4616      	mov	r6, r2
 8005942:	f7ff fcd5 	bl	80052f0 <_Balloc>
 8005946:	4604      	mov	r4, r0
 8005948:	b930      	cbnz	r0, 8005958 <__d2b+0x24>
 800594a:	4602      	mov	r2, r0
 800594c:	4b23      	ldr	r3, [pc, #140]	@ (80059dc <__d2b+0xa8>)
 800594e:	4824      	ldr	r0, [pc, #144]	@ (80059e0 <__d2b+0xac>)
 8005950:	f240 310f 	movw	r1, #783	@ 0x30f
 8005954:	f000 fa1c 	bl	8005d90 <__assert_func>
 8005958:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800595c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005960:	b10d      	cbz	r5, 8005966 <__d2b+0x32>
 8005962:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005966:	9301      	str	r3, [sp, #4]
 8005968:	f1b8 0300 	subs.w	r3, r8, #0
 800596c:	d023      	beq.n	80059b6 <__d2b+0x82>
 800596e:	4668      	mov	r0, sp
 8005970:	9300      	str	r3, [sp, #0]
 8005972:	f7ff fd84 	bl	800547e <__lo0bits>
 8005976:	e9dd 1200 	ldrd	r1, r2, [sp]
 800597a:	b1d0      	cbz	r0, 80059b2 <__d2b+0x7e>
 800597c:	f1c0 0320 	rsb	r3, r0, #32
 8005980:	fa02 f303 	lsl.w	r3, r2, r3
 8005984:	430b      	orrs	r3, r1
 8005986:	40c2      	lsrs	r2, r0
 8005988:	6163      	str	r3, [r4, #20]
 800598a:	9201      	str	r2, [sp, #4]
 800598c:	9b01      	ldr	r3, [sp, #4]
 800598e:	61a3      	str	r3, [r4, #24]
 8005990:	2b00      	cmp	r3, #0
 8005992:	bf0c      	ite	eq
 8005994:	2201      	moveq	r2, #1
 8005996:	2202      	movne	r2, #2
 8005998:	6122      	str	r2, [r4, #16]
 800599a:	b1a5      	cbz	r5, 80059c6 <__d2b+0x92>
 800599c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80059a0:	4405      	add	r5, r0
 80059a2:	603d      	str	r5, [r7, #0]
 80059a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80059a8:	6030      	str	r0, [r6, #0]
 80059aa:	4620      	mov	r0, r4
 80059ac:	b003      	add	sp, #12
 80059ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80059b2:	6161      	str	r1, [r4, #20]
 80059b4:	e7ea      	b.n	800598c <__d2b+0x58>
 80059b6:	a801      	add	r0, sp, #4
 80059b8:	f7ff fd61 	bl	800547e <__lo0bits>
 80059bc:	9b01      	ldr	r3, [sp, #4]
 80059be:	6163      	str	r3, [r4, #20]
 80059c0:	3020      	adds	r0, #32
 80059c2:	2201      	movs	r2, #1
 80059c4:	e7e8      	b.n	8005998 <__d2b+0x64>
 80059c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80059ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80059ce:	6038      	str	r0, [r7, #0]
 80059d0:	6918      	ldr	r0, [r3, #16]
 80059d2:	f7ff fd35 	bl	8005440 <__hi0bits>
 80059d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80059da:	e7e5      	b.n	80059a8 <__d2b+0x74>
 80059dc:	080061e7 	.word	0x080061e7
 80059e0:	080061f8 	.word	0x080061f8

080059e4 <__sfputc_r>:
 80059e4:	6893      	ldr	r3, [r2, #8]
 80059e6:	3b01      	subs	r3, #1
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	b410      	push	{r4}
 80059ec:	6093      	str	r3, [r2, #8]
 80059ee:	da08      	bge.n	8005a02 <__sfputc_r+0x1e>
 80059f0:	6994      	ldr	r4, [r2, #24]
 80059f2:	42a3      	cmp	r3, r4
 80059f4:	db01      	blt.n	80059fa <__sfputc_r+0x16>
 80059f6:	290a      	cmp	r1, #10
 80059f8:	d103      	bne.n	8005a02 <__sfputc_r+0x1e>
 80059fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80059fe:	f7fe bc0c 	b.w	800421a <__swbuf_r>
 8005a02:	6813      	ldr	r3, [r2, #0]
 8005a04:	1c58      	adds	r0, r3, #1
 8005a06:	6010      	str	r0, [r2, #0]
 8005a08:	7019      	strb	r1, [r3, #0]
 8005a0a:	4608      	mov	r0, r1
 8005a0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a10:	4770      	bx	lr

08005a12 <__sfputs_r>:
 8005a12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a14:	4606      	mov	r6, r0
 8005a16:	460f      	mov	r7, r1
 8005a18:	4614      	mov	r4, r2
 8005a1a:	18d5      	adds	r5, r2, r3
 8005a1c:	42ac      	cmp	r4, r5
 8005a1e:	d101      	bne.n	8005a24 <__sfputs_r+0x12>
 8005a20:	2000      	movs	r0, #0
 8005a22:	e007      	b.n	8005a34 <__sfputs_r+0x22>
 8005a24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a28:	463a      	mov	r2, r7
 8005a2a:	4630      	mov	r0, r6
 8005a2c:	f7ff ffda 	bl	80059e4 <__sfputc_r>
 8005a30:	1c43      	adds	r3, r0, #1
 8005a32:	d1f3      	bne.n	8005a1c <__sfputs_r+0xa>
 8005a34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005a38 <_vfiprintf_r>:
 8005a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a3c:	460d      	mov	r5, r1
 8005a3e:	b09d      	sub	sp, #116	@ 0x74
 8005a40:	4614      	mov	r4, r2
 8005a42:	4698      	mov	r8, r3
 8005a44:	4606      	mov	r6, r0
 8005a46:	b118      	cbz	r0, 8005a50 <_vfiprintf_r+0x18>
 8005a48:	6a03      	ldr	r3, [r0, #32]
 8005a4a:	b90b      	cbnz	r3, 8005a50 <_vfiprintf_r+0x18>
 8005a4c:	f7fe fab0 	bl	8003fb0 <__sinit>
 8005a50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a52:	07d9      	lsls	r1, r3, #31
 8005a54:	d405      	bmi.n	8005a62 <_vfiprintf_r+0x2a>
 8005a56:	89ab      	ldrh	r3, [r5, #12]
 8005a58:	059a      	lsls	r2, r3, #22
 8005a5a:	d402      	bmi.n	8005a62 <_vfiprintf_r+0x2a>
 8005a5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a5e:	f7fe fcdc 	bl	800441a <__retarget_lock_acquire_recursive>
 8005a62:	89ab      	ldrh	r3, [r5, #12]
 8005a64:	071b      	lsls	r3, r3, #28
 8005a66:	d501      	bpl.n	8005a6c <_vfiprintf_r+0x34>
 8005a68:	692b      	ldr	r3, [r5, #16]
 8005a6a:	b99b      	cbnz	r3, 8005a94 <_vfiprintf_r+0x5c>
 8005a6c:	4629      	mov	r1, r5
 8005a6e:	4630      	mov	r0, r6
 8005a70:	f7fe fc12 	bl	8004298 <__swsetup_r>
 8005a74:	b170      	cbz	r0, 8005a94 <_vfiprintf_r+0x5c>
 8005a76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a78:	07dc      	lsls	r4, r3, #31
 8005a7a:	d504      	bpl.n	8005a86 <_vfiprintf_r+0x4e>
 8005a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a80:	b01d      	add	sp, #116	@ 0x74
 8005a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a86:	89ab      	ldrh	r3, [r5, #12]
 8005a88:	0598      	lsls	r0, r3, #22
 8005a8a:	d4f7      	bmi.n	8005a7c <_vfiprintf_r+0x44>
 8005a8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a8e:	f7fe fcc5 	bl	800441c <__retarget_lock_release_recursive>
 8005a92:	e7f3      	b.n	8005a7c <_vfiprintf_r+0x44>
 8005a94:	2300      	movs	r3, #0
 8005a96:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a98:	2320      	movs	r3, #32
 8005a9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005a9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005aa2:	2330      	movs	r3, #48	@ 0x30
 8005aa4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005c54 <_vfiprintf_r+0x21c>
 8005aa8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005aac:	f04f 0901 	mov.w	r9, #1
 8005ab0:	4623      	mov	r3, r4
 8005ab2:	469a      	mov	sl, r3
 8005ab4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ab8:	b10a      	cbz	r2, 8005abe <_vfiprintf_r+0x86>
 8005aba:	2a25      	cmp	r2, #37	@ 0x25
 8005abc:	d1f9      	bne.n	8005ab2 <_vfiprintf_r+0x7a>
 8005abe:	ebba 0b04 	subs.w	fp, sl, r4
 8005ac2:	d00b      	beq.n	8005adc <_vfiprintf_r+0xa4>
 8005ac4:	465b      	mov	r3, fp
 8005ac6:	4622      	mov	r2, r4
 8005ac8:	4629      	mov	r1, r5
 8005aca:	4630      	mov	r0, r6
 8005acc:	f7ff ffa1 	bl	8005a12 <__sfputs_r>
 8005ad0:	3001      	adds	r0, #1
 8005ad2:	f000 80a7 	beq.w	8005c24 <_vfiprintf_r+0x1ec>
 8005ad6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ad8:	445a      	add	r2, fp
 8005ada:	9209      	str	r2, [sp, #36]	@ 0x24
 8005adc:	f89a 3000 	ldrb.w	r3, [sl]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	f000 809f 	beq.w	8005c24 <_vfiprintf_r+0x1ec>
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8005aec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005af0:	f10a 0a01 	add.w	sl, sl, #1
 8005af4:	9304      	str	r3, [sp, #16]
 8005af6:	9307      	str	r3, [sp, #28]
 8005af8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005afc:	931a      	str	r3, [sp, #104]	@ 0x68
 8005afe:	4654      	mov	r4, sl
 8005b00:	2205      	movs	r2, #5
 8005b02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b06:	4853      	ldr	r0, [pc, #332]	@ (8005c54 <_vfiprintf_r+0x21c>)
 8005b08:	f7fa fb62 	bl	80001d0 <memchr>
 8005b0c:	9a04      	ldr	r2, [sp, #16]
 8005b0e:	b9d8      	cbnz	r0, 8005b48 <_vfiprintf_r+0x110>
 8005b10:	06d1      	lsls	r1, r2, #27
 8005b12:	bf44      	itt	mi
 8005b14:	2320      	movmi	r3, #32
 8005b16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b1a:	0713      	lsls	r3, r2, #28
 8005b1c:	bf44      	itt	mi
 8005b1e:	232b      	movmi	r3, #43	@ 0x2b
 8005b20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b24:	f89a 3000 	ldrb.w	r3, [sl]
 8005b28:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b2a:	d015      	beq.n	8005b58 <_vfiprintf_r+0x120>
 8005b2c:	9a07      	ldr	r2, [sp, #28]
 8005b2e:	4654      	mov	r4, sl
 8005b30:	2000      	movs	r0, #0
 8005b32:	f04f 0c0a 	mov.w	ip, #10
 8005b36:	4621      	mov	r1, r4
 8005b38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b3c:	3b30      	subs	r3, #48	@ 0x30
 8005b3e:	2b09      	cmp	r3, #9
 8005b40:	d94b      	bls.n	8005bda <_vfiprintf_r+0x1a2>
 8005b42:	b1b0      	cbz	r0, 8005b72 <_vfiprintf_r+0x13a>
 8005b44:	9207      	str	r2, [sp, #28]
 8005b46:	e014      	b.n	8005b72 <_vfiprintf_r+0x13a>
 8005b48:	eba0 0308 	sub.w	r3, r0, r8
 8005b4c:	fa09 f303 	lsl.w	r3, r9, r3
 8005b50:	4313      	orrs	r3, r2
 8005b52:	9304      	str	r3, [sp, #16]
 8005b54:	46a2      	mov	sl, r4
 8005b56:	e7d2      	b.n	8005afe <_vfiprintf_r+0xc6>
 8005b58:	9b03      	ldr	r3, [sp, #12]
 8005b5a:	1d19      	adds	r1, r3, #4
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	9103      	str	r1, [sp, #12]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	bfbb      	ittet	lt
 8005b64:	425b      	neglt	r3, r3
 8005b66:	f042 0202 	orrlt.w	r2, r2, #2
 8005b6a:	9307      	strge	r3, [sp, #28]
 8005b6c:	9307      	strlt	r3, [sp, #28]
 8005b6e:	bfb8      	it	lt
 8005b70:	9204      	strlt	r2, [sp, #16]
 8005b72:	7823      	ldrb	r3, [r4, #0]
 8005b74:	2b2e      	cmp	r3, #46	@ 0x2e
 8005b76:	d10a      	bne.n	8005b8e <_vfiprintf_r+0x156>
 8005b78:	7863      	ldrb	r3, [r4, #1]
 8005b7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b7c:	d132      	bne.n	8005be4 <_vfiprintf_r+0x1ac>
 8005b7e:	9b03      	ldr	r3, [sp, #12]
 8005b80:	1d1a      	adds	r2, r3, #4
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	9203      	str	r2, [sp, #12]
 8005b86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005b8a:	3402      	adds	r4, #2
 8005b8c:	9305      	str	r3, [sp, #20]
 8005b8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005c64 <_vfiprintf_r+0x22c>
 8005b92:	7821      	ldrb	r1, [r4, #0]
 8005b94:	2203      	movs	r2, #3
 8005b96:	4650      	mov	r0, sl
 8005b98:	f7fa fb1a 	bl	80001d0 <memchr>
 8005b9c:	b138      	cbz	r0, 8005bae <_vfiprintf_r+0x176>
 8005b9e:	9b04      	ldr	r3, [sp, #16]
 8005ba0:	eba0 000a 	sub.w	r0, r0, sl
 8005ba4:	2240      	movs	r2, #64	@ 0x40
 8005ba6:	4082      	lsls	r2, r0
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	3401      	adds	r4, #1
 8005bac:	9304      	str	r3, [sp, #16]
 8005bae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bb2:	4829      	ldr	r0, [pc, #164]	@ (8005c58 <_vfiprintf_r+0x220>)
 8005bb4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005bb8:	2206      	movs	r2, #6
 8005bba:	f7fa fb09 	bl	80001d0 <memchr>
 8005bbe:	2800      	cmp	r0, #0
 8005bc0:	d03f      	beq.n	8005c42 <_vfiprintf_r+0x20a>
 8005bc2:	4b26      	ldr	r3, [pc, #152]	@ (8005c5c <_vfiprintf_r+0x224>)
 8005bc4:	bb1b      	cbnz	r3, 8005c0e <_vfiprintf_r+0x1d6>
 8005bc6:	9b03      	ldr	r3, [sp, #12]
 8005bc8:	3307      	adds	r3, #7
 8005bca:	f023 0307 	bic.w	r3, r3, #7
 8005bce:	3308      	adds	r3, #8
 8005bd0:	9303      	str	r3, [sp, #12]
 8005bd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bd4:	443b      	add	r3, r7
 8005bd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bd8:	e76a      	b.n	8005ab0 <_vfiprintf_r+0x78>
 8005bda:	fb0c 3202 	mla	r2, ip, r2, r3
 8005bde:	460c      	mov	r4, r1
 8005be0:	2001      	movs	r0, #1
 8005be2:	e7a8      	b.n	8005b36 <_vfiprintf_r+0xfe>
 8005be4:	2300      	movs	r3, #0
 8005be6:	3401      	adds	r4, #1
 8005be8:	9305      	str	r3, [sp, #20]
 8005bea:	4619      	mov	r1, r3
 8005bec:	f04f 0c0a 	mov.w	ip, #10
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bf6:	3a30      	subs	r2, #48	@ 0x30
 8005bf8:	2a09      	cmp	r2, #9
 8005bfa:	d903      	bls.n	8005c04 <_vfiprintf_r+0x1cc>
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d0c6      	beq.n	8005b8e <_vfiprintf_r+0x156>
 8005c00:	9105      	str	r1, [sp, #20]
 8005c02:	e7c4      	b.n	8005b8e <_vfiprintf_r+0x156>
 8005c04:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c08:	4604      	mov	r4, r0
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e7f0      	b.n	8005bf0 <_vfiprintf_r+0x1b8>
 8005c0e:	ab03      	add	r3, sp, #12
 8005c10:	9300      	str	r3, [sp, #0]
 8005c12:	462a      	mov	r2, r5
 8005c14:	4b12      	ldr	r3, [pc, #72]	@ (8005c60 <_vfiprintf_r+0x228>)
 8005c16:	a904      	add	r1, sp, #16
 8005c18:	4630      	mov	r0, r6
 8005c1a:	f7fd fcdb 	bl	80035d4 <_printf_float>
 8005c1e:	4607      	mov	r7, r0
 8005c20:	1c78      	adds	r0, r7, #1
 8005c22:	d1d6      	bne.n	8005bd2 <_vfiprintf_r+0x19a>
 8005c24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005c26:	07d9      	lsls	r1, r3, #31
 8005c28:	d405      	bmi.n	8005c36 <_vfiprintf_r+0x1fe>
 8005c2a:	89ab      	ldrh	r3, [r5, #12]
 8005c2c:	059a      	lsls	r2, r3, #22
 8005c2e:	d402      	bmi.n	8005c36 <_vfiprintf_r+0x1fe>
 8005c30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005c32:	f7fe fbf3 	bl	800441c <__retarget_lock_release_recursive>
 8005c36:	89ab      	ldrh	r3, [r5, #12]
 8005c38:	065b      	lsls	r3, r3, #25
 8005c3a:	f53f af1f 	bmi.w	8005a7c <_vfiprintf_r+0x44>
 8005c3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c40:	e71e      	b.n	8005a80 <_vfiprintf_r+0x48>
 8005c42:	ab03      	add	r3, sp, #12
 8005c44:	9300      	str	r3, [sp, #0]
 8005c46:	462a      	mov	r2, r5
 8005c48:	4b05      	ldr	r3, [pc, #20]	@ (8005c60 <_vfiprintf_r+0x228>)
 8005c4a:	a904      	add	r1, sp, #16
 8005c4c:	4630      	mov	r0, r6
 8005c4e:	f7fd ff59 	bl	8003b04 <_printf_i>
 8005c52:	e7e4      	b.n	8005c1e <_vfiprintf_r+0x1e6>
 8005c54:	08006251 	.word	0x08006251
 8005c58:	0800625b 	.word	0x0800625b
 8005c5c:	080035d5 	.word	0x080035d5
 8005c60:	08005a13 	.word	0x08005a13
 8005c64:	08006257 	.word	0x08006257

08005c68 <__swhatbuf_r>:
 8005c68:	b570      	push	{r4, r5, r6, lr}
 8005c6a:	460c      	mov	r4, r1
 8005c6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c70:	2900      	cmp	r1, #0
 8005c72:	b096      	sub	sp, #88	@ 0x58
 8005c74:	4615      	mov	r5, r2
 8005c76:	461e      	mov	r6, r3
 8005c78:	da0d      	bge.n	8005c96 <__swhatbuf_r+0x2e>
 8005c7a:	89a3      	ldrh	r3, [r4, #12]
 8005c7c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005c80:	f04f 0100 	mov.w	r1, #0
 8005c84:	bf14      	ite	ne
 8005c86:	2340      	movne	r3, #64	@ 0x40
 8005c88:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005c8c:	2000      	movs	r0, #0
 8005c8e:	6031      	str	r1, [r6, #0]
 8005c90:	602b      	str	r3, [r5, #0]
 8005c92:	b016      	add	sp, #88	@ 0x58
 8005c94:	bd70      	pop	{r4, r5, r6, pc}
 8005c96:	466a      	mov	r2, sp
 8005c98:	f000 f848 	bl	8005d2c <_fstat_r>
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	dbec      	blt.n	8005c7a <__swhatbuf_r+0x12>
 8005ca0:	9901      	ldr	r1, [sp, #4]
 8005ca2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005ca6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005caa:	4259      	negs	r1, r3
 8005cac:	4159      	adcs	r1, r3
 8005cae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005cb2:	e7eb      	b.n	8005c8c <__swhatbuf_r+0x24>

08005cb4 <__smakebuf_r>:
 8005cb4:	898b      	ldrh	r3, [r1, #12]
 8005cb6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cb8:	079d      	lsls	r5, r3, #30
 8005cba:	4606      	mov	r6, r0
 8005cbc:	460c      	mov	r4, r1
 8005cbe:	d507      	bpl.n	8005cd0 <__smakebuf_r+0x1c>
 8005cc0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005cc4:	6023      	str	r3, [r4, #0]
 8005cc6:	6123      	str	r3, [r4, #16]
 8005cc8:	2301      	movs	r3, #1
 8005cca:	6163      	str	r3, [r4, #20]
 8005ccc:	b003      	add	sp, #12
 8005cce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cd0:	ab01      	add	r3, sp, #4
 8005cd2:	466a      	mov	r2, sp
 8005cd4:	f7ff ffc8 	bl	8005c68 <__swhatbuf_r>
 8005cd8:	9f00      	ldr	r7, [sp, #0]
 8005cda:	4605      	mov	r5, r0
 8005cdc:	4639      	mov	r1, r7
 8005cde:	4630      	mov	r0, r6
 8005ce0:	f7ff fa7a 	bl	80051d8 <_malloc_r>
 8005ce4:	b948      	cbnz	r0, 8005cfa <__smakebuf_r+0x46>
 8005ce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cea:	059a      	lsls	r2, r3, #22
 8005cec:	d4ee      	bmi.n	8005ccc <__smakebuf_r+0x18>
 8005cee:	f023 0303 	bic.w	r3, r3, #3
 8005cf2:	f043 0302 	orr.w	r3, r3, #2
 8005cf6:	81a3      	strh	r3, [r4, #12]
 8005cf8:	e7e2      	b.n	8005cc0 <__smakebuf_r+0xc>
 8005cfa:	89a3      	ldrh	r3, [r4, #12]
 8005cfc:	6020      	str	r0, [r4, #0]
 8005cfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d02:	81a3      	strh	r3, [r4, #12]
 8005d04:	9b01      	ldr	r3, [sp, #4]
 8005d06:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005d0a:	b15b      	cbz	r3, 8005d24 <__smakebuf_r+0x70>
 8005d0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d10:	4630      	mov	r0, r6
 8005d12:	f000 f81d 	bl	8005d50 <_isatty_r>
 8005d16:	b128      	cbz	r0, 8005d24 <__smakebuf_r+0x70>
 8005d18:	89a3      	ldrh	r3, [r4, #12]
 8005d1a:	f023 0303 	bic.w	r3, r3, #3
 8005d1e:	f043 0301 	orr.w	r3, r3, #1
 8005d22:	81a3      	strh	r3, [r4, #12]
 8005d24:	89a3      	ldrh	r3, [r4, #12]
 8005d26:	431d      	orrs	r5, r3
 8005d28:	81a5      	strh	r5, [r4, #12]
 8005d2a:	e7cf      	b.n	8005ccc <__smakebuf_r+0x18>

08005d2c <_fstat_r>:
 8005d2c:	b538      	push	{r3, r4, r5, lr}
 8005d2e:	4d07      	ldr	r5, [pc, #28]	@ (8005d4c <_fstat_r+0x20>)
 8005d30:	2300      	movs	r3, #0
 8005d32:	4604      	mov	r4, r0
 8005d34:	4608      	mov	r0, r1
 8005d36:	4611      	mov	r1, r2
 8005d38:	602b      	str	r3, [r5, #0]
 8005d3a:	f7fd f9fc 	bl	8003136 <_fstat>
 8005d3e:	1c43      	adds	r3, r0, #1
 8005d40:	d102      	bne.n	8005d48 <_fstat_r+0x1c>
 8005d42:	682b      	ldr	r3, [r5, #0]
 8005d44:	b103      	cbz	r3, 8005d48 <_fstat_r+0x1c>
 8005d46:	6023      	str	r3, [r4, #0]
 8005d48:	bd38      	pop	{r3, r4, r5, pc}
 8005d4a:	bf00      	nop
 8005d4c:	20000628 	.word	0x20000628

08005d50 <_isatty_r>:
 8005d50:	b538      	push	{r3, r4, r5, lr}
 8005d52:	4d06      	ldr	r5, [pc, #24]	@ (8005d6c <_isatty_r+0x1c>)
 8005d54:	2300      	movs	r3, #0
 8005d56:	4604      	mov	r4, r0
 8005d58:	4608      	mov	r0, r1
 8005d5a:	602b      	str	r3, [r5, #0]
 8005d5c:	f7fd f9fb 	bl	8003156 <_isatty>
 8005d60:	1c43      	adds	r3, r0, #1
 8005d62:	d102      	bne.n	8005d6a <_isatty_r+0x1a>
 8005d64:	682b      	ldr	r3, [r5, #0]
 8005d66:	b103      	cbz	r3, 8005d6a <_isatty_r+0x1a>
 8005d68:	6023      	str	r3, [r4, #0]
 8005d6a:	bd38      	pop	{r3, r4, r5, pc}
 8005d6c:	20000628 	.word	0x20000628

08005d70 <_sbrk_r>:
 8005d70:	b538      	push	{r3, r4, r5, lr}
 8005d72:	4d06      	ldr	r5, [pc, #24]	@ (8005d8c <_sbrk_r+0x1c>)
 8005d74:	2300      	movs	r3, #0
 8005d76:	4604      	mov	r4, r0
 8005d78:	4608      	mov	r0, r1
 8005d7a:	602b      	str	r3, [r5, #0]
 8005d7c:	f000 f8b8 	bl	8005ef0 <_sbrk>
 8005d80:	1c43      	adds	r3, r0, #1
 8005d82:	d102      	bne.n	8005d8a <_sbrk_r+0x1a>
 8005d84:	682b      	ldr	r3, [r5, #0]
 8005d86:	b103      	cbz	r3, 8005d8a <_sbrk_r+0x1a>
 8005d88:	6023      	str	r3, [r4, #0]
 8005d8a:	bd38      	pop	{r3, r4, r5, pc}
 8005d8c:	20000628 	.word	0x20000628

08005d90 <__assert_func>:
 8005d90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005d92:	4614      	mov	r4, r2
 8005d94:	461a      	mov	r2, r3
 8005d96:	4b09      	ldr	r3, [pc, #36]	@ (8005dbc <__assert_func+0x2c>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4605      	mov	r5, r0
 8005d9c:	68d8      	ldr	r0, [r3, #12]
 8005d9e:	b14c      	cbz	r4, 8005db4 <__assert_func+0x24>
 8005da0:	4b07      	ldr	r3, [pc, #28]	@ (8005dc0 <__assert_func+0x30>)
 8005da2:	9100      	str	r1, [sp, #0]
 8005da4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005da8:	4906      	ldr	r1, [pc, #24]	@ (8005dc4 <__assert_func+0x34>)
 8005daa:	462b      	mov	r3, r5
 8005dac:	f000 f842 	bl	8005e34 <fiprintf>
 8005db0:	f000 f852 	bl	8005e58 <abort>
 8005db4:	4b04      	ldr	r3, [pc, #16]	@ (8005dc8 <__assert_func+0x38>)
 8005db6:	461c      	mov	r4, r3
 8005db8:	e7f3      	b.n	8005da2 <__assert_func+0x12>
 8005dba:	bf00      	nop
 8005dbc:	2000000c 	.word	0x2000000c
 8005dc0:	0800626c 	.word	0x0800626c
 8005dc4:	08006279 	.word	0x08006279
 8005dc8:	080062a7 	.word	0x080062a7

08005dcc <_calloc_r>:
 8005dcc:	b570      	push	{r4, r5, r6, lr}
 8005dce:	fba1 5402 	umull	r5, r4, r1, r2
 8005dd2:	b934      	cbnz	r4, 8005de2 <_calloc_r+0x16>
 8005dd4:	4629      	mov	r1, r5
 8005dd6:	f7ff f9ff 	bl	80051d8 <_malloc_r>
 8005dda:	4606      	mov	r6, r0
 8005ddc:	b928      	cbnz	r0, 8005dea <_calloc_r+0x1e>
 8005dde:	4630      	mov	r0, r6
 8005de0:	bd70      	pop	{r4, r5, r6, pc}
 8005de2:	220c      	movs	r2, #12
 8005de4:	6002      	str	r2, [r0, #0]
 8005de6:	2600      	movs	r6, #0
 8005de8:	e7f9      	b.n	8005dde <_calloc_r+0x12>
 8005dea:	462a      	mov	r2, r5
 8005dec:	4621      	mov	r1, r4
 8005dee:	f7fe faa9 	bl	8004344 <memset>
 8005df2:	e7f4      	b.n	8005dde <_calloc_r+0x12>

08005df4 <__ascii_mbtowc>:
 8005df4:	b082      	sub	sp, #8
 8005df6:	b901      	cbnz	r1, 8005dfa <__ascii_mbtowc+0x6>
 8005df8:	a901      	add	r1, sp, #4
 8005dfa:	b142      	cbz	r2, 8005e0e <__ascii_mbtowc+0x1a>
 8005dfc:	b14b      	cbz	r3, 8005e12 <__ascii_mbtowc+0x1e>
 8005dfe:	7813      	ldrb	r3, [r2, #0]
 8005e00:	600b      	str	r3, [r1, #0]
 8005e02:	7812      	ldrb	r2, [r2, #0]
 8005e04:	1e10      	subs	r0, r2, #0
 8005e06:	bf18      	it	ne
 8005e08:	2001      	movne	r0, #1
 8005e0a:	b002      	add	sp, #8
 8005e0c:	4770      	bx	lr
 8005e0e:	4610      	mov	r0, r2
 8005e10:	e7fb      	b.n	8005e0a <__ascii_mbtowc+0x16>
 8005e12:	f06f 0001 	mvn.w	r0, #1
 8005e16:	e7f8      	b.n	8005e0a <__ascii_mbtowc+0x16>

08005e18 <__ascii_wctomb>:
 8005e18:	4603      	mov	r3, r0
 8005e1a:	4608      	mov	r0, r1
 8005e1c:	b141      	cbz	r1, 8005e30 <__ascii_wctomb+0x18>
 8005e1e:	2aff      	cmp	r2, #255	@ 0xff
 8005e20:	d904      	bls.n	8005e2c <__ascii_wctomb+0x14>
 8005e22:	228a      	movs	r2, #138	@ 0x8a
 8005e24:	601a      	str	r2, [r3, #0]
 8005e26:	f04f 30ff 	mov.w	r0, #4294967295
 8005e2a:	4770      	bx	lr
 8005e2c:	700a      	strb	r2, [r1, #0]
 8005e2e:	2001      	movs	r0, #1
 8005e30:	4770      	bx	lr
	...

08005e34 <fiprintf>:
 8005e34:	b40e      	push	{r1, r2, r3}
 8005e36:	b503      	push	{r0, r1, lr}
 8005e38:	4601      	mov	r1, r0
 8005e3a:	ab03      	add	r3, sp, #12
 8005e3c:	4805      	ldr	r0, [pc, #20]	@ (8005e54 <fiprintf+0x20>)
 8005e3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e42:	6800      	ldr	r0, [r0, #0]
 8005e44:	9301      	str	r3, [sp, #4]
 8005e46:	f7ff fdf7 	bl	8005a38 <_vfiprintf_r>
 8005e4a:	b002      	add	sp, #8
 8005e4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e50:	b003      	add	sp, #12
 8005e52:	4770      	bx	lr
 8005e54:	2000000c 	.word	0x2000000c

08005e58 <abort>:
 8005e58:	b508      	push	{r3, lr}
 8005e5a:	2006      	movs	r0, #6
 8005e5c:	f000 f82c 	bl	8005eb8 <raise>
 8005e60:	2001      	movs	r0, #1
 8005e62:	f7fd f934 	bl	80030ce <_exit>

08005e66 <_raise_r>:
 8005e66:	291f      	cmp	r1, #31
 8005e68:	b538      	push	{r3, r4, r5, lr}
 8005e6a:	4605      	mov	r5, r0
 8005e6c:	460c      	mov	r4, r1
 8005e6e:	d904      	bls.n	8005e7a <_raise_r+0x14>
 8005e70:	2316      	movs	r3, #22
 8005e72:	6003      	str	r3, [r0, #0]
 8005e74:	f04f 30ff 	mov.w	r0, #4294967295
 8005e78:	bd38      	pop	{r3, r4, r5, pc}
 8005e7a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005e7c:	b112      	cbz	r2, 8005e84 <_raise_r+0x1e>
 8005e7e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005e82:	b94b      	cbnz	r3, 8005e98 <_raise_r+0x32>
 8005e84:	4628      	mov	r0, r5
 8005e86:	f000 f831 	bl	8005eec <_getpid_r>
 8005e8a:	4622      	mov	r2, r4
 8005e8c:	4601      	mov	r1, r0
 8005e8e:	4628      	mov	r0, r5
 8005e90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e94:	f000 b818 	b.w	8005ec8 <_kill_r>
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d00a      	beq.n	8005eb2 <_raise_r+0x4c>
 8005e9c:	1c59      	adds	r1, r3, #1
 8005e9e:	d103      	bne.n	8005ea8 <_raise_r+0x42>
 8005ea0:	2316      	movs	r3, #22
 8005ea2:	6003      	str	r3, [r0, #0]
 8005ea4:	2001      	movs	r0, #1
 8005ea6:	e7e7      	b.n	8005e78 <_raise_r+0x12>
 8005ea8:	2100      	movs	r1, #0
 8005eaa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005eae:	4620      	mov	r0, r4
 8005eb0:	4798      	blx	r3
 8005eb2:	2000      	movs	r0, #0
 8005eb4:	e7e0      	b.n	8005e78 <_raise_r+0x12>
	...

08005eb8 <raise>:
 8005eb8:	4b02      	ldr	r3, [pc, #8]	@ (8005ec4 <raise+0xc>)
 8005eba:	4601      	mov	r1, r0
 8005ebc:	6818      	ldr	r0, [r3, #0]
 8005ebe:	f7ff bfd2 	b.w	8005e66 <_raise_r>
 8005ec2:	bf00      	nop
 8005ec4:	2000000c 	.word	0x2000000c

08005ec8 <_kill_r>:
 8005ec8:	b538      	push	{r3, r4, r5, lr}
 8005eca:	4d07      	ldr	r5, [pc, #28]	@ (8005ee8 <_kill_r+0x20>)
 8005ecc:	2300      	movs	r3, #0
 8005ece:	4604      	mov	r4, r0
 8005ed0:	4608      	mov	r0, r1
 8005ed2:	4611      	mov	r1, r2
 8005ed4:	602b      	str	r3, [r5, #0]
 8005ed6:	f7fd f8ea 	bl	80030ae <_kill>
 8005eda:	1c43      	adds	r3, r0, #1
 8005edc:	d102      	bne.n	8005ee4 <_kill_r+0x1c>
 8005ede:	682b      	ldr	r3, [r5, #0]
 8005ee0:	b103      	cbz	r3, 8005ee4 <_kill_r+0x1c>
 8005ee2:	6023      	str	r3, [r4, #0]
 8005ee4:	bd38      	pop	{r3, r4, r5, pc}
 8005ee6:	bf00      	nop
 8005ee8:	20000628 	.word	0x20000628

08005eec <_getpid_r>:
 8005eec:	f7fd b8d7 	b.w	800309e <_getpid>

08005ef0 <_sbrk>:
 8005ef0:	4a04      	ldr	r2, [pc, #16]	@ (8005f04 <_sbrk+0x14>)
 8005ef2:	6811      	ldr	r1, [r2, #0]
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	b909      	cbnz	r1, 8005efc <_sbrk+0xc>
 8005ef8:	4903      	ldr	r1, [pc, #12]	@ (8005f08 <_sbrk+0x18>)
 8005efa:	6011      	str	r1, [r2, #0]
 8005efc:	6810      	ldr	r0, [r2, #0]
 8005efe:	4403      	add	r3, r0
 8005f00:	6013      	str	r3, [r2, #0]
 8005f02:	4770      	bx	lr
 8005f04:	20000638 	.word	0x20000638
 8005f08:	20000640 	.word	0x20000640

08005f0c <_init>:
 8005f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f0e:	bf00      	nop
 8005f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f12:	bc08      	pop	{r3}
 8005f14:	469e      	mov	lr, r3
 8005f16:	4770      	bx	lr

08005f18 <_fini>:
 8005f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f1a:	bf00      	nop
 8005f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f1e:	bc08      	pop	{r3}
 8005f20:	469e      	mov	lr, r3
 8005f22:	4770      	bx	lr
