INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:12:11 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.225ns period=6.450ns})
  Destination:            mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.225ns period=6.450ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.450ns  (clk rise@6.450ns - clk rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 3.757ns (58.381%)  route 2.678ns (41.619%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.933 - 6.450 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2176, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X42Y58         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.334     1.074    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[22]
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.126     1.200 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_32/O
                         net (fo=1, routed)           0.137     1.337    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_32_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I3_O)        0.043     1.380 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28/O
                         net (fo=1, routed)           0.228     1.608    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I1_O)        0.043     1.651 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25/O
                         net (fo=1, routed)           0.000     1.651    mulf1/operator/RoundingAdder/S[0]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.902 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.902    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.951 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     1.951    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.000 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     2.000    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.049 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.049    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.098 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.098    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.147 r  mulf1/operator/RoundingAdder/g0_b2__47_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.147    mulf1/operator/RoundingAdder/g0_b2__47_i_8_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.196 r  mulf1/operator/RoundingAdder/minusOp_carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.196    mulf1/operator/RoundingAdder/minusOp_carry_i_9__0_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.245 r  mulf1/operator/RoundingAdder/minusOp_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.245    mulf1/operator/RoundingAdder/minusOp_carry_i_11_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.349 r  mulf1/operator/RoundingAdder/minusOp_carry_i_10__0/O[0]
                         net (fo=15, routed)          0.180     2.530    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.120     2.650 f  mulf1/operator/RoundingAdder/minusOp_carry_i_13/O
                         net (fo=9, routed)           0.310     2.960    mulf1/operator/RoundingAdder/minusOp_carry_i_13_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.043     3.003 f  mulf1/operator/RoundingAdder/Mfull_c0_i_27/O
                         net (fo=1, routed)           0.137     3.140    mulf1/operator/RoundingAdder/Mfull_c0_i_27_n_0
    SLICE_X39Y66         LUT5 (Prop_lut5_I4_O)        0.043     3.183 r  mulf1/operator/RoundingAdder/Mfull_c0_i_23/O
                         net (fo=3, routed)           0.187     3.369    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/eqOp1_in
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.043     3.412 r  mulf1/operator/RoundingAdder/g0_b2__47_i_7/O
                         net (fo=22, routed)          0.420     3.832    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X40Y67         LUT6 (Prop_lut6_I1_O)        0.043     3.875 r  mulf1/operator/RoundingAdder/Mfull_c0_i_8__0/O
                         net (fo=1, routed)           0.211     4.087    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[9]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[17])
                                                      2.280     6.367 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[17]
                         net (fo=3, routed)           0.533     6.900    mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][0]
    SLICE_X45Y70         LUT6 (Prop_lut6_I4_O)        0.043     6.943 r  mulf1/operator/RoundingAdder/g0_b0__70__0/O
                         net (fo=1, routed)           0.000     6.943    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1_reg[2]_1[1]
    SLICE_X45Y70         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.450     6.450 r  
                                                      0.000     6.450 r  clk (IN)
                         net (fo=2176, unset)         0.483     6.933    mulf2/operator/SignificandMultiplication/clk
    SLICE_X45Y70         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1_reg[1]/C
                         clock pessimism              0.000     6.933    
                         clock uncertainty           -0.035     6.897    
    SLICE_X45Y70         FDRE (Setup_fdre_C_D)        0.033     6.930    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                 -0.013    




