
*** Running vivado
    with args -log rp_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rp_top.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source rp_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1276.930 ; gain = 11.891
Command: synth_design -top rp_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 812
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1276.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rp_top' [C:/Users/240689/UART_TX/sources/rp_top.vhd:15]
	Parameter G_DIV_FACT bound to: 434 - type: integer 
INFO: [Synth 8-3491] module 'ce_gen' declared at 'C:/Users/240689/UART_TX/sources/ce_gen.vhd:6' bound to instance 'ce_gen_i' of component 'ce_gen' [C:/Users/240689/UART_TX/sources/rp_top.vhd:74]
INFO: [Synth 8-638] synthesizing module 'ce_gen' [C:/Users/240689/UART_TX/sources/ce_gen.vhd:18]
	Parameter G_DIV_FACT bound to: 434 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ce_gen' (0#1) [C:/Users/240689/UART_TX/sources/ce_gen.vhd:18]
	Parameter G_DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'C:/Users/240689/UART_TX/sources/btn_in.vhd:6' bound to instance 'btn_in_i' of component 'btn_in' [C:/Users/240689/UART_TX/sources/rp_top.vhd:89]
INFO: [Synth 8-638] synthesizing module 'btn_in' [C:/Users/240689/UART_TX/sources/btn_in.vhd:21]
	Parameter G_DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'sync_reg' declared at 'C:/Users/240689/UART_TX/sources/sync_reg.vhd:6' bound to instance 'sync_reg_i' of component 'sync_reg' [C:/Users/240689/UART_TX/sources/btn_in.vhd:67]
INFO: [Synth 8-638] synthesizing module 'sync_reg' [C:/Users/240689/UART_TX/sources/sync_reg.vhd:14]
WARNING: [Synth 8-614] signal 'SIG_IN' is read in the process but is not in the sensitivity list [C:/Users/240689/UART_TX/sources/sync_reg.vhd:23]
WARNING: [Synth 8-614] signal 'sig_buf' is read in the process but is not in the sensitivity list [C:/Users/240689/UART_TX/sources/sync_reg.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'sync_reg' (0#1) [C:/Users/240689/UART_TX/sources/sync_reg.vhd:14]
	Parameter G_DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/240689/UART_TX/sources/debouncer.vhd:6' bound to instance 'debouncer_i' of component 'debouncer' [C:/Users/240689/UART_TX/sources/btn_in.vhd:76]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/240689/UART_TX/sources/debouncer.vhd:18]
	Parameter G_DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [C:/Users/240689/UART_TX/sources/debouncer.vhd:18]
INFO: [Synth 8-3491] module 'edge_detector' declared at 'C:/Users/240689/UART_TX/sources/edge_detector.vhd:6' bound to instance 'edge_detector_i' of component 'edge_detector' [C:/Users/240689/UART_TX/sources/btn_in.vhd:90]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/240689/UART_TX/sources/edge_detector.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (0#1) [C:/Users/240689/UART_TX/sources/edge_detector.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'btn_in' (0#1) [C:/Users/240689/UART_TX/sources/btn_in.vhd:21]
	Parameter G_DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'C:/Users/240689/UART_TX/sources/btn_in.vhd:6' bound to instance 'btn_in_i' of component 'btn_in' [C:/Users/240689/UART_TX/sources/rp_top.vhd:89]
	Parameter G_DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'C:/Users/240689/UART_TX/sources/btn_in.vhd:6' bound to instance 'btn_in_i' of component 'btn_in' [C:/Users/240689/UART_TX/sources/rp_top.vhd:89]
	Parameter G_DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'C:/Users/240689/UART_TX/sources/btn_in.vhd:6' bound to instance 'btn_in_i' of component 'btn_in' [C:/Users/240689/UART_TX/sources/rp_top.vhd:89]
INFO: [Synth 8-3491] module 'uart_tx' declared at 'C:/Users/240689/UART_TX/sources/uart_tx.vhd:6' bound to instance 'uart_tx_i' of component 'uart_tx' [C:/Users/240689/UART_TX/sources/rp_top.vhd:106]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/240689/UART_TX/sources/uart_tx.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (0#1) [C:/Users/240689/UART_TX/sources/uart_tx.vhd:18]
WARNING: [Synth 8-614] signal 'SW' is read in the process but is not in the sensitivity list [C:/Users/240689/UART_TX/sources/rp_top.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'rp_top' (0#1) [C:/Users/240689/UART_TX/sources/rp_top.vhd:15]
WARNING: [Synth 8-7129] Port CLK in module sync_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module rp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module rp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module rp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module rp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module rp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module rp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[0] in module rp_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1276.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1276.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1276.930 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1276.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'DISP_SEG[*]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_SEG[*]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_SEG[0]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_SEG[1]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_SEG[2]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_SEG[3]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_SEG[4]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_SEG[5]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_SEG[6]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_SEG[7]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_DIG[*]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_DIG[*]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_DIG[0]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_DIG[1]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_DIG[2]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_DIG[3]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DISP_DIG[4]'. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rp_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rp_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1298.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1298.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.488 ; gain = 21.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.488 ; gain = 21.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.488 ; gain = 21.559
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pres_st_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                     000000000001 |                             0000
                 st_wait |                     000000000010 |                             0001
              st_start_b |                     000000000100 |                             0010
                st_bit_0 |                     000000001000 |                             0011
                st_bit_1 |                     000000010000 |                             0100
                st_bit_2 |                     000000100000 |                             0101
                st_bit_3 |                     000001000000 |                             0110
                st_bit_4 |                     000010000000 |                             0111
                st_bit_5 |                     000100000000 |                             1000
                st_bit_6 |                     001000000000 |                             1001
                st_bit_7 |                     010000000000 |                             1010
               st_stop_b |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pres_st_reg' using encoding 'one-hot' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'Tx_busy_comb_reg' [C:/Users/240689/UART_TX/sources/uart_tx.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'data_in_reg' [C:/Users/240689/UART_TX/sources/rp_top.vhd:111]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.488 ; gain = 21.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 13    
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 8     
	  12 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port LED[7] in module rp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module rp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module rp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module rp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module rp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module rp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[0] in module rp_top is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (data_in_reg[1]) is unused and will be removed from module rp_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1298.488 ; gain = 21.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1298.488 ; gain = 21.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1298.488 ; gain = 21.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1298.488 ; gain = 21.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1298.488 ; gain = 21.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1298.488 ; gain = 21.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1298.488 ; gain = 21.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1298.488 ; gain = 21.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1298.488 ; gain = 21.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1298.488 ; gain = 21.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     4|
|4     |LUT3  |    15|
|5     |LUT4  |     4|
|6     |LUT5  |     7|
|7     |LUT6  |    12|
|8     |FDRE  |    30|
|9     |LD    |     6|
|10    |IBUF  |     6|
|11    |OBUF  |     2|
|12    |OBUFT |     7|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1298.488 ; gain = 21.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1298.488 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1298.488 ; gain = 21.559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1298.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1298.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

Synth Design complete, checksum: f45fb87f
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 39 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1298.488 ; gain = 21.559
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/240689/UART_TX/UART_TX.runs/synth_1/rp_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rp_top_utilization_synth.rpt -pb rp_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 10:32:30 2025...
