{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/seq_s_a.html", "content": "<html><head><meta http-equiv=\"Content-Type\" content=\"text/html; charset=us-ascii\">\n<!-- base href=\"http://www.vdlande.com/VHDL/seq_s_a.html\" --><title>VHDL Reference Guide - Sequential Signal Assignment</title></head><body bgcolor=\"mintcream\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: -1px -1px 0pt; padding: 0pt; background: rgb(255, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial;\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: 12px; padding: 8px; background: rgb(221, 221, 221) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; font-family: arial,sans-serif; font-style: normal; font-variant: normal; font-size: 13px; line-height: normal; font-size-adjust: none; font-stretch: normal; -x-system-font: none; color: rgb(0, 0, 0); font-weight: normal; text-align: left;\">This is Google's cache of <a href=\"http://www.vdlande.com/VHDL/seq_s_a.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">http://www.vdlande.com/VHDL/seq_s_a.html</a>. It is a snapshot of the page as it appeared on Sep 9, 2009 11:15:39 GMT. The <a href=\"http://www.vdlande.com/VHDL/seq_s_a.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Learn more</a><br><br><div style=\"float: right;\"><a href=\"http://74.125.155.132/search?q=cache:zKpMMDcuUIEJ:www.vdlande.com/VHDL/seq_s_a.html+site:www.vdlande.com+VHDL+reference+guide+vdlande&amp;hl=en&amp;client=firefox-a&amp;gl=us&amp;strip=1\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background: rgb(255, 255, 102) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight: bold;\">reference</span>&nbsp;<span style=\"font-weight: bold;\">guide</span>&nbsp;<span style=\"font-weight: bold;\">vdlande</span>&nbsp;&nbsp;</div></div></div><div style=\"position: relative;\">\n\n\n\n\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\">\n<caption><b>Sequential Signal Assignment</b></caption>\n<tbody><tr><td colspan=\"3\"><hr></td></tr>\n<tr>\n<td bgcolor=\"lightcyan\">Sequential statement</td>\n<td>---- used in ----&gt;</td>\n<td bgcolor=\"lightgreen\">Process<br>Procedure</td>\n</tr>\n</tbody></table>\n\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Syntax</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"40%\">\n<tbody><tr>\n<td><pre>signal_name &lt;= expression;</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"40%\">\n<tbody><tr>\n<td><pre>signal_name &lt;= expression after delay;</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n\n<div align=\"center\">\nSee LRM section 8.3\n\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Rules and Examples</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"100%\">\n<tbody><tr>\n<td colspan=\"2\">A sequential signal assignment takes effect only when the process\nsuspends. If there is more than one assignment to the same signal before\nsuspension, the last one executed takes effect:\n</td>\n</tr>\n<tr>\n<td valign=\"top\"><pre>process (A, B, SEL)\nbegin\n  Z &lt;= B;\n  if SEL='1' then\n    Z &lt;= A;\n  end if;\nend process;</pre></td>\n<td>An equivalent process:\n<pre>process (A, B, SEL)\nbegin\n  if SEL='1' then\n    Z &lt;= A;\n  else\n    Z &lt;= B;\n  end if;\nend process;</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"90%\">\n<tbody><tr>\n<td>If a signal which has assignments to it within a process is also in\nthe sensitivity list, it may cause the process to be reactivated:\n<pre>architecture EX1 of V is\n  signal A,B,M,N,Y,Z : integer;\nbegin\n  process (A, B, M, N) \n  begin\n    M &lt;= A;\n    N &lt;= B;\n    Z &lt;= M + N;\n    M &lt;= 2*A;\n    Y &lt;= M + N;\n  end process;\nend EX1;</pre>\nIn this architecture, the signals Y and Z will both get the same value\n(2*A + B) because even though two assignments to the signal M are\nexecuted, the first will always be superceded by the second</td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"75%\">\n<tbody><tr>\n<td colspan=\"2\">A sequential signal assignment may have a delay:\n<pre>process (A,B)\nbegin\n  SUM   &lt;= A xor B after 1.7 ns;\n  CARRY &lt;= A and B after 1.2 ns;\nend process;\n</pre></td>\n</tr>\n<tr>\n<td valign=\"top\">The rules about what happpens when a delayed signal assignment is\nsubsequently overridden are complex: see the LRM section 8.3.1 or \"A\n<b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b> Primer\" by Jayaram Bhasker, section 4.14</td>\n<td valign=\"top\">A delayed sequential signal assignment does <b>not</b> suspend the\nprocess or procedure for the time specified. The assignment is\n<b>scheduled</b> to occur after the specified time, and any further\nsequential statements are executed immediately</td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Synthesis Issues</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>Sequential signal assignments are generally synthesisable, providing\nthey use types and operators acceptable to the synthesis tool. Delays\nare usually ignored.\n<p>\nAll signals with assignments to them within a \"clocked process\" will\nbecome the outputs of registers in the synthesised design.\n</p><p>\nSignals driven by a \"combinational process\" will be inferred as the\noutputs of combinational logic <b>but</b> a signal which is assigned\nonly under certain conditions may infer a latch. Assignment to 'Z' will\nnormally generate tri-state drivers. assignment to 'X' may not be\nsupported.\n</p></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n\n\n<div align=\"center\">\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Whats New in '93</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n\nIn <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93, any signal assignment statement may have an optional label:\n</p><pre>label: signal_name &lt;= expression;</pre>\nA delayed signal assignment with inertial delay may be explicitly\npreceded by the keyword <b>inertial</b>. It may also have a <b>reject\ntime</b> specified. This is the minimum \"pulse width\" to be propagated,\nif different from the inertial delay:\n<pre>output &lt;= <b>reject</b> 2 ns <b>inertial</b> input <b>after</b> 10 ns;</pre>\n\n</div>\n\n<hr width=\"80%\">\n</div></body></html>", "encoding": "ascii"}