// Seed: 1545537970
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    input wor id_4
    , id_10,
    output wand id_5,
    input uwire id_6,
    input uwire id_7,
    output wire id_8
);
  assign id_10 = {1{'b0}};
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    output uwire id_2,
    output supply1 id_3
);
  wire id_5;
  id_6(
      .id_0(1),
      .id_1(id_5),
      .id_2(1'h0 & id_3),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1'b0),
      .id_7(~1 == 1),
      .id_8(1 != 1),
      .id_9(1'b0),
      .id_10(1)
  ); module_0(
      id_2, id_2, id_0, id_0, id_0, id_3, id_0, id_0, id_2
  );
endmodule
