{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709875362566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709875362567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  7 23:22:42 2024 " "Processing started: Thu Mar  7 23:22:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709875362567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875362567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875362567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709875363200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709875363200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador1bit " "Found entity 1: sumador1bit" {  } { { "sumador1bit.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/sumador1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875373973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875373973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875373975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875373975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875373977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875373977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Divisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875373979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875373979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_tb " "Found entity 1: Divisor_tb" {  } { { "Divisor_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Divisor_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875373981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875373981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.sv 2 2 " "Found 2 design units, including 2 entities, in source file inversor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Found entity 1: inversor" {  } { { "inversor.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875373983 ""} { "Info" "ISGN_ENTITY_NAME" "2 nand_d " "Found entity 2: nand_d" {  } { { "inversor.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875373983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875373983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "restador.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875373985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875373985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_tb " "Found entity 1: restador_tb" {  } { { "restador_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/restador_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875373987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875373987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875373989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875373989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_tb " "Found entity 1: multiplicador_tb" {  } { { "multiplicador_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875373991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875373991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andoperation.sv 1 1 " "Found 1 design units, including 1 entities, in source file andoperation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andoperation " "Found entity 1: andoperation" {  } { { "andoperation.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/andoperation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875373993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875373993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andoperation_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file andoperation_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andoperation_tb " "Found entity 1: andoperation_tb" {  } { { "andoperation_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/andoperation_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875373994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875373994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oroperator.sv 1 1 " "Found 1 design units, including 1 entities, in source file oroperator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oroperator " "Found entity 1: oroperator" {  } { { "oroperator.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/oroperator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875373996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875373996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oroperator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file oroperator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oroperator_tb " "Found entity 1: oroperator_tb" {  } { { "oroperator_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/oroperator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875373998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875373998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xoroperator.sv 1 1 " "Found 1 design units, including 1 entities, in source file xoroperator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xoroperator " "Found entity 1: xoroperator" {  } { { "xoroperator.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/xoroperator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875374000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875374000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xoroperator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xoroperator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xoroperator_tb " "Found entity 1: xoroperator_tb" {  } { { "xoroperator_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/xoroperator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875374002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875374002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft " "Found entity 1: shiftleft" {  } { { "shiftleft.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/shiftleft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875374003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875374003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft_tb " "Found entity 1: shiftleft_tb" {  } { { "shiftleft_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/shiftleft_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875374005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875374005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftright " "Found entity 1: shiftright" {  } { { "shiftright.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/shiftright.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875374007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875374007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftright_tb " "Found entity 1: shiftright_tb" {  } { { "shiftright_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/shiftright_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875374009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875374009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875374011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875374011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Calculator_tb " "Found entity 1: Calculator_tb" {  } { { "Calculator_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875374013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875374013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrovariable.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrovariable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registrovariable " "Found entity 1: Registrovariable" {  } { { "Registrovariable.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875374015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875374015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator_con_altera.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculator_con_altera.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Calculator_con_altera " "Found entity 1: Calculator_con_altera" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875374017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875374017 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Registrovariable2.sv(10) " "Verilog HDL information at Registrovariable2.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "Registrovariable2.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable2.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709875374019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrovariable2.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrovariable2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registrovariable2 " "Found entity 1: Registrovariable2" {  } { { "Registrovariable2.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875374019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875374019 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow Calculator.sv(29) " "Verilog HDL Implicit Net warning at Calculator.sv(29): created implicit net for \"overflow\"" {  } { { "Calculator.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875374019 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator_con_altera " "Elaborating entity \"Calculator_con_altera\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709875374072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrovariable Registrovariable:registro " "Elaborating entity \"Registrovariable\" for hierarchy \"Registrovariable:registro\"" {  } { { "Calculator_con_altera.sv" "registro" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875374183 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rselector Registrovariable.sv(7) " "Verilog HDL Always Construct warning at Registrovariable.sv(7): inferring latch(es) for variable \"Rselector\", which holds its previous value in one or more paths through the always construct" {  } { { "Registrovariable.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709875374185 "|Calculator_con_altera|Registrovariable:registro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselector\[0\] Registrovariable.sv(7) " "Inferred latch for \"Rselector\[0\]\" at Registrovariable.sv(7)" {  } { { "Registrovariable.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875374187 "|Calculator_con_altera|Registrovariable:registro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselector\[1\] Registrovariable.sv(7) " "Inferred latch for \"Rselector\[1\]\" at Registrovariable.sv(7)" {  } { { "Registrovariable.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875374187 "|Calculator_con_altera|Registrovariable:registro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselector\[2\] Registrovariable.sv(7) " "Inferred latch for \"Rselector\[2\]\" at Registrovariable.sv(7)" {  } { { "Registrovariable.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875374187 "|Calculator_con_altera|Registrovariable:registro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselector\[3\] Registrovariable.sv(7) " "Inferred latch for \"Rselector\[3\]\" at Registrovariable.sv(7)" {  } { { "Registrovariable.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875374187 "|Calculator_con_altera|Registrovariable:registro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calculator Calculator:mycalculator " "Elaborating entity \"Calculator\" for hierarchy \"Calculator:mycalculator\"" {  } { { "Calculator_con_altera.sv" "mycalculator" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875374202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador Calculator:mycalculator\|sumador:mysumador " "Elaborating entity \"sumador\" for hierarchy \"Calculator:mycalculator\|sumador:mysumador\"" {  } { { "Calculator.sv" "mysumador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875374248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 sumador.sv(6) " "Verilog HDL assignment warning at sumador.sv(6): truncated value with size 8 to match size of target (1)" {  } { { "sumador.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/sumador.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709875374249 "|Calculator_con_altera|Calculator:mycalculator|sumador:mysumador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador1bit Calculator:mycalculator\|sumador:mysumador\|sumador1bit:forloop\[0\].misumador " "Elaborating entity \"sumador1bit\" for hierarchy \"Calculator:mycalculator\|sumador:mysumador\|sumador1bit:forloop\[0\].misumador\"" {  } { { "sumador.sv" "forloop\[0\].misumador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/sumador.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875374307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador Calculator:mycalculator\|restador:myrestador " "Elaborating entity \"restador\" for hierarchy \"Calculator:mycalculator\|restador:myrestador\"" {  } { { "Calculator.sv" "myrestador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875374400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor Calculator:mycalculator\|restador:myrestador\|inversor:inverter " "Elaborating entity \"inversor\" for hierarchy \"Calculator:mycalculator\|restador:myrestador\|inversor:inverter\"" {  } { { "restador.sv" "inverter" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/restador.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875374442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_d Calculator:mycalculator\|restador:myrestador\|inversor:inverter\|nand_d:loop\[0\].nand_inst " "Elaborating entity \"nand_d\" for hierarchy \"Calculator:mycalculator\|restador:myrestador\|inversor:inverter\|nand_d:loop\[0\].nand_inst\"" {  } { { "inversor.sv" "loop\[0\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875374539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador Calculator:mycalculator\|multiplicador:mymultiplicador " "Elaborating entity \"multiplicador\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\"" {  } { { "Calculator.sv" "mymultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875374606 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplicador_1bit.sv 1 1 " "Using design file multiplicador_1bit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador_1bit " "Found entity 1: Multiplicador_1bit" {  } { { "multiplicador_1bit.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709875374640 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1709875374640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[0\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[0\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[0\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875374641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador Calculator:mycalculator\|multiplicador:mymultiplicador\|sumador:loop\[0\].misumador " "Elaborating entity \"sumador\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|sumador:loop\[0\].misumador\"" {  } { { "multiplicador.sv" "loop\[0\].misumador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875374689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 1 sumador.sv(6) " "Verilog HDL assignment warning at sumador.sv(6): truncated value with size 15 to match size of target (1)" {  } { { "sumador.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/sumador.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709875374692 "|Calculator_con_altera|Calculator:mycalculator|multiplicador:mymultiplicador|sumador:loop[0].misumador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[1\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[1\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[1\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875374790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[2\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[2\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[2\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875374858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[3\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[3\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[3\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875374911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[4\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[4\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[4\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875374972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[5\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[5\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[5\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875375070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[6\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[6\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[6\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875375091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[7\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[7\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[7\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875375153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Calculator:mycalculator\|Divisor:mydivisor " "Elaborating entity \"Divisor\" for hierarchy \"Calculator:mycalculator\|Divisor:mydivisor\"" {  } { { "Calculator.sv" "mydivisor" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875375211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Divisor.sv(24) " "Verilog HDL assignment warning at Divisor.sv(24): truncated value with size 32 to match size of target (8)" {  } { { "Divisor.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Divisor.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709875375212 "|Calculator_con_altera|Calculator:mycalculator|Divisor:mydivisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andoperation Calculator:mycalculator\|andoperation:myand " "Elaborating entity \"andoperation\" for hierarchy \"Calculator:mycalculator\|andoperation:myand\"" {  } { { "Calculator.sv" "myand" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875376554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oroperator Calculator:mycalculator\|oroperator:myor " "Elaborating entity \"oroperator\" for hierarchy \"Calculator:mycalculator\|oroperator:myor\"" {  } { { "Calculator.sv" "myor" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875376655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xoroperator Calculator:mycalculator\|xoroperator:myxor " "Elaborating entity \"xoroperator\" for hierarchy \"Calculator:mycalculator\|xoroperator:myxor\"" {  } { { "Calculator.sv" "myxor" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875376708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft Calculator:mycalculator\|shiftleft:myshiftl " "Elaborating entity \"shiftleft\" for hierarchy \"Calculator:mycalculator\|shiftleft:myshiftl\"" {  } { { "Calculator.sv" "myshiftl" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875376753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftright Calculator:mycalculator\|shiftright:myshiftr " "Elaborating entity \"shiftright\" for hierarchy \"Calculator:mycalculator\|shiftright:myshiftr\"" {  } { { "Calculator.sv" "myshiftr" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875376795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrovariable2 Registrovariable2:registro2 " "Elaborating entity \"Registrovariable2\" for hierarchy \"Registrovariable2:registro2\"" {  } { { "Calculator_con_altera.sv" "registro2" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875376847 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin misumador 32 8 " "Port \"Cin\" on the entity instantiation of \"misumador\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "inversor.sv" "misumador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1709875377036 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|sumador:misumador"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[7\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[7\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[7\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377036 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[7].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[7\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[7\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[7\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377036 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[7].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[7\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[7\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[7\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1709875377036 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[7].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[6\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[6\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[6\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377036 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[6].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[6\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[6\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[6\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377036 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[6].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[6\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[6\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[6\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1709875377037 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[6].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[5\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[5\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[5\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377037 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[5].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[5\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[5\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[5\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377037 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[5].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[5\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[5\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[5\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1709875377037 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[5].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[4\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[4\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[4\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377037 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[4].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[4\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[4\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[4\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377037 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[4].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[4\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[4\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[4\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1709875377037 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[4].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[3\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[3\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[3\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377037 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[3].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[3\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[3\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[3\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377037 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[3].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[3\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[3\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[3\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1709875377037 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[3].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[2\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[2\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[2\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377038 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[2].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[2\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[2\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[2\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377038 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[2].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[2\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[2\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[2\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1709875377038 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[2].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[1\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[1\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[1\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377038 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[1].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[1\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[1\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[1\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377038 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[1].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[1\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[1\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[1\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1709875377038 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[1].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[0\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[0\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[0\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377038 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[0].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[0\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[0\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[0\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709875377038 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[0].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[0\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[0\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[0\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1709875377038 "|Calculator_con_altera|Calculator:mycalculator|restador:myrestador|inversor:inverter|nand_d:loop[0].nand_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out_data2\[7\] " "Net \"reg_out_data2\[7\]\" is missing source, defaulting to GND" {  } { { "Calculator_con_altera.sv" "reg_out_data2\[7\]" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709875377044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out_data2\[6\] " "Net \"reg_out_data2\[6\]\" is missing source, defaulting to GND" {  } { { "Calculator_con_altera.sv" "reg_out_data2\[6\]" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709875377044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out_data2\[5\] " "Net \"reg_out_data2\[5\]\" is missing source, defaulting to GND" {  } { { "Calculator_con_altera.sv" "reg_out_data2\[5\]" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709875377044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out_data2\[4\] " "Net \"reg_out_data2\[4\]\" is missing source, defaulting to GND" {  } { { "Calculator_con_altera.sv" "reg_out_data2\[4\]" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709875377044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_input_select\[3\] " "Net \"reg_input_select\[3\]\" is missing source, defaulting to GND" {  } { { "Calculator_con_altera.sv" "reg_input_select\[3\]" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709875377044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_input_select\[2\] " "Net \"reg_input_select\[2\]\" is missing source, defaulting to GND" {  } { { "Calculator_con_altera.sv" "reg_input_select\[2\]" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709875377044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_input_select\[1\] " "Net \"reg_input_select\[1\]\" is missing source, defaulting to GND" {  } { { "Calculator_con_altera.sv" "reg_input_select\[1\]" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709875377044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_input_select\[0\] " "Net \"reg_input_select\[0\]\" is missing source, defaulting to GND" {  } { { "Calculator_con_altera.sv" "reg_input_select\[0\]" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709875377044 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1709875377044 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "23 " "23 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1709875377631 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "resultadito\[8\] GND " "Pin \"resultadito\[8\]\" is stuck at GND" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709875377646 "|Calculator_con_altera|resultadito[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultadito\[9\] GND " "Pin \"resultadito\[9\]\" is stuck at GND" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709875377646 "|Calculator_con_altera|resultadito[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultadito\[10\] GND " "Pin \"resultadito\[10\]\" is stuck at GND" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709875377646 "|Calculator_con_altera|resultadito[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultadito\[11\] GND " "Pin \"resultadito\[11\]\" is stuck at GND" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709875377646 "|Calculator_con_altera|resultadito[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultadito\[12\] GND " "Pin \"resultadito\[12\]\" is stuck at GND" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709875377646 "|Calculator_con_altera|resultadito[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultadito\[13\] GND " "Pin \"resultadito\[13\]\" is stuck at GND" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709875377646 "|Calculator_con_altera|resultadito[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultadito\[14\] GND " "Pin \"resultadito\[14\]\" is stuck at GND" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709875377646 "|Calculator_con_altera|resultadito[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultadito\[15\] GND " "Pin \"resultadito\[15\]\" is stuck at GND" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709875377646 "|Calculator_con_altera|resultadito[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bandera\[0\] GND " "Pin \"bandera\[0\]\" is stuck at GND" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709875377646 "|Calculator_con_altera|bandera[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bandera\[1\] GND " "Pin \"bandera\[1\]\" is stuck at GND" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709875377646 "|Calculator_con_altera|bandera[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bandera\[2\] GND " "Pin \"bandera\[2\]\" is stuck at GND" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709875377646 "|Calculator_con_altera|bandera[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bandera\[3\] GND " "Pin \"bandera\[3\]\" is stuck at GND" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709875377646 "|Calculator_con_altera|bandera[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709875377646 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709875377735 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/output_files/Calculadora.map.smsg " "Generated suppressed messages file C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/output_files/Calculadora.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875377958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709875378284 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709875378284 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_select\[0\] " "No output dependent on input pin \"op_select\[0\]\"" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709875378462 "|Calculator_con_altera|op_select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_select\[1\] " "No output dependent on input pin \"op_select\[1\]\"" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709875378462 "|Calculator_con_altera|op_select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_select\[2\] " "No output dependent on input pin \"op_select\[2\]\"" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709875378462 "|Calculator_con_altera|op_select[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_select\[3\] " "No output dependent on input pin \"op_select\[3\]\"" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709875378462 "|Calculator_con_altera|op_select[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operandou\[0\] " "No output dependent on input pin \"operandou\[0\]\"" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709875378462 "|Calculator_con_altera|operandou[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operandou\[1\] " "No output dependent on input pin \"operandou\[1\]\"" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709875378462 "|Calculator_con_altera|operandou[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operandou\[2\] " "No output dependent on input pin \"operandou\[2\]\"" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709875378462 "|Calculator_con_altera|operandou[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operandou\[3\] " "No output dependent on input pin \"operandou\[3\]\"" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709875378462 "|Calculator_con_altera|operandou[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operandou\[4\] " "No output dependent on input pin \"operandou\[4\]\"" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709875378462 "|Calculator_con_altera|operandou[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operandou\[5\] " "No output dependent on input pin \"operandou\[5\]\"" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709875378462 "|Calculator_con_altera|operandou[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operandou\[6\] " "No output dependent on input pin \"operandou\[6\]\"" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709875378462 "|Calculator_con_altera|operandou[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operandou\[7\] " "No output dependent on input pin \"operandou\[7\]\"" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709875378462 "|Calculator_con_altera|operandou[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1709875378462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709875378464 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709875378464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709875378464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709875378464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709875378548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  7 23:22:58 2024 " "Processing ended: Thu Mar  7 23:22:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709875378548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709875378548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709875378548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709875378548 ""}
