{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 21:43:46 2021 " "Info: Processing started: Fri Apr 09 21:43:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off twobitCounter -c twobitCounter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off twobitCounter -c twobitCounter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ck " "Info: Assuming node \"ck\" is an undefined clock" {  } { { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 11 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ck register register twobitCounterDFF:d0\|q twobitCounterDFF:d0\|q 500.0 MHz Internal " "Info: Clock \"ck\" Internal fmax is restricted to 500.0 MHz between source register \"twobitCounterDFF:d0\|q\" and destination register \"twobitCounterDFF:d0\|q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns twobitCounterDFF:d0\|q 1 REG LCFF_X39_Y23_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 2; REG Node = 'twobitCounterDFF:d0\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { twobitCounterDFF:d0|q } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns twobitCounterDFF:d0\|q~0 2 COMB LCCOMB_X39_Y23_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X39_Y23_N2; Fanout = 1; COMB Node = 'twobitCounterDFF:d0\|q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { twobitCounterDFF:d0|q twobitCounterDFF:d0|q~0 } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns twobitCounterDFF:d0\|q 3 REG LCFF_X39_Y23_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 2; REG Node = 'twobitCounterDFF:d0\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { twobitCounterDFF:d0|q~0 twobitCounterDFF:d0|q } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { twobitCounterDFF:d0|q twobitCounterDFF:d0|q~0 twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { twobitCounterDFF:d0|q {} twobitCounterDFF:d0|q~0 {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck destination 2.023 ns + Shortest register " "Info: + Shortest clock path from clock \"ck\" to destination register is 2.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns ck 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.618 ns) 2.023 ns twobitCounterDFF:d0\|q 2 REG LCFF_X39_Y23_N3 2 " "Info: 2: + IC(0.575 ns) + CELL(0.618 ns) = 2.023 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 2; REG Node = 'twobitCounterDFF:d0\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { ck twobitCounterDFF:d0|q } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 71.58 % ) " "Info: Total cell delay = 1.448 ns ( 71.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.575 ns ( 28.42 % ) " "Info: Total interconnect delay = 0.575 ns ( 28.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { ck twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { ck {} ck~combout {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck source 2.023 ns - Longest register " "Info: - Longest clock path from clock \"ck\" to source register is 2.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns ck 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.618 ns) 2.023 ns twobitCounterDFF:d0\|q 2 REG LCFF_X39_Y23_N3 2 " "Info: 2: + IC(0.575 ns) + CELL(0.618 ns) = 2.023 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 2; REG Node = 'twobitCounterDFF:d0\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { ck twobitCounterDFF:d0|q } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 71.58 % ) " "Info: Total cell delay = 1.448 ns ( 71.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.575 ns ( 28.42 % ) " "Info: Total interconnect delay = 0.575 ns ( 28.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { ck twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { ck {} ck~combout {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { ck twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { ck {} ck~combout {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { twobitCounterDFF:d0|q twobitCounterDFF:d0|q~0 twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { twobitCounterDFF:d0|q {} twobitCounterDFF:d0|q~0 {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { ck twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { ck {} ck~combout {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { twobitCounterDFF:d0|q {} } {  } {  } "" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "twobitCounterDFF:d0\|q r ck 3.936 ns register " "Info: tsu for register \"twobitCounterDFF:d0\|q\" (data pin = \"r\", clock pin = \"ck\") is 3.936 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.869 ns + Longest pin register " "Info: + Longest pin to register delay is 5.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns r 1 PIN PIN_V6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V6; Fanout = 1; PIN Node = 'r'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.615 ns) + CELL(0.272 ns) 5.714 ns twobitCounterDFF:d0\|q~0 2 COMB LCCOMB_X39_Y23_N2 1 " "Info: 2: + IC(4.615 ns) + CELL(0.272 ns) = 5.714 ns; Loc. = LCCOMB_X39_Y23_N2; Fanout = 1; COMB Node = 'twobitCounterDFF:d0\|q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.887 ns" { r twobitCounterDFF:d0|q~0 } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.869 ns twobitCounterDFF:d0\|q 3 REG LCFF_X39_Y23_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.869 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 2; REG Node = 'twobitCounterDFF:d0\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { twobitCounterDFF:d0|q~0 twobitCounterDFF:d0|q } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 21.37 % ) " "Info: Total cell delay = 1.254 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.615 ns ( 78.63 % ) " "Info: Total interconnect delay = 4.615 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.869 ns" { r twobitCounterDFF:d0|q~0 twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.869 ns" { r {} r~combout {} twobitCounterDFF:d0|q~0 {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 4.615ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck destination 2.023 ns - Shortest register " "Info: - Shortest clock path from clock \"ck\" to destination register is 2.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns ck 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.618 ns) 2.023 ns twobitCounterDFF:d0\|q 2 REG LCFF_X39_Y23_N3 2 " "Info: 2: + IC(0.575 ns) + CELL(0.618 ns) = 2.023 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 2; REG Node = 'twobitCounterDFF:d0\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { ck twobitCounterDFF:d0|q } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 71.58 % ) " "Info: Total cell delay = 1.448 ns ( 71.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.575 ns ( 28.42 % ) " "Info: Total interconnect delay = 0.575 ns ( 28.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { ck twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { ck {} ck~combout {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.869 ns" { r twobitCounterDFF:d0|q~0 twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.869 ns" { r {} r~combout {} twobitCounterDFF:d0|q~0 {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 4.615ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { ck twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { ck {} ck~combout {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ck v0 twobitCounterDFF:d0\|q 4.683 ns register " "Info: tco from clock \"ck\" to destination pin \"v0\" through register \"twobitCounterDFF:d0\|q\" is 4.683 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck source 2.023 ns + Longest register " "Info: + Longest clock path from clock \"ck\" to source register is 2.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns ck 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.618 ns) 2.023 ns twobitCounterDFF:d0\|q 2 REG LCFF_X39_Y23_N3 2 " "Info: 2: + IC(0.575 ns) + CELL(0.618 ns) = 2.023 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 2; REG Node = 'twobitCounterDFF:d0\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { ck twobitCounterDFF:d0|q } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 71.58 % ) " "Info: Total cell delay = 1.448 ns ( 71.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.575 ns ( 28.42 % ) " "Info: Total interconnect delay = 0.575 ns ( 28.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { ck twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { ck {} ck~combout {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.566 ns + Longest register pin " "Info: + Longest register to pin delay is 2.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns twobitCounterDFF:d0\|q 1 REG LCFF_X39_Y23_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 2; REG Node = 'twobitCounterDFF:d0\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { twobitCounterDFF:d0|q } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(1.972 ns) 2.566 ns v0 2 PIN PIN_C4 0 " "Info: 2: + IC(0.594 ns) + CELL(1.972 ns) = 2.566 ns; Loc. = PIN_C4; Fanout = 0; PIN Node = 'v0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { twobitCounterDFF:d0|q v0 } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 76.85 % ) " "Info: Total cell delay = 1.972 ns ( 76.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.594 ns ( 23.15 % ) " "Info: Total interconnect delay = 0.594 ns ( 23.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { twobitCounterDFF:d0|q v0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.566 ns" { twobitCounterDFF:d0|q {} v0 {} } { 0.000ns 0.594ns } { 0.000ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { ck twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { ck {} ck~combout {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { twobitCounterDFF:d0|q v0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.566 ns" { twobitCounterDFF:d0|q {} v0 {} } { 0.000ns 0.594ns } { 0.000ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "twobitCounterDFF:d0\|q r ck -3.697 ns register " "Info: th for register \"twobitCounterDFF:d0\|q\" (data pin = \"r\", clock pin = \"ck\") is -3.697 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck destination 2.023 ns + Longest register " "Info: + Longest clock path from clock \"ck\" to destination register is 2.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns ck 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.618 ns) 2.023 ns twobitCounterDFF:d0\|q 2 REG LCFF_X39_Y23_N3 2 " "Info: 2: + IC(0.575 ns) + CELL(0.618 ns) = 2.023 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 2; REG Node = 'twobitCounterDFF:d0\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { ck twobitCounterDFF:d0|q } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 71.58 % ) " "Info: Total cell delay = 1.448 ns ( 71.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.575 ns ( 28.42 % ) " "Info: Total interconnect delay = 0.575 ns ( 28.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { ck twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { ck {} ck~combout {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.869 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns r 1 PIN PIN_V6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V6; Fanout = 1; PIN Node = 'r'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.615 ns) + CELL(0.272 ns) 5.714 ns twobitCounterDFF:d0\|q~0 2 COMB LCCOMB_X39_Y23_N2 1 " "Info: 2: + IC(4.615 ns) + CELL(0.272 ns) = 5.714 ns; Loc. = LCCOMB_X39_Y23_N2; Fanout = 1; COMB Node = 'twobitCounterDFF:d0\|q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.887 ns" { r twobitCounterDFF:d0|q~0 } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.869 ns twobitCounterDFF:d0\|q 3 REG LCFF_X39_Y23_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.869 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 2; REG Node = 'twobitCounterDFF:d0\|q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { twobitCounterDFF:d0|q~0 twobitCounterDFF:d0|q } "NODE_NAME" } } { "twobitCounter.v" "" { Text "D:/twobitCounter/twobitCounter.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 21.37 % ) " "Info: Total cell delay = 1.254 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.615 ns ( 78.63 % ) " "Info: Total interconnect delay = 4.615 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.869 ns" { r twobitCounterDFF:d0|q~0 twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.869 ns" { r {} r~combout {} twobitCounterDFF:d0|q~0 {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 4.615ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { ck twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { ck {} ck~combout {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.869 ns" { r twobitCounterDFF:d0|q~0 twobitCounterDFF:d0|q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.869 ns" { r {} r~combout {} twobitCounterDFF:d0|q~0 {} twobitCounterDFF:d0|q {} } { 0.000ns 0.000ns 4.615ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 21:43:46 2021 " "Info: Processing ended: Fri Apr 09 21:43:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
