
# ADC HL, rp
ed5a adc hl, de
 0 get_pc_on_fetch 0000
 0 fetch ed at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 ed_prefix
 4 get_pc_on_fetch 0001
 4 fetch 5a at 0001
 8 set_pc_on_fetch 0001 -> 0002
 8 get_l 00
 8 get_h 00
 8 get_e 00
 8 get_d 00
 8 get_f 00
 8 4t_ir_exec
12 3t_ir_exec
15 set_memptr 0000 -> 0001
15 set_l 00 -> 00
15 set_h 00 -> 00
15 set_f 00 -> 40
15 prefix_reset
15 done

# AND r
a7 and a
 0 get_pc_on_fetch 0000
 0 fetch a7 at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 get_a 00
 4 get_a 00
 4 set_a 00 -> 00
 4 set_f 00 -> 54
 4 done

# CP r
bc cp h
 0 get_pc_on_fetch 0000
 0 fetch bc at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 get_h 00
 4 get_a 00
 4 set_f 00 -> 42
 4 done

# DEC rp
2b dec hl
 0 get_pc_on_fetch 0000
 0 fetch 2b at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 6t_fetch
 6 get_l 00
 6 get_h 00
 6 set_l 00 -> ff
 6 set_h 00 -> ff
 6 done

# DI
f3 di
 0 get_pc_on_fetch 0000
 0 fetch f3 at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 set_iff1_on_di 0 -> 0
 4 set_iff2_on_di 0 -> 0
 4 done

# JP nn
c3cdab jp 0xabcd
 0 get_pc_on_fetch 0000
 0 fetch c3 at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 imm16_read abcd at 0001
 4 get_pc_on_imm16_read 0001
 4 3t_read cd at 0001
 7 3t_read ab at 0002
10 set_pc_on_imm16_read 0001 -> 0003
10 set_memptr 0000 -> abcd
10 set_pc_on_jump 0003 -> abcd
10 done

# JR cc, d
28fa jr z, $-4
 0 get_pc_on_fetch 0000
 0 fetch 28 at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 disp_read fa at 0001
 4 get_pc_on_disp_read 0001
 4 3t_read fa at 0001
 7 set_pc_on_disp_read 0001 -> 0002
 7 get_f 00
 7 done

200a jr nz, $+12
 0 get_pc_on_fetch 0000
 0 fetch 20 at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 disp_read 0a at 0001
 4 get_pc_on_disp_read 0001
 4 3t_read 0a at 0001
 7 set_pc_on_disp_read 0001 -> 0002
 7 get_f 00
 7 5t_pc_exec
12 set_memptr 0000 -> 000c
12 set_pc_on_jump 0002 -> 000c
12 done

# LD r, r
47 ld b, a
 0 get_pc_on_fetch 0000
 0 fetch 47 at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 get_a 00
 4 set_b 00 -> 00
 4 done

# LD r, n
3eaf ld a, 0xaf
 0 get_pc_on_fetch 0000
 0 fetch 3e at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 3t_imm8_read af at 0001
 4 get_pc_on_imm8_read 0001
 4 3t_read af at 0001
 7 set_pc_on_imm8_read 0001 -> 0002
 7 set_a 00 -> af
 7 done

3602 ld (hl), 0x02
 0 get_pc_on_fetch 0000
 0 fetch 36 at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 3t_imm8_read 02 at 0001
 4 get_pc_on_imm8_read 0001
 4 3t_read 02 at 0001
 7 set_pc_on_imm8_read 0001 -> 0002
 7 get_l 00
 7 get_h 00
 7 3t_write 36 -> 02 at 0000
10 done

# LD I, A
ed47 ld i, a
 0 get_pc_on_fetch 0000
 0 fetch ed at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 ed_prefix
 4 get_pc_on_fetch 0001
 4 fetch 47 at 0001
 8 set_pc_on_fetch 0001 -> 0002
 8 5t_fetch
 9 get_a 00
 9 set_i 00 -> 00
 9 prefix_reset
 9 done

# LD rp, nn
115634 ld de, 0x3456
 0 get_pc_on_fetch 0000
 0 fetch 11 at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 imm16_read 3456 at 0001
 4 get_pc_on_imm16_read 0001
 4 3t_read 56 at 0001
 7 3t_read 34 at 0002
10 set_pc_on_imm16_read 0001 -> 0003
10 set_e 00 -> 56
10 set_d 00 -> 34
10 done

# NOP
00 nop
 0 get_pc_on_fetch 0000
 0 fetch 00 at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 done

# OUT (n), r
d3ab out (0xab), a
 0 get_pc_on_fetch 0000
 0 fetch d3 at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 3t_imm8_read ab at 0001
 4 get_pc_on_imm8_read 0001
 4 3t_read ab at 0001
 7 set_pc_on_imm8_read 0001 -> 0002
 7 get_a 00
 7 output 00 at 00ab
11 set_memptr 0000 -> 00ac
11 done

# SBC HL, rp
ed52 sbc hl, de
 0 get_pc_on_fetch 0000
 0 fetch ed at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 ed_prefix
 4 get_pc_on_fetch 0001
 4 fetch 52 at 0001
 8 set_pc_on_fetch 0001 -> 0002
 8 get_l 00
 8 get_h 00
 8 get_e 00
 8 get_d 00
 8 get_f 00
 8 4t_ir_exec
12 3t_ir_exec
15 set_memptr 0000 -> 0001
15 set_l 00 -> 00
15 set_h 00 -> 00
15 set_f 00 -> 42
15 prefix_reset
15 done

# XOR r
af xor a
 0 get_pc_on_fetch 0000
 0 fetch af at 0000
 4 set_pc_on_fetch 0000 -> 0001
 4 get_a 00
 4 get_a 00
 4 set_a 00 -> 00
 4 set_f 00 -> 44
 4 done
