v 20100214 2
C 39000 49700 1 180 0 pnp-1.sym
{
T 38400 49200 5 10 0 0 180 0 1
device=PNP_TRANSISTOR
T 38400 49200 5 10 1 1 180 0 1
refdes=Q12
T 39000 49700 5 10 0 0 0 0 1
file=model-defs.txt
}
C 39000 42100 1 0 1 npn-1.sym
{
T 38400 42600 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 38400 42600 5 10 1 1 0 6 1
refdes=Q11
T 39000 42100 5 10 0 0 0 0 1
file=model-defs.txt
}
C 38600 45600 1 90 0 resistor-1.sym
{
T 38200 45900 5 10 0 0 90 0 1
device=RESISTOR
T 38300 45800 5 10 1 1 90 0 1
refdes=R5
}
C 38300 50800 1 0 0 vcc-1.sym
C 38700 41000 1 180 0 vee-1.sym
{
T 37600 40900 5 10 1 0 0 0 1
netname=26
}
N 38500 50800 38500 49700 4
N 38500 48700 38500 46500 4
N 38500 45600 38500 43100 4
{
T 38200 43500 5 10 1 0 0 0 1
netname=5
}
N 38500 42100 38500 41000 4
C 46000 49700 1 180 1 pnp-1.sym
{
T 46600 49200 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 46600 49200 5 10 1 1 180 6 1
refdes=Q13B
T 46000 49700 5 10 0 0 0 0 1
file=model-defs.txt
}
C 49600 51200 1 180 1 pnp-1.sym
{
T 50200 50700 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 50200 50700 5 10 1 1 180 6 1
refdes=Q13A
T 49600 51200 5 10 0 0 0 0 1
file=model-defs.txt
}
N 39000 49200 46000 49200 4
{
T 39500 49200 5 10 1 0 0 0 1
netname=6
}
C 46300 50200 1 0 0 vcc-1.sym
{
T 46300 50200 5 10 1 0 0 0 1
netname=25
}
C 49900 51900 1 0 0 vcc-1.sym
N 46500 50200 46500 49700 4
N 50100 51900 50100 51200 4
C 39500 42100 1 0 0 npn-1.sym
{
T 40100 42600 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 40100 42600 5 10 1 1 0 0 1
refdes=Q10
T 39500 42100 5 10 0 0 0 0 1
file=model-defs.txt
}
C 40500 48000 1 180 0 pnp-1.sym
{
T 39900 47500 5 10 0 0 180 0 1
device=PNP_TRANSISTOR
T 39900 47500 5 10 1 1 180 0 1
refdes=Q9
T 40500 48000 5 10 0 0 0 0 1
file=model-defs.txt
}
C 42500 48000 1 180 1 pnp-1.sym
{
T 43100 47500 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 43100 47500 5 10 1 1 180 6 1
refdes=Q8
T 42500 48000 5 10 0 0 0 0 1
file=model-defs.txt
}
C 41100 45500 1 0 0 npn-1.sym
{
T 41700 46000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 41700 46000 5 10 1 1 0 0 1
refdes=Q1
T 41100 45500 5 10 0 0 0 0 1
file=model-defs.txt
}
C 44500 45500 1 0 1 npn-1.sym
{
T 43900 46000 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 43900 46000 5 10 1 1 0 6 1
refdes=Q2
T 44500 45500 5 10 0 0 0 0 1
file=model-defs.txt
}
C 42300 42800 1 0 0 npn-1.sym
{
T 42900 43300 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 42900 43300 5 10 1 1 0 0 1
refdes=Q7
T 42300 42800 5 10 0 0 0 0 1
file=model-defs.txt
}
C 42100 42100 1 0 1 npn-1.sym
{
T 41500 42600 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 41500 42600 5 10 1 1 0 6 1
refdes=Q5
T 42100 42100 5 10 0 0 0 0 1
file=model-defs.txt
}
C 43500 42100 1 0 0 npn-1.sym
{
T 44100 42600 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 44100 42600 5 10 1 1 0 0 1
refdes=Q6
T 43500 42100 5 10 0 0 0 0 1
file=model-defs.txt
}
C 39800 48600 1 0 0 vcc-1.sym
C 42800 48600 1 0 0 vcc-1.sym
N 40000 48600 40000 48000 4
N 43000 48600 43000 48000 4
N 40500 47500 42500 47500 4
N 40000 47000 40000 43100 4
N 39000 42600 39500 42600 4
N 38500 43500 39200 43500 4
N 39200 43500 39200 42600 4
C 40100 41000 1 90 0 resistor-1.sym
{
T 39700 41300 5 10 0 0 90 0 1
device=RESISTOR
T 39800 41200 5 10 1 1 90 0 1
refdes=R4
}
N 40000 42100 40000 41900 4
{
T 39900 42000 5 10 1 0 0 0 1
netname=24
}
C 40200 41000 1 180 0 vee-1.sym
N 43000 47000 43000 46500 4
N 41600 46500 44000 46500 4
{
T 42400 46500 5 10 1 0 0 0 1
netname=4
}
C 42100 45100 1 180 0 pnp-1.sym
{
T 41500 44600 5 10 0 0 180 0 1
device=PNP_TRANSISTOR
T 41500 44600 5 10 1 1 180 0 1
refdes=Q3
T 42100 45100 5 10 0 0 0 0 1
file=model-defs.txt
}
C 43500 45100 1 180 1 pnp-1.sym
{
T 44100 44600 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 44100 44600 5 10 1 1 180 6 1
refdes=Q4
T 43500 45100 5 10 0 0 0 0 1
file=model-defs.txt
}
N 42100 44600 43500 44600 4
{
T 42100 44600 5 10 1 0 0 0 1
netname=3
}
N 41600 45500 41600 45100 4
{
T 41400 45200 5 10 1 0 0 0 1
netname=12
}
N 44000 45500 44000 45100 4
{
T 43500 45300 5 10 1 0 0 0 1
netname=13
}
C 41700 41000 1 90 0 resistor-1.sym
{
T 41300 41300 5 10 0 0 90 0 1
device=RESISTOR
T 41400 41200 5 10 1 1 90 0 1
refdes=R1
}
C 44100 41000 1 90 0 resistor-1.sym
{
T 43700 41300 5 10 0 0 90 0 1
device=RESISTOR
T 43800 41200 5 10 1 1 90 0 1
refdes=R2
}
N 44000 42100 44000 41900 4
{
T 43600 41900 5 10 1 0 0 0 1
netname=11
}
N 41600 42100 41600 41900 4
{
T 41300 41900 5 10 1 0 0 0 1
netname=10
}
C 42600 43800 1 0 0 vcc-1.sym
N 41600 44100 41600 43100 4
{
T 41200 43400 5 10 1 0 0 0 1
netname=7
}
N 44000 44100 44000 43100 4
{
T 43800 43600 5 10 1 0 0 0 1
netname=8
}
N 42100 42600 43500 42600 4
{
T 42300 42500 5 10 1 0 0 0 1
netname=9
}
C 42900 41400 1 90 0 resistor-1.sym
{
T 42500 41700 5 10 0 0 90 0 1
device=RESISTOR
T 42600 41600 5 10 1 1 90 0 1
refdes=R3
}
N 42800 42800 42800 42300 4
C 41800 41000 1 180 0 vee-1.sym
C 43000 41000 1 180 0 vee-1.sym
C 44200 41000 1 180 0 vee-1.sym
N 42800 41400 42800 41000 4
N 42300 43300 41600 43300 4
C 45100 43000 1 0 0 npn-1.sym
{
T 45700 43500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 45700 43500 5 10 1 1 0 0 1
refdes=Q16
T 45100 43000 5 10 0 0 0 0 1
file=model-defs.txt
}
C 46000 42300 1 0 0 npn-1.sym
{
T 46600 42800 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 46600 42800 5 10 1 1 0 0 1
refdes=Q17
T 46000 42300 5 10 0 0 0 0 1
file=model-defs.txt
}
C 45200 40100 1 0 1 npn-1.sym
{
T 44600 40600 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 44600 40600 5 10 1 1 0 6 1
refdes=Q22
T 45200 40100 5 10 0 0 0 0 1
file=model-defs.txt
}
C 44900 39900 1 180 0 vee-1.sym
N 44700 40100 44700 39900 4
N 45100 43500 44000 43500 4
C 45400 44000 1 0 0 vcc-1.sym
C 45700 41700 1 90 0 resistor-1.sym
{
T 45300 42000 5 10 0 0 90 0 1
device=RESISTOR
T 45300 42000 5 10 1 1 90 0 1
refdes=R9
}
C 46600 41200 1 90 0 resistor-1.sym
{
T 46200 41500 5 10 0 0 90 0 1
device=RESISTOR
T 46300 41400 5 10 1 1 90 0 1
refdes=R8
}
C 45800 41700 1 180 0 vee-1.sym
C 46700 41200 1 180 0 vee-1.sym
N 45600 43000 45600 42600 4
N 46000 42800 45600 42800 4
{
T 45000 42700 5 10 1 0 0 0 1
netname=14
}
N 46500 42300 46500 42100 4
{
T 46300 42100 5 10 1 0 0 0 1
netname=15
}
N 44700 41100 44700 43500 4
N 46500 48700 46500 43300 4
C 45000 45000 1 0 0 capacitor-1.sym
{
T 45200 45700 5 10 0 0 0 0 1
device=CAPACITOR
T 45200 45500 5 10 1 1 0 0 1
refdes=Cc
T 45200 45900 5 10 0 0 0 0 1
symversion=0.1
}
N 44700 43500 44700 45200 4
N 44700 45200 45000 45200 4
N 45900 45200 46500 45200 4
C 48400 46300 1 0 0 npn-1.sym
{
T 49000 46800 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 49000 46800 5 10 1 1 0 0 1
refdes=Q19
T 48400 46300 5 10 0 0 0 0 1
file=model-defs.txt
}
C 49600 45500 1 0 0 npn-1.sym
{
T 50200 46000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 50200 46000 5 10 1 1 0 0 1
refdes=Q18
T 49600 45500 5 10 0 0 0 0 1
file=model-defs.txt
}
C 49600 44400 1 180 1 pnp-1.sym
{
T 50200 43900 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 50200 43900 5 10 1 1 180 6 1
refdes=Q23
T 49600 44400 5 10 0 0 0 0 1
file=model-defs.txt
}
C 49000 45000 1 90 0 resistor-1.sym
{
T 48600 45300 5 10 0 0 90 0 1
device=RESISTOR
T 48700 45200 5 10 1 1 90 0 1
refdes=R10
}
N 50100 50200 50100 46500 4
N 48900 47300 48900 49000 4
N 47200 49000 50100 49000 4
{
T 47600 49000 5 10 1 0 0 0 1
netname=17
}
N 48400 46800 47200 46800 4
N 47200 46800 47200 49000 4
N 48900 46300 48900 45900 4
N 50100 45500 50100 44400 4
C 50300 42700 1 180 0 vee-1.sym
N 50100 43400 50100 42700 4
N 49600 43900 46500 43900 4
{
T 46300 43900 5 10 1 0 0 0 1
netname=16
}
C 52100 48500 1 0 0 npn-1.sym
{
T 52700 49000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 52700 49000 5 10 1 1 0 0 1
refdes=Q14
T 52100 48500 5 10 0 0 0 0 1
file=model-defs.txt
}
C 51800 47600 1 0 1 npn-1.sym
{
T 51200 48100 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 51200 48100 5 10 1 1 0 6 1
refdes=Q15
T 51800 47600 5 10 0 0 0 0 1
file=model-defs.txt
}
C 51800 40100 1 0 1 npn-1.sym
{
T 51200 40600 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 51200 40600 5 10 1 1 0 6 1
refdes=Q24
T 51800 40100 5 10 0 0 0 0 1
file=model-defs.txt
}
C 52700 47000 1 90 0 resistor-1.sym
{
T 52300 47300 5 10 0 0 90 0 1
device=RESISTOR
T 52400 47200 5 10 1 1 90 0 1
refdes=R6
}
C 52700 45700 1 90 0 resistor-1.sym
{
T 52300 46000 5 10 0 0 90 0 1
device=RESISTOR
T 52400 45900 5 10 1 1 90 0 1
refdes=R7
}
C 52700 39500 1 90 0 resistor-1.sym
{
T 52300 39800 5 10 0 0 90 0 1
device=RESISTOR
T 52400 39700 5 10 1 1 90 0 1
refdes=R11
}
C 51500 39300 1 180 0 vee-1.sym
C 52800 39500 1 180 0 vee-1.sym
C 52400 50200 1 0 0 vcc-1.sym
C 52100 45400 1 180 1 pnp-1.sym
{
T 52700 44900 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 52700 44900 5 10 1 1 180 6 1
refdes=Q20
T 52100 45400 5 10 0 0 0 0 1
file=model-defs.txt
}
C 52800 44100 1 180 0 vee-1.sym
C 51800 46100 1 180 0 pnp-1.sym
{
T 51200 45600 5 10 0 0 180 0 1
device=PNP_TRANSISTOR
T 51200 45600 5 10 1 1 180 0 1
refdes=Q21
T 51800 46100 5 10 0 0 0 0 1
file=model-defs.txt
}
N 52600 48500 52600 47900 4
N 52600 47000 52600 46600 4
N 52600 45700 52600 45400 4
N 52600 44400 52600 44100 4
N 52600 49500 52600 50200 4
N 51300 48600 51300 49000 4
N 50100 49000 52100 49000 4
N 51300 47600 51300 46100 4
N 51300 45100 51300 41100 4
N 51300 40100 51300 39300 4
N 52600 40400 52600 41400 4
N 45200 40600 52600 40600 4
N 52600 41400 51300 41400 4
{
T 50700 41500 5 10 1 0 0 0 1
netname=20
}
N 51800 48100 52600 48100 4
{
T 52500 48200 5 10 1 0 0 0 1
netname=23
}
N 52600 46700 51300 46700 4
N 51800 45600 52600 45600 4
{
T 52700 45500 5 10 1 0 0 0 1
netname=21
}
N 52100 44900 50100 44900 4
N 50100 44900 48900 44900 4
{
T 49100 44900 5 10 1 0 0 0 1
netname=19
}
N 48900 44900 48900 45000 4
N 49600 46000 48900 46000 4
{
T 48300 45900 5 10 1 0 0 0 1
netname=18
}
T 39000 50200 9 10 1 0 90 0 1
Widlar Current Source
N 39500 49200 39500 48000 4
N 39500 48000 38500 48000 4
T 51400 49300 9 10 1 0 90 0 1
short circuit protection
T 53100 49600 9 10 1 0 90 0 1
effiicient class AB output stage 
T 49800 51100 9 10 1 0 90 0 1
effiicient class AB output stage 
N 40000 44000 42400 44000 4
N 42400 44000 42400 44600 4
N 42500 47500 42500 47000 4
N 42500 47000 43000 47000 4
C 40300 45900 1 0 0 input-1.sym
{
T 40300 46200 5 10 0 0 0 0 1
device=INPUT
T 40100 46100 5 10 1 0 0 0 1
netname=1
}
C 45300 45900 1 0 1 input-1.sym
{
T 45300 46200 5 10 0 0 0 6 1
device=INPUT
T 44600 46200 5 10 1 0 0 0 1
netname=2
}
N 49600 50700 44300 50700 4
N 44300 50700 44300 49200 4
C 52600 46600 1 0 0 output-1.sym
{
T 52700 46900 5 10 0 0 0 0 1
device=OUTPUT
T 53400 46700 5 10 1 0 0 0 1
netname=22
}
