Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Fri May 17 13:16:44 2024
| Host         : Moo_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1283)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2566)
5. checking no_input_delay (13)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1283)
---------------------------
 There are 696 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: bgm_wrap/bps_1/bump_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: bgm_wrap/fre_1Hz/clk_10Hz_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: clock_debounce/out_clock_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: clock_div/out_clock_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: draw_wrap/clock_ms/out_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: draw_wrap/clock_sec/out_clock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/ball_wrap/ball_x_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/ball_wrap/ball_x_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/ball_wrap/ball_x_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/ball_wrap/ball_x_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/ball_wrap/ball_x_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/ball_wrap/ball_x_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2566)
---------------------------------------------------
 There are 2566 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2606          inf        0.000                      0                 2606           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2606 Endpoints
Min Delay          2606 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.507ns  (logic 4.202ns (44.198%)  route 5.305ns (55.802%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.504     1.897    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[0]
    SLICE_X29Y90         LUT6 (Prop_lut6_I3_O)        0.097     1.994 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.994    pong_fsm_wrap/ssd_OBUF[7]_inst_i_10_n_0
    SLICE_X29Y90         MUXF7 (Prop_muxf7_I0_O)      0.163     2.157 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           1.482     3.639    pong_fsm_wrap/ssd_wrap/sel0[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I2_O)        0.229     3.868 r  pong_fsm_wrap/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.319     6.187    ssd_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.320     9.507 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.507    ssd[6]
    R10                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.320ns  (logic 4.230ns (45.391%)  route 5.090ns (54.609%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.632     2.025    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[0]
    SLICE_X28Y90         LUT5 (Prop_lut5_I0_O)        0.097     2.122 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.122    pong_fsm_wrap/ssd_OBUF[7]_inst_i_13_n_0
    SLICE_X28Y90         MUXF7 (Prop_muxf7_I1_O)      0.167     2.289 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           1.283     3.572    pong_fsm_wrap/ssd_wrap/sel0[1]
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.231     3.803 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.175     5.978    ssd_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.342     9.320 r  ssd_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.320    ssd[7]
    T10                                                               r  ssd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.943ns  (logic 4.065ns (45.454%)  route 4.878ns (54.546%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.504     1.897    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[0]
    SLICE_X29Y90         LUT6 (Prop_lut6_I3_O)        0.097     1.994 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.994    pong_fsm_wrap/ssd_OBUF[7]_inst_i_10_n_0
    SLICE_X29Y90         MUXF7 (Prop_muxf7_I0_O)      0.163     2.157 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           1.488     3.645    pong_fsm_wrap/ssd_wrap/sel0[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I2_O)        0.229     3.874 r  pong_fsm_wrap/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.886     5.760    ssd_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.183     8.943 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.943    ssd[2]
    T11                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.889ns  (logic 4.188ns (47.113%)  route 4.701ns (52.887%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.504     1.897    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[0]
    SLICE_X29Y90         LUT6 (Prop_lut6_I3_O)        0.097     1.994 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.994    pong_fsm_wrap/ssd_OBUF[7]_inst_i_10_n_0
    SLICE_X29Y90         MUXF7 (Prop_muxf7_I0_O)      0.163     2.157 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           1.488     3.645    pong_fsm_wrap/ssd_wrap/sel0[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.229     3.874 r  pong_fsm_wrap/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.709     5.583    ssd_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.306     8.889 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.889    ssd[3]
    P15                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.835ns  (logic 4.059ns (45.939%)  route 4.776ns (54.061%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.393     0.393 f  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.632     2.025    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[0]
    SLICE_X28Y90         LUT5 (Prop_lut5_I0_O)        0.097     2.122 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.122    pong_fsm_wrap/ssd_OBUF[7]_inst_i_13_n_0
    SLICE_X28Y90         MUXF7 (Prop_muxf7_I1_O)      0.167     2.289 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           1.283     3.572    pong_fsm_wrap/ssd_wrap/sel0[1]
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.229     3.801 r  pong_fsm_wrap/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.861     5.662    ssd_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.173     8.835 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.835    ssd[4]
    K13                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.714ns  (logic 4.043ns (46.399%)  route 4.671ns (53.601%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.504     1.897    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[0]
    SLICE_X29Y90         LUT6 (Prop_lut6_I3_O)        0.097     1.994 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.994    pong_fsm_wrap/ssd_OBUF[7]_inst_i_10_n_0
    SLICE_X29Y90         MUXF7 (Prop_muxf7_I0_O)      0.163     2.157 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           1.482     3.639    pong_fsm_wrap/ssd_wrap/sel0[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.229     3.868 r  pong_fsm_wrap/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.685     5.553    ssd_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.161     8.714 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.714    ssd[0]
    H15                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bgm_wrap/OVER_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            audio_output
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.512ns  (logic 4.013ns (47.149%)  route 4.499ns (52.851%))
  Logic Levels:           7  (FDRE=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE                         0.000     0.000 r  bgm_wrap/OVER_1/counter_reg[0]/C
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  bgm_wrap/OVER_1/counter_reg[0]/Q
                         net (fo=9, routed)           0.862     1.203    bgm_wrap/OVER_1/fre_2/Q[0]
    SLICE_X33Y97         LUT6 (Prop_lut6_I4_O)        0.097     1.300 r  bgm_wrap/OVER_1/fre_2/audio_output_OBUF_inst_i_25/O
                         net (fo=1, routed)           0.473     1.773    bgm_wrap/OVER_1/fre_2/audio_output_OBUF_inst_i_25_n_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.097     1.870 f  bgm_wrap/OVER_1/fre_2/audio_output_OBUF_inst_i_24/O
                         net (fo=1, routed)           0.324     2.194    bgm_wrap/OVER_1/fre_6/audio_output_OBUF_inst_i_6_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I4_O)        0.097     2.291 f  bgm_wrap/OVER_1/fre_6/audio_output_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.593     2.884    bgm_wrap/P2_SCORE_1/fre_10/audio_output_OBUF_inst_i_1_3
    SLICE_X42Y102        LUT6 (Prop_lut6_I5_O)        0.097     2.981 r  bgm_wrap/P2_SCORE_1/fre_10/audio_output_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.481     3.462    bgm_wrap/MODE_1/fre_1/audio_output_2
    SLICE_X36Y108        LUT5 (Prop_lut5_I4_O)        0.097     3.559 r  bgm_wrap/MODE_1/fre_1/audio_output_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.766     5.325    audio_output_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.187     8.512 r  audio_output_OBUF_inst/O
                         net (fo=0)                   0.000     8.512    audio_output
    C17                                                               r  audio_output (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.395ns  (logic 4.155ns (49.500%)  route 4.239ns (50.500%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[1]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  ssd_wrap/refresh_count_reg[1]/Q
                         net (fo=18, routed)          1.602     1.995    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[1]
    SLICE_X29Y90         LUT5 (Prop_lut5_I0_O)        0.097     2.092 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.092    pong_fsm_wrap/ssd_OBUF[7]_inst_i_6_n_0
    SLICE_X29Y90         MUXF7 (Prop_muxf7_I0_O)      0.181     2.273 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.135     3.408    pong_fsm_wrap/ssd_wrap/sel0[3]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.227     3.635 r  pong_fsm_wrap/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.502     5.137    ssd_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.257     8.395 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.395    ssd[5]
    K16                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.993ns  (logic 4.058ns (50.767%)  route 3.935ns (49.233%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[1]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  ssd_wrap/refresh_count_reg[1]/Q
                         net (fo=18, routed)          1.602     1.995    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[1]
    SLICE_X29Y90         LUT5 (Prop_lut5_I0_O)        0.097     2.092 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.092    pong_fsm_wrap/ssd_OBUF[7]_inst_i_6_n_0
    SLICE_X29Y90         MUXF7 (Prop_muxf7_I0_O)      0.181     2.273 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.135     3.408    pong_fsm_wrap/ssd_wrap/sel0[3]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.227     3.635 r  pong_fsm_wrap/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.198     4.833    ssd_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.160     7.993 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.993    ssd[1]
    L18                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 3.630ns (47.347%)  route 4.037ns (52.653%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          0.759     1.152    ssd_wrap/Q[0]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.097     1.249 r  ssd_wrap/anode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.278     4.527    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.140     7.667 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.667    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bgm_wrap/bps_1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bgm_wrap/bps_1/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE                         0.000     0.000 r  bgm_wrap/bps_1/counter_reg[6]/C
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bgm_wrap/bps_1/counter_reg[6]/Q
                         net (fo=2, routed)           0.055     0.196    bgm_wrap/bps_1/counter_reg[6]
    SLICE_X45Y110        FDRE                                         r  bgm_wrap/bps_1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_to_Count_wrap/out_Hsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/out_Hsync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE                         0.000     0.000 r  VGA_Sync_to_Count_wrap/out_Hsync_reg/C
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_Sync_to_Count_wrap/out_Hsync_reg/Q
                         net (fo=1, routed)           0.055     0.196    sync_porch/Sync_to_Count_wrap/in_Hsync
    SLICE_X1Y142         FDRE                                         r  sync_porch/Sync_to_Count_wrap/out_Hsync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_to_Count_wrap/out_Vsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/out_Vsync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE                         0.000     0.000 r  VGA_Sync_to_Count_wrap/out_Vsync_reg/C
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_Sync_to_Count_wrap/out_Vsync_reg/Q
                         net (fo=1, routed)           0.055     0.196    sync_porch/Sync_to_Count_wrap/in_Vsync
    SLICE_X1Y142         FDRE                                         r  sync_porch/Sync_to_Count_wrap/out_Vsync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bgm_wrap/bps_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bgm_wrap/bps_1/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.492%)  route 0.065ns (31.508%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE                         0.000     0.000 r  bgm_wrap/bps_1/counter_reg[0]/C
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bgm_wrap/bps_1/counter_reg[0]/Q
                         net (fo=3, routed)           0.065     0.206    bgm_wrap/bps_1/counter_reg[0]
    SLICE_X45Y110        FDRE                                         r  bgm_wrap/bps_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bgm_wrap/bps_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bgm_wrap/bps_1/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.492%)  route 0.065ns (31.508%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE                         0.000     0.000 r  bgm_wrap/bps_1/counter_reg[7]/C
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bgm_wrap/bps_1/counter_reg[7]/Q
                         net (fo=2, routed)           0.065     0.206    bgm_wrap/bps_1/counter_reg[7]
    SLICE_X45Y110        FDRE                                         r  bgm_wrap/bps_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/ball_y_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            pong_fsm_wrap/ball_wrap/previous_ball_y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDSE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/ball_y_reg[0]/C
    SLICE_X52Y101        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  pong_fsm_wrap/ball_wrap/ball_y_reg[0]/Q
                         net (fo=24, routed)          0.100     0.241    pong_fsm_wrap/ball_wrap/ball_y_reg[5]_0[0]
    SLICE_X52Y101        FDRE                                         r  pong_fsm_wrap/ball_wrap/previous_ball_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/out_Hsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/out_Hsync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.067%)  route 0.118ns (47.933%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/out_Hsync_reg/C
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sync_porch/Sync_to_Count_wrap/out_Hsync_reg/Q
                         net (fo=1, routed)           0.118     0.246    sync_porch/Sync_to_Count_wrap_n_0
    SLICE_X0Y142         FDSE                                         r  sync_porch/out_Hsync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_p2/temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keypad_p2/digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.148ns (59.809%)  route 0.099ns (40.191%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDRE                         0.000     0.000 r  keypad_p2/temp_reg[3]/C
    SLICE_X88Y104        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  keypad_p2/temp_reg[3]/Q
                         net (fo=1, routed)           0.099     0.247    keypad_p2/temp_reg_n_0_[3]
    SLICE_X87Y104        FDSE                                         r  keypad_p2/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bgm_wrap/OVER_1/fre_2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bgm_wrap/OVER_1/fre_2/clk_after_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.839%)  route 0.063ns (25.161%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE                         0.000     0.000 r  bgm_wrap/OVER_1/fre_2/counter_reg[18]/C
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  bgm_wrap/OVER_1/fre_2/counter_reg[18]/Q
                         net (fo=3, routed)           0.063     0.204    bgm_wrap/OVER_1/fre_2/counter_reg[18]
    SLICE_X33Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.249 r  bgm_wrap/OVER_1/fre_2/clk_after_i_2__21/O
                         net (fo=1, routed)           0.000     0.249    bgm_wrap/OVER_1/fre_2/clk_after_i_2__21_n_0
    SLICE_X33Y96         FDSE                                         r  bgm_wrap/OVER_1/fre_2/clk_after_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_p1/temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keypad_p1/digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.097%)  route 0.110ns (43.903%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE                         0.000     0.000 r  keypad_p1/temp_reg[2]/C
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keypad_p1/temp_reg[2]/Q
                         net (fo=1, routed)           0.110     0.251    keypad_p1/temp_reg_n_0_[2]
    SLICE_X88Y108        FDSE                                         r  keypad_p1/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------





