
centos-preinstalled/vcgencmd:     file format elf32-littlearm


Disassembly of section .init:

0001106c <_init@@Base>:
   1106c:	push	{r3, lr}
   11070:	bl	115d0 <_start@@Base+0x3c>
   11074:	pop	{r3, pc}

Disassembly of section .plt:

00011078 <pthread_mutex_unlock@plt-0x14>:
   11078:	push	{lr}		; (str lr, [sp, #-4]!)
   1107c:	ldr	lr, [pc, #4]	; 11088 <_init@@Base+0x1c>
   11080:	add	lr, pc, lr
   11084:	ldr	pc, [lr, #8]!
   11088:	andeq	r1, r1, r8, ror pc

0001108c <pthread_mutex_unlock@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #69632	; 0x11000
   11094:	ldr	pc, [ip, #3960]!	; 0xf78

00011098 <strstr@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #69632	; 0x11000
   110a0:	ldr	pc, [ip, #3952]!	; 0xf70

000110a4 <sem_wait@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #69632	; 0x11000
   110ac:	ldr	pc, [ip, #3944]!	; 0xf68

000110b0 <vchi_service_release@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #69632	; 0x11000
   110b8:	ldr	pc, [ip, #3936]!	; 0xf60

000110bc <strtol@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #69632	; 0x11000
   110c4:	ldr	pc, [ip, #3928]!	; 0xf58

000110c8 <sem_post@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #69632	; 0x11000
   110d0:	ldr	pc, [ip, #3920]!	; 0xf50

000110d4 <vchi_disconnect@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #69632	; 0x11000
   110dc:	ldr	pc, [ip, #3912]!	; 0xf48

000110e0 <pthread_mutex_destroy@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #69632	; 0x11000
   110e8:	ldr	pc, [ip, #3904]!	; 0xf40

000110ec <pthread_mutex_lock@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #69632	; 0x11000
   110f4:	ldr	pc, [ip, #3896]!	; 0xf38

000110f8 <nanosleep@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #69632	; 0x11000
   11100:	ldr	pc, [ip, #3888]!	; 0xf30

00011104 <__vsnprintf_chk@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #69632	; 0x11000
   1110c:	ldr	pc, [ip, #3880]!	; 0xf28

00011110 <memcpy@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #69632	; 0x11000
   11118:	ldr	pc, [ip, #3872]!	; 0xf20

0001111c <vcos_init@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #69632	; 0x11000
   11124:	ldr	pc, [ip, #3864]!	; 0xf18

00011128 <pthread_mutex_init@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #69632	; 0x11000
   11130:	ldr	pc, [ip, #3856]!	; 0xf10

00011134 <__stack_chk_fail@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #69632	; 0x11000
   1113c:	ldr	pc, [ip, #3848]!	; 0xf08

00011140 <vchi_service_open@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #69632	; 0x11000
   11148:	ldr	pc, [ip, #3840]!	; 0xf00

0001114c <vchi_msg_dequeue@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #69632	; 0x11000
   11154:	ldr	pc, [ip, #3832]!	; 0xef8

00011158 <sem_getvalue@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #69632	; 0x11000
   11160:	ldr	pc, [ip, #3824]!	; 0xef0

00011164 <vchi_service_close@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #69632	; 0x11000
   1116c:	ldr	pc, [ip, #3816]!	; 0xee8

00011170 <vchi_msg_queue@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #69632	; 0x11000
   11178:	ldr	pc, [ip, #3808]!	; 0xee0

0001117c <puts@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #69632	; 0x11000
   11184:	ldr	pc, [ip, #3800]!	; 0xed8

00011188 <vchi_initialise@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #69632	; 0x11000
   11190:	ldr	pc, [ip, #3792]!	; 0xed0

00011194 <__libc_start_main@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #69632	; 0x11000
   1119c:	ldr	pc, [ip, #3784]!	; 0xec8

000111a0 <__gmon_start__@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #69632	; 0x11000
   111a8:	ldr	pc, [ip, #3776]!	; 0xec0

000111ac <clock@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #69632	; 0x11000
   111b4:	ldr	pc, [ip, #3768]!	; 0xeb8

000111b8 <__ctype_b_loc@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #69632	; 0x11000
   111c0:	ldr	pc, [ip, #3760]!	; 0xeb0

000111c4 <strlen@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #69632	; 0x11000
   111cc:	ldr	pc, [ip, #3752]!	; 0xea8

000111d0 <__errno_location@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #69632	; 0x11000
   111d8:	ldr	pc, [ip, #3744]!	; 0xea0

000111dc <sem_init@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #69632	; 0x11000
   111e4:	ldr	pc, [ip, #3736]!	; 0xe98

000111e8 <memset@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #69632	; 0x11000
   111f0:	ldr	pc, [ip, #3728]!	; 0xe90

000111f4 <__printf_chk@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #69632	; 0x11000
   111fc:	ldr	pc, [ip, #3720]!	; 0xe88

00011200 <vcos_pthreads_logging_assert@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #69632	; 0x11000
   11208:	ldr	pc, [ip, #3712]!	; 0xe80

0001120c <vcos_pthreads_map_errno@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #69632	; 0x11000
   11214:	ldr	pc, [ip, #3704]!	; 0xe78

00011218 <vchi_service_use@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #69632	; 0x11000
   11220:	ldr	pc, [ip, #3696]!	; 0xe70

00011224 <sscanf@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #69632	; 0x11000
   1122c:	ldr	pc, [ip, #3688]!	; 0xe68

00011230 <sem_destroy@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #69632	; 0x11000
   11238:	ldr	pc, [ip, #3680]!	; 0xe60

0001123c <fputs@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #69632	; 0x11000
   11244:	ldr	pc, [ip, #3672]!	; 0xe58

00011248 <strncmp@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #69632	; 0x11000
   11250:	ldr	pc, [ip, #3664]!	; 0xe50

00011254 <abort@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #69632	; 0x11000
   1125c:	ldr	pc, [ip, #3656]!	; 0xe48

00011260 <vcos_safe_strcpy@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #69632	; 0x11000
   11268:	ldr	pc, [ip, #3648]!	; 0xe40

0001126c <vchi_connect@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #69632	; 0x11000
   11274:	ldr	pc, [ip, #3640]!	; 0xe38

00011278 <__assert_fail@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #69632	; 0x11000
   11280:	ldr	pc, [ip, #3632]!	; 0xe30

Disassembly of section .text:

00011288 <main@@Base>:
   11288:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1128c:	sub	sp, sp, #1056	; 0x420
   11290:	ldr	r9, [pc, #720]	; 11568 <main@@Base+0x2e0>
   11294:	sub	sp, sp, #4
   11298:	ldr	r3, [pc, #716]	; 1156c <main@@Base+0x2e4>
   1129c:	cmp	r0, #1
   112a0:	add	r9, pc, r9
   112a4:	mov	r2, #0
   112a8:	mov	r7, r0
   112ac:	mov	r6, r1
   112b0:	ldr	sl, [r9, r3]
   112b4:	str	r2, [sp, #24]
   112b8:	ldr	r3, [sl]
   112bc:	str	r3, [sp, #1052]	; 0x41c
   112c0:	ble	112fc <main@@Base+0x74>
   112c4:	ldr	r0, [r1, #4]
   112c8:	ldrb	r3, [r0]
   112cc:	cmp	r3, #48	; 0x30
   112d0:	beq	1141c <main@@Base+0x194>
   112d4:	cmp	r3, #49	; 0x31
   112d8:	bne	112fc <main@@Base+0x74>
   112dc:	ldrb	r3, [r0, #1]
   112e0:	cmp	r3, #0
   112e4:	bne	112fc <main@@Base+0x74>
   112e8:	mov	r1, #0
   112ec:	mov	r2, #10
   112f0:	bl	110bc <strtol@plt>
   112f4:	add	r6, r6, #4
   112f8:	sub	r7, r7, #1
   112fc:	add	r4, sp, #32
   11300:	bl	1111c <vcos_init@plt>
   11304:	sub	r0, r4, #12
   11308:	bl	11188 <vchi_initialise@plt>
   1130c:	subs	r1, r0, #0
   11310:	bne	11514 <main@@Base+0x28c>
   11314:	ldr	r2, [sp, #20]
   11318:	bl	1126c <vchi_connect@plt>
   1131c:	subs	fp, r0, #0
   11320:	bne	11528 <main@@Base+0x2a0>
   11324:	sub	r1, r4, #8
   11328:	ldr	r0, [sp, #20]
   1132c:	mov	r2, #1
   11330:	bl	11878 <vc_vchi_gencmd_init@@Base>
   11334:	cmp	r7, #1
   11338:	ble	113ec <main@@Base+0x164>
   1133c:	ldr	r3, [r6, #4]
   11340:	strb	fp, [sp, #28]
   11344:	ldrb	r2, [r3]
   11348:	cmp	r2, #45	; 0x2d
   1134c:	beq	11454 <main@@Base+0x1cc>
   11350:	mov	r4, #1
   11354:	sub	r2, r4, #-1073741823	; 0xc0000001
   11358:	ldr	r8, [pc, #528]	; 11570 <main@@Base+0x2e8>
   1135c:	add	r5, sp, #28
   11360:	mov	r3, #0
   11364:	add	r8, pc, r8
   11368:	add	r6, r6, r2, lsl #2
   1136c:	ldr	r1, [r6, #4]!
   11370:	mov	r2, #1024	; 0x400
   11374:	mov	r0, r5
   11378:	add	r4, r4, #1
   1137c:	bl	11260 <vcos_safe_strcpy@plt>
   11380:	mov	r1, r8
   11384:	mov	r2, #1024	; 0x400
   11388:	mov	r3, r0
   1138c:	mov	r0, r5
   11390:	bl	11260 <vcos_safe_strcpy@plt>
   11394:	cmp	r7, r4
   11398:	mov	r3, r0
   1139c:	bgt	1136c <main@@Base+0xe4>
   113a0:	cmp	fp, #0
   113a4:	moveq	r4, fp
   113a8:	bne	114f0 <main@@Base+0x268>
   113ac:	ldr	r0, [pc, #448]	; 11574 <main@@Base+0x2ec>
   113b0:	mov	r1, r5
   113b4:	add	r0, pc, r0
   113b8:	bl	11ce4 <vc_gencmd_send@@Base>
   113bc:	subs	r2, r0, #0
   113c0:	bne	114c8 <main@@Base+0x240>
   113c4:	mov	r0, r5
   113c8:	mov	r1, #1024	; 0x400
   113cc:	bl	11d48 <vc_gencmd_read_response@@Base>
   113d0:	subs	r2, r0, #0
   113d4:	bne	114dc <main@@Base+0x254>
   113d8:	cmp	fp, #0
   113dc:	bne	11484 <main@@Base+0x1fc>
   113e0:	ldrb	r3, [sp, #28]
   113e4:	cmp	r3, #0
   113e8:	bne	1142c <main@@Base+0x1a4>
   113ec:	bl	11b0c <vc_gencmd_stop@@Base>
   113f0:	ldr	r0, [sp, #20]
   113f4:	bl	110d4 <vchi_disconnect@plt>
   113f8:	cmp	r0, #0
   113fc:	bne	1153c <main@@Base+0x2b4>
   11400:	ldr	r2, [sp, #1052]	; 0x41c
   11404:	ldr	r3, [sl]
   11408:	cmp	r2, r3
   1140c:	bne	11550 <main@@Base+0x2c8>
   11410:	add	sp, sp, #1056	; 0x420
   11414:	add	sp, sp, #4
   11418:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1141c:	ldrb	r3, [r0, #1]
   11420:	cmp	r3, r2
   11424:	beq	112e8 <main@@Base+0x60>
   11428:	b	112fc <main@@Base+0x74>
   1142c:	mov	r0, r5
   11430:	bl	111c4 <strlen@plt>
   11434:	add	r3, sp, #1056	; 0x420
   11438:	add	r0, r3, r0
   1143c:	ldrb	r3, [r0, #-1029]	; 0xfffffbfb
   11440:	cmp	r3, #10
   11444:	beq	114fc <main@@Base+0x274>
   11448:	mov	r0, r5
   1144c:	bl	1117c <puts@plt>
   11450:	b	113ec <main@@Base+0x164>
   11454:	ldrb	r2, [r3, #1]
   11458:	cmp	r2, #116	; 0x74
   1145c:	bne	11350 <main@@Base+0xc8>
   11460:	ldrb	r3, [r3, #2]
   11464:	cmp	r3, #0
   11468:	bne	11350 <main@@Base+0xc8>
   1146c:	cmp	r7, #2
   11470:	mov	fp, #1
   11474:	addeq	r5, sp, #28
   11478:	beq	114f0 <main@@Base+0x268>
   1147c:	mov	r4, #2
   11480:	b	11354 <main@@Base+0xcc>
   11484:	bl	111ac <clock@plt>
   11488:	vldr	d6, [pc, #200]	; 11558 <main@@Base+0x2d0>
   1148c:	vldr	d5, [pc, #204]	; 11560 <main@@Base+0x2d8>
   11490:	ldr	r1, [pc, #224]	; 11578 <main@@Base+0x2f0>
   11494:	add	r1, pc, r1
   11498:	rsb	r4, r4, r0
   1149c:	mov	r0, #1
   114a0:	vmov	s14, r4
   114a4:	vcvt.f64.s32	d7, s14
   114a8:	vdiv.f64	d7, d7, d6
   114ac:	vmul.f64	d6, d7, d6
   114b0:	vmov	r2, r3, d7
   114b4:	vmul.f64	d7, d7, d5
   114b8:	vstr	d6, [sp, #8]
   114bc:	vstr	d7, [sp]
   114c0:	bl	111f4 <__printf_chk@plt>
   114c4:	b	113e0 <main@@Base+0x158>
   114c8:	ldr	r1, [pc, #172]	; 1157c <main@@Base+0x2f4>
   114cc:	mov	r0, #1
   114d0:	add	r1, pc, r1
   114d4:	bl	111f4 <__printf_chk@plt>
   114d8:	b	113c4 <main@@Base+0x13c>
   114dc:	ldr	r1, [pc, #156]	; 11580 <main@@Base+0x2f8>
   114e0:	mov	r0, #1
   114e4:	add	r1, pc, r1
   114e8:	bl	111f4 <__printf_chk@plt>
   114ec:	b	113d8 <main@@Base+0x150>
   114f0:	bl	111ac <clock@plt>
   114f4:	mov	r4, r0
   114f8:	b	113ac <main@@Base+0x124>
   114fc:	ldr	r3, [pc, #128]	; 11584 <main@@Base+0x2fc>
   11500:	mov	r0, r5
   11504:	ldr	r3, [r9, r3]
   11508:	ldr	r1, [r3]
   1150c:	bl	1123c <fputs@plt>
   11510:	b	113ec <main@@Base+0x164>
   11514:	ldr	r0, [pc, #108]	; 11588 <main@@Base+0x300>
   11518:	add	r0, pc, r0
   1151c:	bl	1117c <puts@plt>
   11520:	mvn	r0, #0
   11524:	b	11400 <main@@Base+0x178>
   11528:	ldr	r0, [pc, #92]	; 1158c <main@@Base+0x304>
   1152c:	add	r0, pc, r0
   11530:	bl	1117c <puts@plt>
   11534:	mvn	r0, #0
   11538:	b	11400 <main@@Base+0x178>
   1153c:	ldr	r0, [pc, #76]	; 11590 <main@@Base+0x308>
   11540:	add	r0, pc, r0
   11544:	bl	1117c <puts@plt>
   11548:	mvn	r0, #0
   1154c:	b	11400 <main@@Base+0x178>
   11550:	bl	11134 <__stack_chk_fail@plt>
   11554:	nop	{0}
   11558:	andeq	r0, r0, r0
   1155c:	smlawbmi	lr, r0, r4, r8
   11560:	andeq	r0, r0, r0
   11564:	addmi	r4, pc, r0
   11568:	andeq	r1, r1, r8, asr sp
   1156c:	strheq	r0, [r0], -r4
   11570:	andeq	r1, r0, r8, lsl r0
   11574:	andeq	r0, r0, ip, asr #31
   11578:	andeq	r0, r0, r4, lsr pc
   1157c:			; <UNDEFINED> instruction: 0x00000eb4
   11580:			; <UNDEFINED> instruction: 0x00000ebc
   11584:	strheq	r0, [r0], -ip
   11588:	andeq	r0, r0, r0, lsr lr
   1158c:	andeq	r0, r0, r8, lsr lr
   11590:			; <UNDEFINED> instruction: 0x00000eb4

00011594 <_start@@Base>:
   11594:	mov	fp, #0
   11598:	mov	lr, #0
   1159c:	pop	{r1}		; (ldr r1, [sp], #4)
   115a0:	mov	r2, sp
   115a4:	push	{r2}		; (str r2, [sp, #-4]!)
   115a8:	push	{r0}		; (str r0, [sp, #-4]!)
   115ac:	ldr	ip, [pc, #16]	; 115c4 <_start@@Base+0x30>
   115b0:	push	{ip}		; (str ip, [sp, #-4]!)
   115b4:	ldr	r0, [pc, #12]	; 115c8 <_start@@Base+0x34>
   115b8:	ldr	r3, [pc, #12]	; 115cc <_start@@Base+0x38>
   115bc:	bl	11194 <__libc_start_main@plt>
   115c0:	bl	11254 <abort@plt>
   115c4:	andeq	r2, r1, ip, lsr r3
   115c8:	andeq	r1, r1, r8, lsl #5
   115cc:	ldrdeq	r2, [r1], -r8
   115d0:	ldr	r3, [pc, #20]	; 115ec <_start@@Base+0x58>
   115d4:	ldr	r2, [pc, #20]	; 115f0 <_start@@Base+0x5c>
   115d8:	add	r3, pc, r3
   115dc:	ldr	r2, [r3, r2]
   115e0:	cmp	r2, #0
   115e4:	bxeq	lr
   115e8:	b	111a0 <__gmon_start__@plt>
   115ec:	andeq	r1, r1, r0, lsr #20
   115f0:	strheq	r0, [r0], -r8
   115f4:	push	{r3, lr}
   115f8:	movw	r0, #12484	; 0x30c4
   115fc:	ldr	r3, [pc, #36]	; 11628 <_start@@Base+0x94>
   11600:	movt	r0, #2
   11604:	rsb	r3, r0, r3
   11608:	cmp	r3, #6
   1160c:	popls	{r3, pc}
   11610:	movw	r3, #0
   11614:	movt	r3, #0
   11618:	cmp	r3, #0
   1161c:	popeq	{r3, pc}
   11620:	blx	r3
   11624:	pop	{r3, pc}
   11628:	andeq	r3, r2, r7, asr #1
   1162c:	push	{r3, lr}
   11630:	movw	r0, #12484	; 0x30c4
   11634:	movw	r3, #12484	; 0x30c4
   11638:	movt	r0, #2
   1163c:	movt	r3, #2
   11640:	rsb	r3, r0, r3
   11644:	asr	r3, r3, #2
   11648:	add	r3, r3, r3, lsr #31
   1164c:	asrs	r1, r3, #1
   11650:	popeq	{r3, pc}
   11654:	movw	r2, #0
   11658:	movt	r2, #0
   1165c:	cmp	r2, #0
   11660:	popeq	{r3, pc}
   11664:	blx	r2
   11668:	pop	{r3, pc}
   1166c:	push	{r4, lr}
   11670:	movw	r4, #12484	; 0x30c4
   11674:	movt	r4, #2
   11678:	ldrb	r3, [r4]
   1167c:	cmp	r3, #0
   11680:	popne	{r4, pc}
   11684:	bl	115f4 <_start@@Base+0x60>
   11688:	mov	r3, #1
   1168c:	strb	r3, [r4]
   11690:	pop	{r4, pc}
   11694:	movw	r0, #11988	; 0x2ed4
   11698:	movt	r0, #2
   1169c:	push	{r3, lr}
   116a0:	ldr	r3, [r0]
   116a4:	cmp	r3, #0
   116a8:	beq	116c0 <_start@@Base+0x12c>
   116ac:	movw	r3, #0
   116b0:	movt	r3, #0
   116b4:	cmp	r3, #0
   116b8:	beq	116c0 <_start@@Base+0x12c>
   116bc:	blx	r3
   116c0:	pop	{r3, lr}
   116c4:	b	1162c <_start@@Base+0x98>
   116c8:	ldr	r3, [pc, #144]	; 11760 <_start@@Base+0x1cc>
   116cc:	subs	r1, r1, #1
   116d0:	ldr	r2, [pc, #140]	; 11764 <_start@@Base+0x1d0>
   116d4:	add	r3, pc, r3
   116d8:	movne	r1, #1
   116dc:	push	{r4, r5, r6, lr}
   116e0:	cmp	r0, #0
   116e4:	orreq	r1, r1, #1
   116e8:	ldr	r4, [r3, r2]
   116ec:	sub	sp, sp, #8
   116f0:	cmp	r1, #0
   116f4:	mov	r5, r0
   116f8:	ldr	r3, [r4]
   116fc:	str	r3, [sp, #4]
   11700:	beq	1171c <_start@@Base+0x188>
   11704:	ldr	r2, [sp, #4]
   11708:	ldr	r3, [r4]
   1170c:	cmp	r2, r3
   11710:	bne	1175c <_start@@Base+0x1c8>
   11714:	add	sp, sp, #8
   11718:	pop	{r4, r5, r6, pc}
   1171c:	add	r6, r0, #24
   11720:	bl	110ec <pthread_mutex_lock@plt>
   11724:	mov	r1, sp
   11728:	mov	r0, r6
   1172c:	bl	11158 <sem_getvalue@plt>
   11730:	cmp	r0, #0
   11734:	bne	11744 <_start@@Base+0x1b0>
   11738:	ldr	r3, [sp]
   1173c:	cmp	r3, #0
   11740:	beq	11750 <_start@@Base+0x1bc>
   11744:	mov	r0, r5
   11748:	bl	1108c <pthread_mutex_unlock@plt>
   1174c:	b	11704 <_start@@Base+0x170>
   11750:	mov	r0, r6
   11754:	bl	110c8 <sem_post@plt>
   11758:	b	11744 <_start@@Base+0x1b0>
   1175c:	bl	11134 <__stack_chk_fail@plt>
   11760:	andeq	r1, r1, r4, lsr #18
   11764:	strheq	r0, [r0], -r4

00011768 <use_gencmd_service@@Base>:
   11768:	push	{r4, r5, r6, lr}
   1176c:	ldr	r5, [pc, #92]	; 117d0 <use_gencmd_service@@Base+0x68>
   11770:	add	r5, pc, r5
   11774:	ldr	r3, [r5, #1568]	; 0x620
   11778:	cmp	r3, #0
   1177c:	ble	117c8 <use_gencmd_service@@Base+0x60>
   11780:	ldr	r6, [pc, #76]	; 117d4 <use_gencmd_service@@Base+0x6c>
   11784:	mov	r4, #0
   11788:	mov	r0, r4
   1178c:	add	r6, pc, r6
   11790:	b	117a4 <use_gencmd_service@@Base+0x3c>
   11794:	ldr	r3, [r5, #1568]	; 0x620
   11798:	add	r4, r4, #1
   1179c:	cmp	r3, r4
   117a0:	ble	117c4 <use_gencmd_service@@Base+0x5c>
   117a4:	cmp	r0, #0
   117a8:	bne	11794 <use_gencmd_service@@Base+0x2c>
   117ac:	ldr	r0, [r6, r4, lsl #2]
   117b0:	add	r4, r4, #1
   117b4:	bl	11218 <vchi_service_use@plt>
   117b8:	ldr	r3, [r5, #1568]	; 0x620
   117bc:	cmp	r3, r4
   117c0:	bgt	117a4 <use_gencmd_service@@Base+0x3c>
   117c4:	pop	{r4, r5, r6, pc}
   117c8:	mov	r0, #0
   117cc:	pop	{r4, r5, r6, pc}
   117d0:	andeq	r1, r1, r0, asr r9
   117d4:	andeq	r1, r1, r4, lsr r9

000117d8 <release_gencmd_service@@Base>:
   117d8:	push	{r4, r5, r6, lr}
   117dc:	ldr	r5, [pc, #92]	; 11840 <release_gencmd_service@@Base+0x68>
   117e0:	add	r5, pc, r5
   117e4:	ldr	r3, [r5, #1568]	; 0x620
   117e8:	cmp	r3, #0
   117ec:	ble	11838 <release_gencmd_service@@Base+0x60>
   117f0:	ldr	r6, [pc, #76]	; 11844 <release_gencmd_service@@Base+0x6c>
   117f4:	mov	r4, #0
   117f8:	mov	r0, r4
   117fc:	add	r6, pc, r6
   11800:	b	11814 <release_gencmd_service@@Base+0x3c>
   11804:	ldr	r3, [r5, #1568]	; 0x620
   11808:	add	r4, r4, #1
   1180c:	cmp	r3, r4
   11810:	ble	11834 <release_gencmd_service@@Base+0x5c>
   11814:	cmp	r0, #0
   11818:	bne	11804 <release_gencmd_service@@Base+0x2c>
   1181c:	ldr	r0, [r6, r4, lsl #2]
   11820:	add	r4, r4, #1
   11824:	bl	110b0 <vchi_service_release@plt>
   11828:	ldr	r3, [r5, #1568]	; 0x620
   1182c:	cmp	r3, r4
   11830:	bgt	11814 <release_gencmd_service@@Base+0x3c>
   11834:	pop	{r4, r5, r6, pc}
   11838:	mov	r0, #0
   1183c:	pop	{r4, r5, r6, pc}
   11840:	andeq	r1, r1, r0, ror #17
   11844:	andeq	r1, r1, r4, asr #17

00011848 <vc_gencmd_init@@Base>:
   11848:	push	{r3, lr}
   1184c:	mov	r2, #107	; 0x6b
   11850:	ldr	r0, [pc, #20]	; 1186c <vc_gencmd_init@@Base+0x24>
   11854:	ldr	r1, [pc, #20]	; 11870 <vc_gencmd_init@@Base+0x28>
   11858:	ldr	r3, [pc, #20]	; 11874 <vc_gencmd_init@@Base+0x2c>
   1185c:	add	r0, pc, r0
   11860:	add	r1, pc, r1
   11864:	add	r3, pc, r3
   11868:	bl	11278 <__assert_fail@plt>
   1186c:	strdeq	r0, [r0], -r8
   11870:	strdeq	r0, [r0], -r8
   11874:	andeq	r0, r0, r8, lsr #23

00011878 <vc_vchi_gencmd_init@@Base>:
   11878:	ldr	r3, [pc, #580]	; 11ac4 <vc_vchi_gencmd_init@@Base+0x24c>
   1187c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11880:	mov	r7, r0
   11884:	ldr	r0, [pc, #572]	; 11ac8 <vc_vchi_gencmd_init@@Base+0x250>
   11888:	add	r3, pc, r3
   1188c:	ldr	r5, [pc, #568]	; 11acc <vc_vchi_gencmd_init@@Base+0x254>
   11890:	sub	sp, sp, #76	; 0x4c
   11894:	mov	r8, r1
   11898:	mov	r6, r2
   1189c:	ldr	r0, [r3, r0]
   118a0:	add	r5, pc, r5
   118a4:	ldr	r4, [r5, #1596]	; 0x63c
   118a8:	ldr	r3, [r0]
   118ac:	cmp	r4, #0
   118b0:	str	r0, [sp, #20]
   118b4:	str	r3, [sp, #68]	; 0x44
   118b8:	beq	118d8 <vc_vchi_gencmd_init@@Base+0x60>
   118bc:	ldr	r1, [sp, #20]
   118c0:	ldr	r2, [sp, #68]	; 0x44
   118c4:	ldr	r3, [r1]
   118c8:	cmp	r2, r3
   118cc:	bne	11ac0 <vc_vchi_gencmd_init@@Base+0x248>
   118d0:	add	sp, sp, #76	; 0x4c
   118d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   118d8:	mov	r1, r4
   118dc:	movw	r2, #1640	; 0x668
   118e0:	mov	r0, r5
   118e4:	bl	111e8 <memset@plt>
   118e8:	mov	r0, r5
   118ec:	str	r6, [r0, #1568]!	; 0x620
   118f0:	mov	r1, r4
   118f4:	add	r0, r0, #4
   118f8:	bl	11128 <pthread_mutex_init@plt>
   118fc:	cmp	r0, #0
   11900:	bne	11a5c <vc_vchi_gencmd_init@@Base+0x1e4>
   11904:	ldr	r5, [pc, #452]	; 11ad0 <vc_vchi_gencmd_init@@Base+0x258>
   11908:	mov	r1, #0
   1190c:	mov	r2, r1
   11910:	add	r5, pc, r5
   11914:	add	r4, r5, #1616	; 0x650
   11918:	add	r4, r4, #8
   1191c:	mov	r0, r4
   11920:	bl	111dc <sem_init@plt>
   11924:	subs	r1, r0, #0
   11928:	bne	11a4c <vc_vchi_gencmd_init@@Base+0x1d4>
   1192c:	add	r0, r5, #1600	; 0x640
   11930:	bl	11128 <pthread_mutex_init@plt>
   11934:	cmp	r0, #0
   11938:	bne	11a04 <vc_vchi_gencmd_init@@Base+0x18c>
   1193c:	ldr	r3, [pc, #400]	; 11ad4 <vc_vchi_gencmd_init@@Base+0x25c>
   11940:	add	r3, pc, r3
   11944:	ldr	r2, [r3, #1568]	; 0x620
   11948:	cmp	r2, #0
   1194c:	ble	119ec <vc_vchi_gencmd_init@@Base+0x174>
   11950:	mov	r5, #0
   11954:	ldr	r1, [pc, #380]	; 11ad8 <vc_vchi_gencmd_init@@Base+0x260>
   11958:	movw	r9, #19780	; 0x4d44
   1195c:	movt	r9, #18243	; 0x4743
   11960:	mov	r6, r5
   11964:	mov	r4, r5
   11968:	mov	fp, #1
   1196c:	add	r1, pc, r1
   11970:	mov	sl, r3
   11974:	str	r1, [sp, #12]
   11978:	add	r3, r3, #1600	; 0x640
   1197c:	str	r3, [sp, #16]
   11980:	add	r3, sp, #24
   11984:	str	r3, [sp, #8]
   11988:	ldr	r3, [sp, #12]
   1198c:	mov	r0, r7
   11990:	ldr	lr, [r8, r5]
   11994:	add	r1, sp, #24
   11998:	add	r2, sl, r5
   1199c:	str	fp, [sp, #24]
   119a0:	str	r3, [sp, #48]	; 0x30
   119a4:	ldr	r3, [sp, #16]
   119a8:	str	fp, [sp, #28]
   119ac:	str	r9, [sp, #32]
   119b0:	str	r4, [sp, #40]	; 0x28
   119b4:	str	r4, [sp, #44]	; 0x2c
   119b8:	str	r3, [sp, #52]	; 0x34
   119bc:	str	r4, [sp, #56]	; 0x38
   119c0:	str	r4, [sp, #60]	; 0x3c
   119c4:	str	r4, [sp, #64]	; 0x40
   119c8:	str	lr, [sp, #36]	; 0x24
   119cc:	bl	11140 <vchi_service_open@plt>
   119d0:	cmp	r0, #0
   119d4:	bne	11a9c <vc_vchi_gencmd_init@@Base+0x224>
   119d8:	ldr	r2, [sl, #1568]	; 0x620
   119dc:	add	r6, r6, #1
   119e0:	add	r5, r5, #4
   119e4:	cmp	r2, r6
   119e8:	bgt	11988 <vc_vchi_gencmd_init@@Base+0x110>
   119ec:	ldr	r3, [pc, #232]	; 11adc <vc_vchi_gencmd_init@@Base+0x264>
   119f0:	mov	r2, #1
   119f4:	add	r3, pc, r3
   119f8:	str	r2, [r3, #1596]	; 0x63c
   119fc:	bl	117d8 <release_gencmd_service@@Base>
   11a00:	b	118bc <vc_vchi_gencmd_init@@Base+0x44>
   11a04:	bl	1120c <vcos_pthreads_map_errno@plt>
   11a08:	cmp	r0, #0
   11a0c:	beq	1193c <vc_vchi_gencmd_init@@Base+0xc4>
   11a10:	mov	r0, r4
   11a14:	bl	11230 <sem_destroy@plt>
   11a18:	ldr	r3, [pc, #192]	; 11ae0 <vc_vchi_gencmd_init@@Base+0x268>
   11a1c:	mov	r2, #142	; 0x8e
   11a20:	ldr	r1, [pc, #188]	; 11ae4 <vc_vchi_gencmd_init@@Base+0x26c>
   11a24:	add	r3, pc, r3
   11a28:	ldr	r0, [pc, #184]	; 11ae8 <vc_vchi_gencmd_init@@Base+0x270>
   11a2c:	str	r3, [sp]
   11a30:	add	r1, pc, r1
   11a34:	ldr	r3, [pc, #176]	; 11aec <vc_vchi_gencmd_init@@Base+0x274>
   11a38:	add	r0, pc, r0
   11a3c:	add	r1, r1, #16
   11a40:	add	r3, pc, r3
   11a44:	bl	11200 <vcos_pthreads_logging_assert@plt>
   11a48:	b	1193c <vc_vchi_gencmd_init@@Base+0xc4>
   11a4c:	bl	1120c <vcos_pthreads_map_errno@plt>
   11a50:	cmp	r0, #0
   11a54:	beq	1193c <vc_vchi_gencmd_init@@Base+0xc4>
   11a58:	b	11a18 <vc_vchi_gencmd_init@@Base+0x1a0>
   11a5c:	bl	1120c <vcos_pthreads_map_errno@plt>
   11a60:	cmp	r0, #0
   11a64:	beq	11904 <vc_vchi_gencmd_init@@Base+0x8c>
   11a68:	ldr	r3, [pc, #128]	; 11af0 <vc_vchi_gencmd_init@@Base+0x278>
   11a6c:	mov	r2, #140	; 0x8c
   11a70:	ldr	r1, [pc, #124]	; 11af4 <vc_vchi_gencmd_init@@Base+0x27c>
   11a74:	add	r3, pc, r3
   11a78:	ldr	r0, [pc, #120]	; 11af8 <vc_vchi_gencmd_init@@Base+0x280>
   11a7c:	str	r3, [sp]
   11a80:	add	r1, pc, r1
   11a84:	ldr	r3, [pc, #112]	; 11afc <vc_vchi_gencmd_init@@Base+0x284>
   11a88:	add	r0, pc, r0
   11a8c:	add	r1, r1, #16
   11a90:	add	r3, pc, r3
   11a94:	bl	11200 <vcos_pthreads_logging_assert@plt>
   11a98:	b	11904 <vc_vchi_gencmd_init@@Base+0x8c>
   11a9c:	ldr	r3, [pc, #92]	; 11b00 <vc_vchi_gencmd_init@@Base+0x288>
   11aa0:	mov	r2, #160	; 0xa0
   11aa4:	ldr	r0, [pc, #88]	; 11b04 <vc_vchi_gencmd_init@@Base+0x28c>
   11aa8:	ldr	r1, [pc, #88]	; 11b08 <vc_vchi_gencmd_init@@Base+0x290>
   11aac:	add	r3, pc, r3
   11ab0:	add	r0, pc, r0
   11ab4:	add	r3, r3, #36	; 0x24
   11ab8:	add	r1, pc, r1
   11abc:	bl	11278 <__assert_fail@plt>
   11ac0:	bl	11134 <__stack_chk_fail@plt>
   11ac4:	andeq	r1, r1, r0, ror r7
   11ac8:	strheq	r0, [r0], -r4
   11acc:	andeq	r1, r1, r0, lsr #16
   11ad0:			; <UNDEFINED> instruction: 0x000117b0
   11ad4:	andeq	r1, r1, r0, lsl #15
   11ad8:			; <UNDEFINED> instruction: 0xfffffd54
   11adc:	andeq	r1, r1, ip, asr #13
   11ae0:	andeq	r0, r0, ip, lsl #21
   11ae4:	ldrdeq	r0, [r0], -ip
   11ae8:	andeq	r0, r0, r0, lsr #20
   11aec:	andeq	r0, r0, r0, asr #18
   11af0:	andeq	r0, r0, ip, lsr sl
   11af4:	andeq	r0, r0, ip, lsl #19
   11af8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   11afc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   11b00:	andeq	r0, r0, r0, ror #18
   11b04:	andeq	r0, r0, r8, lsl sl
   11b08:	andeq	r0, r0, r0, lsr #19

00011b0c <vc_gencmd_stop@@Base>:
   11b0c:	push	{r4, r5, r6, lr}
   11b10:	ldr	r5, [pc, #188]	; 11bd4 <vc_gencmd_stop@@Base+0xc8>
   11b14:	add	r5, pc, r5
   11b18:	ldr	r3, [r5, #1596]	; 0x63c
   11b1c:	cmp	r3, #0
   11b20:	popeq	{r4, r5, r6, pc}
   11b24:	add	r0, r5, #1568	; 0x620
   11b28:	ldr	r6, [pc, #168]	; 11bd8 <vc_gencmd_stop@@Base+0xcc>
   11b2c:	add	r0, r0, #4
   11b30:	sub	r5, r5, #4
   11b34:	bl	110ec <pthread_mutex_lock@plt>
   11b38:	add	r6, pc, r6
   11b3c:	bl	11768 <use_gencmd_service@@Base>
   11b40:	ldr	r3, [r5, #1572]	; 0x624
   11b44:	mov	r4, #0
   11b48:	cmp	r3, #0
   11b4c:	ble	11b70 <vc_gencmd_stop@@Base+0x64>
   11b50:	ldr	r0, [r5, #4]!
   11b54:	bl	11164 <vchi_service_close@plt>
   11b58:	cmp	r0, #0
   11b5c:	bne	11bb0 <vc_gencmd_stop@@Base+0xa4>
   11b60:	ldr	r3, [r6, #1568]	; 0x620
   11b64:	add	r4, r4, #1
   11b68:	cmp	r3, r4
   11b6c:	bgt	11b50 <vc_gencmd_stop@@Base+0x44>
   11b70:	ldr	r4, [pc, #100]	; 11bdc <vc_gencmd_stop@@Base+0xd0>
   11b74:	mov	r3, #0
   11b78:	add	r4, pc, r4
   11b7c:	add	r5, r4, #1568	; 0x620
   11b80:	add	r5, r5, #4
   11b84:	str	r3, [r4, #1596]	; 0x63c
   11b88:	mov	r0, r5
   11b8c:	bl	1108c <pthread_mutex_unlock@plt>
   11b90:	mov	r0, r5
   11b94:	bl	110e0 <pthread_mutex_destroy@plt>
   11b98:	add	r0, r4, #1616	; 0x650
   11b9c:	add	r0, r0, #8
   11ba0:	bl	11230 <sem_destroy@plt>
   11ba4:	add	r0, r4, #1600	; 0x640
   11ba8:	pop	{r4, r5, r6, lr}
   11bac:	b	110e0 <pthread_mutex_destroy@plt>
   11bb0:	ldr	r3, [pc, #40]	; 11be0 <vc_gencmd_stop@@Base+0xd4>
   11bb4:	mov	r2, #224	; 0xe0
   11bb8:	ldr	r0, [pc, #36]	; 11be4 <vc_gencmd_stop@@Base+0xd8>
   11bbc:	ldr	r1, [pc, #36]	; 11be8 <vc_gencmd_stop@@Base+0xdc>
   11bc0:	add	r3, pc, r3
   11bc4:	add	r0, pc, r0
   11bc8:	add	r3, r3, #56	; 0x38
   11bcc:	add	r1, pc, r1
   11bd0:	bl	11278 <__assert_fail@plt>
   11bd4:	andeq	r1, r1, ip, lsr #11
   11bd8:	andeq	r1, r1, r8, lsl #11
   11bdc:	andeq	r1, r1, r8, asr #10
   11be0:	andeq	r0, r0, ip, asr #16
   11be4:	andeq	r0, r0, r4, lsl #18
   11be8:	andeq	r0, r0, ip, lsl #17

00011bec <vc_gencmd_send_list@@Base>:
   11bec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11bf0:	mov	r4, r0
   11bf4:	ldr	r9, [pc, #224]	; 11cdc <vc_gencmd_send_list@@Base+0xf0>
   11bf8:	sub	sp, sp, #8
   11bfc:	mov	r5, r1
   11c00:	add	r9, pc, r9
   11c04:	ldr	r3, [r9, #1596]	; 0x63c
   11c08:	cmp	r3, #0
   11c0c:	mvneq	sl, #0
   11c10:	bne	11c20 <vc_gencmd_send_list@@Base+0x34>
   11c14:	mov	r0, sl
   11c18:	add	sp, sp, #8
   11c1c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11c20:	add	r0, r9, #1568	; 0x620
   11c24:	add	r7, r9, #24
   11c28:	add	r0, r0, #4
   11c2c:	bl	110ec <pthread_mutex_lock@plt>
   11c30:	stm	sp, {r4, r5}
   11c34:	mov	r0, r7
   11c38:	mov	r1, #512	; 0x200
   11c3c:	mov	r2, #1
   11c40:	movw	r3, #513	; 0x201
   11c44:	bl	11104 <__vsnprintf_chk@plt>
   11c48:	cmp	r0, #512	; 0x200
   11c4c:	mov	r8, r0
   11c50:	mvncs	sl, #0
   11c54:	bcc	11c78 <vc_gencmd_send_list@@Base+0x8c>
   11c58:	ldr	r0, [pc, #128]	; 11ce0 <vc_gencmd_send_list@@Base+0xf4>
   11c5c:	add	r0, pc, r0
   11c60:	add	r0, r0, #1568	; 0x620
   11c64:	add	r0, r0, #4
   11c68:	bl	1108c <pthread_mutex_unlock@plt>
   11c6c:	mov	r0, sl
   11c70:	add	sp, sp, #8
   11c74:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11c78:	bl	11768 <use_gencmd_service@@Base>
   11c7c:	ldr	r3, [r9, #1568]	; 0x620
   11c80:	cmp	r3, #0
   11c84:	ble	11cd4 <vc_gencmd_send_list@@Base+0xe8>
   11c88:	mov	r4, #0
   11c8c:	add	r8, r8, #1
   11c90:	sub	r5, r9, #4
   11c94:	mov	r6, r4
   11c98:	b	11ca8 <vc_gencmd_send_list@@Base+0xbc>
   11c9c:	ldr	r3, [r9, #1568]	; 0x620
   11ca0:	cmp	r3, r4
   11ca4:	ble	11ccc <vc_gencmd_send_list@@Base+0xe0>
   11ca8:	ldr	r0, [r5, #4]!
   11cac:	mov	r1, r7
   11cb0:	str	r6, [sp]
   11cb4:	mov	r2, r8
   11cb8:	mov	r3, #4
   11cbc:	add	r4, r4, #1
   11cc0:	bl	11170 <vchi_msg_queue@plt>
   11cc4:	subs	sl, r0, #0
   11cc8:	bne	11c9c <vc_gencmd_send_list@@Base+0xb0>
   11ccc:	bl	117d8 <release_gencmd_service@@Base>
   11cd0:	b	11c58 <vc_gencmd_send_list@@Base+0x6c>
   11cd4:	mvn	sl, #0
   11cd8:	b	11ccc <vc_gencmd_send_list@@Base+0xe0>
   11cdc:	andeq	r1, r1, r0, asr #9
   11ce0:	andeq	r1, r1, r4, ror #8

00011ce4 <vc_gencmd_send@@Base>:
   11ce4:	push	{r0, r1, r2, r3}
   11ce8:	ldr	r2, [pc, #80]	; 11d40 <vc_gencmd_send@@Base+0x5c>
   11cec:	ldr	ip, [pc, #80]	; 11d44 <vc_gencmd_send@@Base+0x60>
   11cf0:	add	r2, pc, r2
   11cf4:	push	{r4, lr}
   11cf8:	sub	sp, sp, #8
   11cfc:	ldr	r4, [r2, ip]
   11d00:	add	r3, sp, #20
   11d04:	str	r3, [sp]
   11d08:	mov	r1, r3
   11d0c:	ldr	r0, [sp, #16]
   11d10:	ldr	r3, [r4]
   11d14:	str	r3, [sp, #4]
   11d18:	bl	11bec <vc_gencmd_send_list@@Base>
   11d1c:	ldr	r2, [sp, #4]
   11d20:	ldr	r3, [r4]
   11d24:	cmp	r2, r3
   11d28:	bne	11d3c <vc_gencmd_send@@Base+0x58>
   11d2c:	add	sp, sp, #8
   11d30:	pop	{r4, lr}
   11d34:	add	sp, sp, #16
   11d38:	bx	lr
   11d3c:	bl	11134 <__stack_chk_fail@plt>
   11d40:	andeq	r1, r1, r8, lsl #6
   11d44:	strheq	r0, [r0], -r4

00011d48 <vc_gencmd_read_response@@Base>:
   11d48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11d4c:	mov	r8, r0
   11d50:	ldr	r4, [pc, #352]	; 11eb8 <vc_gencmd_read_response@@Base+0x170>
   11d54:	sub	sp, sp, #12
   11d58:	mov	r9, r1
   11d5c:	add	r4, pc, r4
   11d60:	ldr	r3, [r4, #1596]	; 0x63c
   11d64:	cmp	r3, #0
   11d68:	mvneq	r6, #0
   11d6c:	bne	11d7c <vc_gencmd_read_response@@Base+0x34>
   11d70:	mov	r0, r6
   11d74:	add	sp, sp, #12
   11d78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11d7c:	add	r0, r4, #1568	; 0x620
   11d80:	ldr	r5, [pc, #308]	; 11ebc <vc_gencmd_read_response@@Base+0x174>
   11d84:	add	r0, r0, #4
   11d88:	add	r7, r4, #536	; 0x218
   11d8c:	bl	110ec <pthread_mutex_lock@plt>
   11d90:	add	r5, pc, r5
   11d94:	bl	11768 <use_gencmd_service@@Base>
   11d98:	add	r5, r5, #1616	; 0x650
   11d9c:	add	r7, r7, #1
   11da0:	add	r5, r5, #8
   11da4:	mvn	r6, #0
   11da8:	mov	sl, #0
   11dac:	ldr	r3, [r4, #1568]	; 0x620
   11db0:	cmp	sl, r3
   11db4:	blt	11e04 <vc_gencmd_read_response@@Base+0xbc>
   11db8:	ldr	r3, [pc, #256]	; 11ec0 <vc_gencmd_read_response@@Base+0x178>
   11dbc:	add	r3, pc, r3
   11dc0:	ldr	r3, [r3, #1564]	; 0x61c
   11dc4:	cmp	r3, #0
   11dc8:	bne	11e88 <vc_gencmd_read_response@@Base+0x140>
   11dcc:	mov	r0, r5
   11dd0:	bl	110a4 <sem_wait@plt>
   11dd4:	cmn	r0, #1
   11dd8:	bne	11e38 <vc_gencmd_read_response@@Base+0xf0>
   11ddc:	bl	111d0 <__errno_location@plt>
   11de0:	ldr	r3, [r0]
   11de4:	cmp	r3, #4
   11de8:	beq	11dcc <vc_gencmd_read_response@@Base+0x84>
   11dec:	cmp	r3, #0
   11df0:	bne	11e50 <vc_gencmd_read_response@@Base+0x108>
   11df4:	mov	sl, r3
   11df8:	ldr	r3, [r4, #1568]	; 0x620
   11dfc:	cmp	sl, r3
   11e00:	bge	11db8 <vc_gencmd_read_response@@Base+0x70>
   11e04:	add	r3, r4, #1552	; 0x610
   11e08:	ldr	r0, [r4, sl, lsl #2]
   11e0c:	mov	fp, #0
   11e10:	add	r3, r3, #12
   11e14:	mov	r1, r7
   11e18:	str	fp, [sp]
   11e1c:	mov	r2, #1024	; 0x400
   11e20:	bl	1114c <vchi_msg_dequeue@plt>
   11e24:	subs	r6, r0, #0
   11e28:	strne	fp, [r4, #1564]	; 0x61c
   11e2c:	addne	sl, sl, #1
   11e30:	bne	11dac <vc_gencmd_read_response@@Base+0x64>
   11e34:	b	11db8 <vc_gencmd_read_response@@Base+0x70>
   11e38:	cmp	r0, #0
   11e3c:	moveq	sl, r0
   11e40:	beq	11dac <vc_gencmd_read_response@@Base+0x64>
   11e44:	bl	111d0 <__errno_location@plt>
   11e48:	ldr	r3, [r0]
   11e4c:	b	11dec <vc_gencmd_read_response@@Base+0xa4>
   11e50:	ldr	r3, [pc, #108]	; 11ec4 <vc_gencmd_read_response@@Base+0x17c>
   11e54:	add	r3, pc, r3
   11e58:	ldr	r3, [r3, #1564]	; 0x61c
   11e5c:	cmp	r3, #0
   11e60:	bne	11e88 <vc_gencmd_read_response@@Base+0x140>
   11e64:	bl	117d8 <release_gencmd_service@@Base>
   11e68:	ldr	r0, [pc, #88]	; 11ec8 <vc_gencmd_read_response@@Base+0x180>
   11e6c:	add	r0, pc, r0
   11e70:	add	r0, r0, #1568	; 0x620
   11e74:	add	r0, r0, #4
   11e78:	bl	1108c <pthread_mutex_unlock@plt>
   11e7c:	mov	r0, r6
   11e80:	add	sp, sp, #12
   11e84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11e88:	ldr	ip, [pc, #60]	; 11ecc <vc_gencmd_read_response@@Base+0x184>
   11e8c:	sub	r3, r3, #4
   11e90:	cmp	r3, r9
   11e94:	movlt	r2, r3
   11e98:	movge	r2, r9
   11e9c:	mov	r0, r8
   11ea0:	add	ip, pc, ip
   11ea4:	add	r1, ip, #540	; 0x21c
   11ea8:	add	r1, r1, #1
   11eac:	str	r3, [ip, #1564]	; 0x61c
   11eb0:	bl	11110 <memcpy@plt>
   11eb4:	b	11e64 <vc_gencmd_read_response@@Base+0x11c>
   11eb8:	andeq	r1, r1, r4, ror #6
   11ebc:	andeq	r1, r1, r0, lsr r3
   11ec0:	andeq	r1, r1, r4, lsl #6
   11ec4:	andeq	r1, r1, ip, ror #4
   11ec8:	andeq	r1, r1, r4, asr r2
   11ecc:	andeq	r1, r1, r0, lsr #4

00011ed0 <vc_gencmd@@Base>:
   11ed0:	push	{r2, r3}
   11ed4:	ldr	r3, [pc, #124]	; 11f58 <vc_gencmd@@Base+0x88>
   11ed8:	ldr	r2, [pc, #124]	; 11f5c <vc_gencmd@@Base+0x8c>
   11edc:	add	r3, pc, r3
   11ee0:	push	{r4, r5, r6, r7, lr}
   11ee4:	sub	sp, sp, #12
   11ee8:	ldr	r4, [r3, r2]
   11eec:	mov	r6, r1
   11ef0:	ldr	r5, [sp, #32]
   11ef4:	mov	r7, r0
   11ef8:	ldr	r3, [r4]
   11efc:	str	r3, [sp, #4]
   11f00:	bl	11768 <use_gencmd_service@@Base>
   11f04:	add	r1, sp, #36	; 0x24
   11f08:	mov	r0, r5
   11f0c:	str	r1, [sp]
   11f10:	bl	11bec <vc_gencmd_send_list@@Base>
   11f14:	subs	r5, r0, #0
   11f18:	blt	11f2c <vc_gencmd@@Base+0x5c>
   11f1c:	mov	r0, r7
   11f20:	mov	r1, r6
   11f24:	bl	11d48 <vc_gencmd_read_response@@Base>
   11f28:	mov	r5, r0
   11f2c:	bl	117d8 <release_gencmd_service@@Base>
   11f30:	ldr	r2, [sp, #4]
   11f34:	ldr	r3, [r4]
   11f38:	mov	r0, r5
   11f3c:	cmp	r2, r3
   11f40:	bne	11f54 <vc_gencmd@@Base+0x84>
   11f44:	add	sp, sp, #12
   11f48:	pop	{r4, r5, r6, r7, lr}
   11f4c:	add	sp, sp, #8
   11f50:	bx	lr
   11f54:	bl	11134 <__stack_chk_fail@plt>
   11f58:	andeq	r1, r1, ip, lsl r1
   11f5c:	strheq	r0, [r0], -r4

00011f60 <vc_gencmd_string_property@@Base>:
   11f60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11f64:	sub	sp, sp, #20
   11f68:	mov	r6, r0
   11f6c:	mov	r0, r1
   11f70:	mov	r8, r1
   11f74:	str	r2, [sp, #8]
   11f78:	str	r3, [sp, #12]
   11f7c:	bl	111c4 <strlen@plt>
   11f80:	ldrb	r5, [r6]
   11f84:	cmp	r5, #0
   11f88:	str	r0, [sp, #4]
   11f8c:	beq	12100 <vc_gencmd_string_property@@Base+0x1a0>
   11f90:	mov	r7, #0
   11f94:	mov	r4, r6
   11f98:	mov	r9, r7
   11f9c:	mov	sl, r6
   11fa0:	mov	fp, #1
   11fa4:	b	11fcc <vc_gencmd_string_property@@Base+0x6c>
   11fa8:	cmp	r9, #2
   11fac:	beq	1203c <vc_gencmd_string_property@@Base+0xdc>
   11fb0:	cmp	r9, #0
   11fb4:	beq	12008 <vc_gencmd_string_property@@Base+0xa8>
   11fb8:	ldrb	r5, [r4, #1]
   11fbc:	add	r4, r4, #1
   11fc0:	cmp	r5, #0
   11fc4:	mov	r1, r4
   11fc8:	beq	120c4 <vc_gencmd_string_property@@Base+0x164>
   11fcc:	cmp	r9, #1
   11fd0:	bne	11fa8 <vc_gencmd_string_property@@Base+0x48>
   11fd4:	bl	111b8 <__ctype_b_loc@plt>
   11fd8:	lsl	r1, r5, #1
   11fdc:	cmp	fp, #0
   11fe0:	movne	sl, r4
   11fe4:	ldr	r0, [r0]
   11fe8:	ldrh	r1, [r0, r1]
   11fec:	tst	r1, #8192	; 0x2000
   11ff0:	beq	12064 <vc_gencmd_string_property@@Base+0x104>
   11ff4:	cmp	r7, #0
   11ff8:	bne	120f8 <vc_gencmd_string_property@@Base+0x198>
   11ffc:	mov	fp, r9
   12000:	mov	r9, r7
   12004:	b	11fb8 <vc_gencmd_string_property@@Base+0x58>
   12008:	bl	111b8 <__ctype_b_loc@plt>
   1200c:	lsl	r1, r5, #1
   12010:	cmp	fp, #0
   12014:	movne	r6, r4
   12018:	ldr	r2, [r0]
   1201c:	ldrh	r2, [r2, r1]
   12020:	tst	r2, #8192	; 0x2000
   12024:	movne	fp, #1
   12028:	bne	11fb8 <vc_gencmd_string_property@@Base+0x58>
   1202c:	cmp	r5, #61	; 0x3d
   12030:	beq	12088 <vc_gencmd_string_property@@Base+0x128>
   12034:	mov	fp, r9
   12038:	b	11fb8 <vc_gencmd_string_property@@Base+0x58>
   1203c:	cmp	fp, #0
   12040:	movne	sl, r4
   12044:	cmp	r5, #34	; 0x22
   12048:	movne	fp, #0
   1204c:	bne	11fb8 <vc_gencmd_string_property@@Base+0x58>
   12050:	cmp	r7, #0
   12054:	bne	120f8 <vc_gencmd_string_property@@Base+0x198>
   12058:	mov	fp, #1
   1205c:	mov	r9, r7
   12060:	b	11fb8 <vc_gencmd_string_property@@Base+0x58>
   12064:	cmp	r5, #34	; 0x22
   12068:	movne	r5, #0
   1206c:	andeq	r5, fp, #1
   12070:	cmp	r5, #0
   12074:	moveq	fp, #0
   12078:	movne	fp, #1
   1207c:	moveq	r9, #1
   12080:	movne	r9, #2
   12084:	b	11fb8 <vc_gencmd_string_property@@Base+0x58>
   12088:	ldr	r3, [sp, #4]
   1208c:	rsb	r2, r6, r4
   12090:	cmp	r2, r3
   12094:	movne	r7, r9
   12098:	movne	r9, #1
   1209c:	bne	12034 <vc_gencmd_string_property@@Base+0xd4>
   120a0:	mov	r0, r6
   120a4:	mov	r1, r8
   120a8:	mov	r2, r3
   120ac:	mov	r9, #1
   120b0:	bl	11248 <strncmp@plt>
   120b4:	mov	fp, r9
   120b8:	rsbs	r7, r0, #1
   120bc:	movcc	r7, #0
   120c0:	b	11fb8 <vc_gencmd_string_property@@Base+0x58>
   120c4:	cmp	r7, #0
   120c8:	beq	120ec <vc_gencmd_string_property@@Base+0x18c>
   120cc:	ldr	r3, [sp, #8]
   120d0:	mov	r0, #1
   120d4:	rsb	r1, sl, r1
   120d8:	str	sl, [r3]
   120dc:	ldr	r3, [sp, #12]
   120e0:	str	r1, [r3]
   120e4:	add	sp, sp, #20
   120e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   120ec:	mov	r0, r7
   120f0:	add	sp, sp, #20
   120f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   120f8:	mov	r1, r4
   120fc:	b	120cc <vc_gencmd_string_property@@Base+0x16c>
   12100:	mov	r0, r5
   12104:	b	120e4 <vc_gencmd_string_property@@Base+0x184>

00012108 <vc_gencmd_number_property@@Base>:
   12108:	ldr	ip, [pc, #156]	; 121ac <vc_gencmd_number_property@@Base+0xa4>
   1210c:	push	{r4, r5, r6, lr}
   12110:	add	ip, pc, ip
   12114:	ldr	lr, [pc, #148]	; 121b0 <vc_gencmd_number_property@@Base+0xa8>
   12118:	sub	sp, sp, #16
   1211c:	mov	r5, r2
   12120:	add	r3, sp, #8
   12124:	add	r2, sp, #4
   12128:	ldr	r4, [ip, lr]
   1212c:	ldr	ip, [r4]
   12130:	str	ip, [sp, #12]
   12134:	bl	11f60 <vc_gencmd_string_property@@Base>
   12138:	cmp	r0, #0
   1213c:	bne	12158 <vc_gencmd_number_property@@Base+0x50>
   12140:	ldr	r2, [sp, #12]
   12144:	ldr	r3, [r4]
   12148:	cmp	r2, r3
   1214c:	bne	121a8 <vc_gencmd_number_property@@Base+0xa0>
   12150:	add	sp, sp, #16
   12154:	pop	{r4, r5, r6, pc}
   12158:	ldr	r0, [sp, #4]
   1215c:	mov	ip, #0
   12160:	ldr	r3, [sp, #8]
   12164:	mov	r2, r5
   12168:	ldr	r1, [pc, #68]	; 121b4 <vc_gencmd_number_property@@Base+0xac>
   1216c:	ldrb	r6, [r0, r3]
   12170:	add	r1, pc, r1
   12174:	strb	ip, [r0, r3]
   12178:	ldr	r0, [sp, #4]
   1217c:	bl	11224 <sscanf@plt>
   12180:	cmp	r0, #1
   12184:	beq	1219c <vc_gencmd_number_property@@Base+0x94>
   12188:	ldr	r1, [pc, #40]	; 121b8 <vc_gencmd_number_property@@Base+0xb0>
   1218c:	mov	r2, r5
   12190:	ldr	r0, [sp, #4]
   12194:	add	r1, pc, r1
   12198:	bl	11224 <sscanf@plt>
   1219c:	ldmib	sp, {r2, r3}
   121a0:	strb	r6, [r2, r3]
   121a4:	b	12140 <vc_gencmd_number_property@@Base+0x38>
   121a8:	bl	11134 <__stack_chk_fail@plt>
   121ac:	andeq	r0, r1, r8, ror #29
   121b0:	strheq	r0, [r0], -r4
   121b4:	andeq	r0, r0, r8, ror #6
   121b8:	andeq	r0, r0, ip, asr #6

000121bc <vc_gencmd_until@@Base>:
   121bc:	ldr	ip, [pc, #268]	; 122d0 <vc_gencmd_until@@Base+0x114>
   121c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   121c4:	mov	r7, r0
   121c8:	ldr	r0, [pc, #260]	; 122d4 <vc_gencmd_until@@Base+0x118>
   121cc:	sub	sp, sp, #172	; 0xac
   121d0:	add	ip, pc, ip
   121d4:	mov	r8, r3
   121d8:	str	r2, [sp, #8]
   121dc:	mov	r9, r1
   121e0:	ldr	r0, [ip, r0]
   121e4:	mov	r3, ip
   121e8:	ldr	r5, [sp, #208]	; 0xd0
   121ec:	ldr	r3, [r0]
   121f0:	str	r0, [sp, #12]
   121f4:	str	r3, [sp, #164]	; 0xa4
   121f8:	bl	11768 <use_gencmd_service@@Base>
   121fc:	cmp	r5, #0
   12200:	ble	1229c <vc_gencmd_until@@Base+0xe0>
   12204:	movw	r6, #38528	; 0x9680
   12208:	add	r1, sp, #28
   1220c:	add	r4, sp, #36	; 0x24
   12210:	movt	r6, #152	; 0x98
   12214:	add	fp, sp, #24
   12218:	add	sl, sp, #20
   1221c:	str	r1, [sp, #4]
   12220:	b	12278 <vc_gencmd_until@@Base+0xbc>
   12224:	mov	r0, r4
   12228:	mov	r1, r9
   1222c:	mov	r2, fp
   12230:	mov	r3, sl
   12234:	bl	11f60 <vc_gencmd_string_property@@Base>
   12238:	cmp	r0, #0
   1223c:	beq	12258 <vc_gencmd_until@@Base+0x9c>
   12240:	ldr	r0, [sp, #8]
   12244:	ldr	r1, [sp, #24]
   12248:	ldr	r2, [sp, #20]
   1224c:	bl	11248 <strncmp@plt>
   12250:	cmp	r0, #0
   12254:	beq	122c4 <vc_gencmd_until@@Base+0x108>
   12258:	mov	r1, #0
   1225c:	sub	r5, r5, #10
   12260:	add	r0, sp, #28
   12264:	str	r1, [sp, #28]
   12268:	str	r6, [sp, #32]
   1226c:	bl	110f8 <nanosleep@plt>
   12270:	cmp	r5, #0
   12274:	ble	1229c <vc_gencmd_until@@Base+0xe0>
   12278:	mov	r1, #128	; 0x80
   1227c:	mov	r2, r7
   12280:	mov	r0, r4
   12284:	bl	11ed0 <vc_gencmd@@Base>
   12288:	mov	r0, r4
   1228c:	mov	r1, r8
   12290:	bl	11098 <strstr@plt>
   12294:	cmp	r0, #0
   12298:	beq	12224 <vc_gencmd_until@@Base+0x68>
   1229c:	mov	r4, #1
   122a0:	bl	117d8 <release_gencmd_service@@Base>
   122a4:	ldr	r1, [sp, #12]
   122a8:	ldr	r2, [sp, #164]	; 0xa4
   122ac:	mov	r0, r4
   122b0:	ldr	r3, [r1]
   122b4:	cmp	r2, r3
   122b8:	bne	122cc <vc_gencmd_until@@Base+0x110>
   122bc:	add	sp, sp, #172	; 0xac
   122c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   122c4:	mov	r4, r0
   122c8:	b	122a0 <vc_gencmd_until@@Base+0xe4>
   122cc:	bl	11134 <__stack_chk_fail@plt>
   122d0:	andeq	r0, r1, r8, lsr #28
   122d4:	strheq	r0, [r0], -r4

000122d8 <__libc_csu_init@@Base>:
   122d8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   122dc:	mov	r7, r0
   122e0:	ldr	r6, [pc, #76]	; 12334 <__libc_csu_init@@Base+0x5c>
   122e4:	mov	r8, r1
   122e8:	ldr	r5, [pc, #72]	; 12338 <__libc_csu_init@@Base+0x60>
   122ec:	mov	r9, r2
   122f0:	add	r6, pc, r6
   122f4:	bl	1106c <_init@@Base>
   122f8:	add	r5, pc, r5
   122fc:	rsb	r6, r5, r6
   12300:	asrs	r6, r6, #2
   12304:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   12308:	sub	r5, r5, #4
   1230c:	mov	r4, #0
   12310:	add	r4, r4, #1
   12314:	ldr	r3, [r5, #4]!
   12318:	mov	r0, r7
   1231c:	mov	r1, r8
   12320:	mov	r2, r9
   12324:	blx	r3
   12328:	cmp	r4, r6
   1232c:	bne	12310 <__libc_csu_init@@Base+0x38>
   12330:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12334:	ldrdeq	r0, [r1], -r8
   12338:	andeq	r0, r1, ip, asr #23

0001233c <__libc_csu_fini@@Base>:
   1233c:	bx	lr

Disassembly of section .fini:

00012340 <_fini@@Base>:
   12340:	push	{r3, lr}
   12344:	pop	{r3, pc}
