{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 10:05:00 2021 " "Info: Processing started: Sat Nov 13 10:05:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dizhifasheng -c dizhifasheng " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dizhifasheng -c dizhifasheng" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dizhifasheng.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dizhifasheng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dizhifasheng-B " "Info: Found design unit 1: dizhifasheng-B" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dizhifasheng " "Info: Found entity 1: dizhifasheng" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dizhifasheng " "Info: Elaborating entity \"dizhifasheng\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add dizhifasheng.vhd(21) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(21): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add dizhifasheng.vhd(22) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(22): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add dizhifasheng.vhd(23) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(23): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add dizhifasheng.vhd(24) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(24): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter dizhifasheng.vhd(39) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(39): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter1 dizhifasheng.vhd(39) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(39): signal \"counter1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter dizhifasheng.vhd(19) " "Warning (10631): VHDL Process Statement warning at dizhifasheng.vhd(19): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[0\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[1\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[2\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[3\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[4\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[5\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[6\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[7\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[8\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[9\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Info: Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Info: Implemented 40 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 10:05:01 2021 " "Info: Processing ended: Sat Nov 13 10:05:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
