/*************************************************************************
 *
 * Tenstorrent CONFIDENTIAL
 *__________________
 *
 *  Tenstorrent Inc.
 *  All Rights Reserved.
 *
 * NOTICE:  All information contained herein is, and remains
 * the property of Tenstorrent Inc.  The intellectual
 * and technical concepts contained
 * herein are proprietary to Tenstorrent Inc.
 * and may be covered by U.S., Canadian and Foreign Patents,
 * patents in process, and are protected by trade secret or copyright law.
 * Dissemination of this information or reproduction of this material
 * is strictly forbidden unless prior written permission is obtained
 * from Tenstorrent Inc.
 */
// Trace Network - Connects all the trace hops as per the Cluster Organization

module trace_network
  import tn_pkg::*;
#(
  parameter NUM_CORES = 8,
  localparam NUM_CORES_IN_NORTH_PATH = (NUM_CORES + 1) >> 1,
  localparam NUM_CORES_IN_SOUTH_PATH = (NUM_CORES >> 1) == 0 ? 1 : NUM_CORES >> 1,
  parameter DATA_WIDTH_IN_BYTES = 16,
  parameter DATA_WIDTH = DATA_WIDTH_IN_BYTES*8
) (
  input  logic                                            clk,
  input  logic                                            reset_n,

  // TNIF interfaces from the core
  output logic [NUM_CORES-1:0]                            TN_MS_Gnt,
  output logic [NUM_CORES-1:0]                            TN_MS_Ntrace_Bp,
  output logic [NUM_CORES-1:0]                            TN_MS_Dst_Bp,
  output logic [NUM_CORES-1:0]                            TN_MS_Ntrace_Flush,
  output logic [NUM_CORES-1:0]                            TN_MS_Dst_Flush,
  input  logic [NUM_CORES-1:0]                            MS_TN_Vld,
  input  logic [NUM_CORES-1:0]                            MS_TN_Src,
  input  logic [NUM_CORES-1:0] [DATA_WIDTH-1:0]           MS_TN_Data,

  // North branch data interface
  output logic [NUM_CORES_IN_NORTH_PATH-1:0]              TN_TR_North_Vld,
  output logic                                            TN_TR_North_Src,
  output logic [DATA_WIDTH-1:0]                           TN_TR_North_Data,

  // South branch data interface
  output logic [NUM_CORES_IN_SOUTH_PATH-1:0]              TN_TR_South_Vld,
  output logic                                            TN_TR_South_Src,
  output logic [DATA_WIDTH-1:0]                           TN_TR_South_Data,

  // Funnel interface for the Backpressure and one-core mode control signals
  input  logic                                            TN_TR_Ntrace_Bp,
  input  logic                                            TN_TR_Dst_Bp,
  input  logic                                            TN_TR_Ntrace_Flush,
  input  logic                                            TN_TR_Dst_Flush,
  input  logic [NUM_CORES-1:0]                            TN_TR_Enabled_Srcs

);
// Local parameters


  localparam logic [4-1:0][31:0] NUM_REPEATER_STAGES = (NUM_CORES == 1) ? {32'h3,32'h1,32'h2,32'h1} : {32'h1,32'h2,32'h1,32'h3};
  localparam logic [4-1:0][31:0] NUM_UPSTREAM_REPEATERS = (NUM_CORES == 1) ? {32'h1,32'h1,32'h0,32'h0} : {32'h0,32'h0,32'h1,32'h1};
  localparam logic [4-1:0][31:0] NUM_HOPS_TO_TAIL = (NUM_CORES == 1) ? {32'h4,32'h3,32'h1,32'h0} : {32'h0,32'h1,32'h3,32'h4};


  // North Branch Signals
  logic [NUM_CORES_IN_NORTH_PATH:0] [NUM_CORES_IN_NORTH_PATH-1:0] rep_core_tr_vld_north;
  logic [NUM_CORES_IN_NORTH_PATH:0]                               rep_core_tr_src_north;
  logic [NUM_CORES_IN_NORTH_PATH:0] [DATA_WIDTH-1:0]              rep_core_tr_data_north;

  logic [NUM_CORES_IN_NORTH_PATH:0] core_rep_tr_ntrace_bp_north, core_rep_tr_dst_bp_north;
  logic [NUM_CORES_IN_NORTH_PATH:0] core_rep_tr_ntrace_flush_north, core_rep_tr_dst_flush_north;
  logic [NUM_CORES_IN_NORTH_PATH:0] [NUM_CORES_IN_NORTH_PATH-1:0]  core_rep_tr_enabled_srcs_north;

  logic [NUM_CORES_IN_NORTH_PATH-1:0] [NUM_CORES_IN_NORTH_PATH-1:0] core_rep_tr_vld_north;
  logic [NUM_CORES_IN_NORTH_PATH-1:0]                               core_rep_tr_src_north;
  logic [NUM_CORES_IN_NORTH_PATH-1:0] [DATA_WIDTH-1:0]              core_rep_tr_data_north;

  // South Branch Signals
  logic [NUM_CORES_IN_SOUTH_PATH:0] [NUM_CORES_IN_SOUTH_PATH-1:0] rep_core_tr_vld_south;
  logic [NUM_CORES_IN_SOUTH_PATH:0]                               rep_core_tr_src_south;
  logic [NUM_CORES_IN_SOUTH_PATH:0] [DATA_WIDTH-1:0]              rep_core_tr_data_south;

  logic [NUM_CORES_IN_SOUTH_PATH:0] core_rep_tr_ntrace_bp_south, core_rep_tr_dst_bp_south;
  logic [NUM_CORES_IN_SOUTH_PATH:0] core_rep_tr_ntrace_flush_south, core_rep_tr_dst_flush_south;
  logic [NUM_CORES_IN_SOUTH_PATH:0] [NUM_CORES_IN_SOUTH_PATH-1:0]  core_rep_tr_enabled_srcs_south;

  logic [NUM_CORES_IN_SOUTH_PATH-1:0] rep_core_tr_ntrace_bp_south, rep_core_tr_dst_bp_south;
  logic [NUM_CORES_IN_SOUTH_PATH-1:0] rep_core_tr_ntrace_flush_south, rep_core_tr_dst_flush_south;
  logic [NUM_CORES_IN_SOUTH_PATH-1:0] [NUM_CORES_IN_SOUTH_PATH-1:0]  rep_core_tr_enabled_srcs_south;
  // -----------------------------------------------
  // Tail ports connections
  // -----------------------------------------------
  assign rep_core_tr_vld_north[NUM_CORES_IN_NORTH_PATH] = '0;
  assign rep_core_tr_src_north[NUM_CORES_IN_NORTH_PATH] = '0;
  assign rep_core_tr_data_north[NUM_CORES_IN_NORTH_PATH] = '0;

  assign rep_core_tr_vld_south[NUM_CORES_IN_SOUTH_PATH] = '0;
  assign rep_core_tr_src_south[NUM_CORES_IN_SOUTH_PATH] = '0;
  assign rep_core_tr_data_south[NUM_CORES_IN_SOUTH_PATH] = '0;

  // -----------------------------------------------
  // Funnel ports connections
  // -----------------------------------------------
  assign TN_TR_North_Vld = rep_core_tr_vld_north[0];
  assign TN_TR_North_Src = rep_core_tr_src_north[0];
  assign TN_TR_North_Data = rep_core_tr_data_north[0];

  if (NUM_CORES > 1) begin :gen_south_channel_data
  assign TN_TR_South_Vld = rep_core_tr_vld_south[0];
  assign TN_TR_South_Src = rep_core_tr_src_south[0];
  assign TN_TR_South_Data = rep_core_tr_data_south[0];
  end else begin : gen_south_channel_data_tieoff
    assign TN_TR_South_Vld = '0;
    assign TN_TR_South_Src = '0;
    assign TN_TR_South_Data = '0;
  end

  assign core_rep_tr_ntrace_bp_north[0] = TN_TR_Ntrace_Bp;
  assign core_rep_tr_dst_bp_north[0] = TN_TR_Dst_Bp;
  assign core_rep_tr_ntrace_flush_north[0] = TN_TR_Ntrace_Flush;
  assign core_rep_tr_dst_flush_north[0] = TN_TR_Dst_Flush;

  assign core_rep_tr_ntrace_bp_south[0] = TN_TR_Ntrace_Bp;
  assign core_rep_tr_dst_bp_south[0] = TN_TR_Dst_Bp;
  assign core_rep_tr_ntrace_flush_south[0] = TN_TR_Ntrace_Flush;
  assign core_rep_tr_dst_flush_south[0] = TN_TR_Dst_Flush;

  for (genvar i=0; i<NUM_CORES_IN_NORTH_PATH; i++) begin : enabled_srcs_north_gen
    assign core_rep_tr_enabled_srcs_north[0][i] = TN_TR_Enabled_Srcs[i << 1];
  end

  if (NUM_CORES > 1) begin : gen_south_channel_enabled_srcs
    for (genvar i=0; i<NUM_CORES_IN_SOUTH_PATH; i++) begin : gen_south_channel_enabled_srcs_i
      assign core_rep_tr_enabled_srcs_south[0][i] = TN_TR_Enabled_Srcs[(i << 1) + 1];
    end
  end else begin : gen_south_channel_enabled_srcs_tieoff
    assign core_rep_tr_enabled_srcs_south[0] = '0;
  end


  // ----------------
  // North Channel
  // ----------------
  for (genvar i=(NUM_CORES_IN_NORTH_PATH-1); i>=0; i--) begin : north_chan_gen
    trace_hop #(
      .IS_REPEATER(0),
      .NUM_REPEATER_STAGES(NUM_REPEATER_STAGES[i]),
      .NUM_CORES_IN_PATH(NUM_CORES_IN_NORTH_PATH),
      .RELATIVE_CORE_IDX(i),
      .NUM_UPSTREAM_REPEATERS(NUM_UPSTREAM_REPEATERS[i]),
      .NUM_HOPS_TO_TAIL(NUM_HOPS_TO_TAIL[i])
    ) trace_hop_north_core_inst (
      .clk(clk),
      .reset_n(reset_n),

      // Current Node connections
      .fblk_tr_gnt(TN_MS_Gnt[i << 1]),
      .fblk_tr_src(MS_TN_Src[i << 1]),
      .fblk_tr_vld(MS_TN_Vld[i << 1]),
      .fblk_tr_data(MS_TN_Data[i << 1]),
      .fblk_tr_ntrace_bp(TN_MS_Ntrace_Bp[i << 1]),
      .fblk_tr_dst_bp(TN_MS_Dst_Bp[i << 1]),
      .fblk_tr_ntrace_flush(TN_MS_Ntrace_Flush[i << 1]),
      .fblk_tr_dst_flush(TN_MS_Dst_Flush[i << 1]),

      // Upstream connections
      .upstrm_tr_vld(rep_core_tr_vld_north[i+1]),
      .upstrm_tr_src(rep_core_tr_src_north[i+1]),
      .upstrm_tr_data(rep_core_tr_data_north[i+1]),
      .upstrm_tr_ntrace_bp(core_rep_tr_ntrace_bp_north[i+1]),
      .upstrm_tr_dst_bp(core_rep_tr_dst_bp_north[i+1]),
      .upstrm_tr_ntrace_flush(core_rep_tr_ntrace_flush_north[i+1]),
      .upstrm_tr_dst_flush(core_rep_tr_dst_flush_north[i+1]),
      .upstrm_tr_enabled_srcs(core_rep_tr_enabled_srcs_north[i+1]),

      // Downstream connections
      .dnstrm_tr_vld(rep_core_tr_vld_north[i]),
      .dnstrm_tr_src(rep_core_tr_src_north[i]),
      .dnstrm_tr_data(rep_core_tr_data_north[i]),
      .dnstrm_tr_ntrace_bp(core_rep_tr_ntrace_bp_north[i]),
      .dnstrm_tr_dst_bp(core_rep_tr_dst_bp_north[i]),
      .dnstrm_tr_ntrace_flush(core_rep_tr_ntrace_flush_north[i]),
      .dnstrm_tr_dst_flush(core_rep_tr_dst_flush_north[i]),
      .dnstrm_tr_enabled_srcs(core_rep_tr_enabled_srcs_north[i])
    );

  end

  // ----------------
  // South Channel
  // ----------------
  if (NUM_CORES > 1) begin : gen_south_channel
    for (genvar i=(NUM_CORES_IN_SOUTH_PATH-1); i>=0; i--) begin : south_chan_gen
      trace_hop #(
        .IS_REPEATER(0),
        .NUM_REPEATER_STAGES(NUM_REPEATER_STAGES[i]),
        .NUM_CORES_IN_PATH(NUM_CORES_IN_SOUTH_PATH),
        .RELATIVE_CORE_IDX(i),
        .NUM_UPSTREAM_REPEATERS(NUM_UPSTREAM_REPEATERS[i]),
        .NUM_HOPS_TO_TAIL(NUM_HOPS_TO_TAIL[i])
      ) trace_hop_south_core_inst (
        .clk(clk),
        .reset_n(reset_n),

        // Current Node connections
        .fblk_tr_gnt(TN_MS_Gnt[(i << 1) + 1]),
        .fblk_tr_src(MS_TN_Src[(i << 1) + 1]),
        .fblk_tr_vld(MS_TN_Vld[(i << 1) + 1]),
        .fblk_tr_data(MS_TN_Data[(i << 1) + 1]),
        .fblk_tr_ntrace_bp(TN_MS_Ntrace_Bp[(i << 1) + 1]),
        .fblk_tr_dst_bp(TN_MS_Dst_Bp[(i << 1) + 1]),
        .fblk_tr_ntrace_flush(TN_MS_Ntrace_Flush[(i << 1) + 1]),
        .fblk_tr_dst_flush(TN_MS_Dst_Flush[(i << 1) + 1]),

        // Upstream connections
        .upstrm_tr_vld(rep_core_tr_vld_south[i+1]),
        .upstrm_tr_src(rep_core_tr_src_south[i+1]),
        .upstrm_tr_data(rep_core_tr_data_south[i+1]),
        .upstrm_tr_ntrace_bp(core_rep_tr_ntrace_bp_south[i+1]),
        .upstrm_tr_dst_bp(core_rep_tr_dst_bp_south[i+1]),
        .upstrm_tr_ntrace_flush(core_rep_tr_ntrace_flush_south[i+1]),
        .upstrm_tr_dst_flush(core_rep_tr_dst_flush_south[i+1]),
        .upstrm_tr_enabled_srcs(core_rep_tr_enabled_srcs_south[i+1]),

        // Downstream connections
        .dnstrm_tr_vld(rep_core_tr_vld_south[i]),
        .dnstrm_tr_src(rep_core_tr_src_south[i]),
        .dnstrm_tr_data(rep_core_tr_data_south[i]),
        .dnstrm_tr_ntrace_bp(core_rep_tr_ntrace_bp_south[i]),
        .dnstrm_tr_dst_bp(core_rep_tr_dst_bp_south[i]),
        .dnstrm_tr_ntrace_flush(core_rep_tr_ntrace_flush_south[i]),
        .dnstrm_tr_dst_flush(core_rep_tr_dst_flush_south[i]),
        .dnstrm_tr_enabled_srcs(core_rep_tr_enabled_srcs_south[i])
      );

    end
  end
endmodule
// Local Variables:
// verilog-library-directories:(".")
// verilog-library-extensions:(".sv" ".h" ".v")
// verilog-typedef-regexp: "_[eust]$"
// End:
