* ******************************************************************************

* iCEcube Placer

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:14:10

* File Generated:     Oct 12 2020 16:04:41

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top --outdir /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer --device-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib --effort_level std --no_autolutcascade --out-sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc
I2004: Option and Settings Summary
=============================================================
Device file          - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
Package              - SG48
Design database      - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top
SDC file             - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer
Timing library       - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	293
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	8
    Number of ROMs      	:	2
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization
W2751: Ignoring set_io_ff constraint on LED3, since it is conflicting with set_io constraint
W2729: set_io_ff -out constraint specified on 'LED3' pin is infeasible. Ignoring the constraint

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel0', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel1', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel2', as it is not driving any LUT

Design Statistics after Packing
    Number of LUTs      	:	296
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	5
    Number of Carrys    	:	85

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	49
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	163
        CARRY Only       	:	1
        LUT with CARRY   	:	39
    LogicCells                  :	297/5280
    PLBs                        :	41/660
    BRAMs                       :	10/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.2 (sec)

Final Design Statistics
    Number of LUTs      	:	296
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	5
    Number of Carrys    	:	85
    Number of RAMs      	:	8
    Number of ROMs      	:	2
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	297/5280
    PLBs                        :	58/660
    BRAMs                       :	10/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 34.47 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.6 sec.

