// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/17/2023 11:05:52"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module projeto1 (
	CLOCK_50,
	FPGA_RESET_N,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	FPGA_RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK_50~input_o ;
wire \FPGA_RESET_N~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[3]~input_o ;
wire \KEY[3]~inputCLKENA0_outclk ;
wire \CPU|incrementa_PC|Add0~1_sumout ;
wire \~GND~combout ;
wire \CPU|incrementa_PC|Add0~14 ;
wire \CPU|incrementa_PC|Add0~9_sumout ;
wire \CPU|PC|DOUT[2]~DUPLICATE_q ;
wire \CPU|incrementa_PC|Add0~10 ;
wire \CPU|incrementa_PC|Add0~6 ;
wire \CPU|incrementa_PC|Add0~17_sumout ;
wire \CPU|incrementa_PC|Add0~18 ;
wire \CPU|incrementa_PC|Add0~29_sumout ;
wire \CPU|incrementa_PC|Add0~30 ;
wire \CPU|incrementa_PC|Add0~25_sumout ;
wire \CPU|incrementa_PC|Add0~26 ;
wire \CPU|incrementa_PC|Add0~21_sumout ;
wire \CPU|incrementa_PC|Add0~22 ;
wire \CPU|incrementa_PC|Add0~33_sumout ;
wire \CPU|PC|DOUT[7]~DUPLICATE_q ;
wire \ROM1|memROM~9_combout ;
wire \ROM1|memROM~3_combout ;
wire \CPU|PC|DOUT[1]~DUPLICATE_q ;
wire \CPU|PC|DOUT[0]~DUPLICATE_q ;
wire \ROM1|memROM~5_combout ;
wire \ROM1|memROM~7_combout ;
wire \ROM1|memROM~0_combout ;
wire \ROM1|memROM~6_combout ;
wire \CPU|PC|DOUT[8]~DUPLICATE_q ;
wire \ROM1|memROM~4_combout ;
wire \ROM1|memROM~8_combout ;
wire \CPU|Dec_Instruction|Equal12~1_combout ;
wire \CPU|incrementa_PC|Add0~5_sumout ;
wire \CPU|PC|DOUT[3]~DUPLICATE_q ;
wire \ROM1|memROM~2_combout ;
wire \CPU|incrementa_PC|Add0~2 ;
wire \CPU|incrementa_PC|Add0~13_sumout ;
wire \ROM1|memROM~1_combout ;
wire \CPU|Dec_Instruction|sinais_controle~0_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout ;
wire \CPU|Dec_Instruction|sinais_controle~1_combout ;
wire \CPU|Dec_Instruction|sinais_controle~2_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[0]~DUPLICATE_q ;
wire \CPU|ULA|Add0~18_cout ;
wire \CPU|ULA|Add0~1_sumout ;
wire \CPU|Dec_Instruction|Equal12~0_combout ;
wire \RAM1|ram~568_combout ;
wire \RAM1|ram~39_q ;
wire \RAM1|ram~570_combout ;
wire \RAM1|ram~31_q ;
wire \RAM1|ram~567_combout ;
wire \RAM1|ram~23_q ;
wire \RAM1|ram~569_combout ;
wire \RAM1|ram~15_q ;
wire \RAM1|ram~527_combout ;
wire \RAM1|ram~531_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[1]~3_combout ;
wire \CPU|ULA|Add0~2 ;
wire \CPU|ULA|Add0~13_sumout ;
wire \RAM1|ram~40_q ;
wire \RAM1|ram~32feeder_combout ;
wire \RAM1|ram~32_q ;
wire \RAM1|ram~24_q ;
wire \RAM1|ram~16_q ;
wire \RAM1|ram~532_combout ;
wire \RAM1|ram~536_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout ;
wire \CPU|ULA|Add0~14 ;
wire \CPU|ULA|Add0~9_sumout ;
wire \RAM1|ram~41feeder_combout ;
wire \RAM1|ram~41_q ;
wire \RAM1|ram~25_q ;
wire \RAM1|ram~33feeder_combout ;
wire \RAM1|ram~33_q ;
wire \RAM1|ram~17_q ;
wire \RAM1|ram~537_combout ;
wire \RAM1|ram~541_combout ;
wire \CPU|ULA|Add0~10 ;
wire \CPU|ULA|Add0~5_sumout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[3]~1_combout ;
wire \RAM1|ram~42_q ;
wire \CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q ;
wire \RAM1|ram~34_q ;
wire \RAM1|ram~26_q ;
wire \RAM1|ram~18_q ;
wire \RAM1|ram~542_combout ;
wire \RAM1|ram~546_combout ;
wire \CPU|ULA|Add0~6 ;
wire \CPU|ULA|Add0~21_sumout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4_combout ;
wire \RAM1|ram~43_q ;
wire \RAM1|ram~35feeder_combout ;
wire \RAM1|ram~35_q ;
wire \RAM1|ram~27_q ;
wire \RAM1|ram~19_q ;
wire \RAM1|ram~547_combout ;
wire \RAM1|ram~551_combout ;
wire \RegisterVector|DOUT[4]~feeder_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout ;
wire \CPU|ULA|Add0~22 ;
wire \CPU|ULA|Add0~25_sumout ;
wire \RAM1|ram~44_q ;
wire \RAM1|ram~28_q ;
wire \RAM1|ram~36feeder_combout ;
wire \RAM1|ram~36_q ;
wire \RAM1|ram~20_q ;
wire \RAM1|ram~552_combout ;
wire \RAM1|ram~556_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[6]~DUPLICATE_q ;
wire \CPU|ULA|Add0~26 ;
wire \CPU|ULA|Add0~29_sumout ;
wire \RAM1|ram~29_q ;
wire \RAM1|ram~37feeder_combout ;
wire \RAM1|ram~37_q ;
wire \RAM1|ram~45_q ;
wire \RAM1|ram~21_q ;
wire \RAM1|ram~557_combout ;
wire \RAM1|ram~561_combout ;
wire \CPU|ULA|Add0~30 ;
wire \CPU|ULA|Add0~33_sumout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7_combout ;
wire \RAM1|ram~30_q ;
wire \RAM1|ram~46_q ;
wire \RAM1|ram~38_q ;
wire \RAM1|ram~22_q ;
wire \RAM1|ram~562_combout ;
wire \RAM1|ram~566_combout ;
wire \DECODER1|enableHEX0~0_combout ;
wire \RegisterHEX0|DOUT[1]~feeder_combout ;
wire \RegisterHEX0|DOUT[0]~feeder_combout ;
wire \HexDisplay0|rascSaida7seg[0]~0_combout ;
wire \HexDisplay0|rascSaida7seg[1]~1_combout ;
wire \HexDisplay0|rascSaida7seg[2]~2_combout ;
wire \HexDisplay0|rascSaida7seg[3]~3_combout ;
wire \HexDisplay0|rascSaida7seg[4]~4_combout ;
wire \HexDisplay0|rascSaida7seg[5]~5_combout ;
wire \HexDisplay0|rascSaida7seg[6]~6_combout ;
wire \DECODER1|enableHEX1~0_combout ;
wire \RegisterHEX1|DOUT[1]~feeder_combout ;
wire \HexDisplay1|rascSaida7seg[0]~0_combout ;
wire \RegisterHEX1|DOUT[1]~DUPLICATE_q ;
wire \HexDisplay1|rascSaida7seg[1]~1_combout ;
wire \HexDisplay1|rascSaida7seg[2]~2_combout ;
wire \HexDisplay1|rascSaida7seg[3]~3_combout ;
wire \HexDisplay1|rascSaida7seg[4]~4_combout ;
wire \HexDisplay1|rascSaida7seg[5]~5_combout ;
wire \HexDisplay1|rascSaida7seg[6]~6_combout ;
wire \DECODER1|enableHEX2~0_combout ;
wire \RegisterHEX2|DOUT[1]~feeder_combout ;
wire \HexDisplay2|rascSaida7seg[0]~0_combout ;
wire \HexDisplay2|rascSaida7seg[1]~1_combout ;
wire \HexDisplay2|rascSaida7seg[2]~2_combout ;
wire \HexDisplay2|rascSaida7seg[3]~3_combout ;
wire \HexDisplay2|rascSaida7seg[4]~4_combout ;
wire \HexDisplay2|rascSaida7seg[5]~5_combout ;
wire \HexDisplay2|rascSaida7seg[6]~6_combout ;
wire \RegisterHEX3|DOUT[0]~feeder_combout ;
wire \DECODER1|enableHEX3~0_combout ;
wire \HexDisplay3|rascSaida7seg[0]~0_combout ;
wire \RegisterHEX3|DOUT[0]~DUPLICATE_q ;
wire \HexDisplay3|rascSaida7seg[1]~1_combout ;
wire \HexDisplay3|rascSaida7seg[2]~2_combout ;
wire \HexDisplay3|rascSaida7seg[3]~3_combout ;
wire \HexDisplay3|rascSaida7seg[4]~4_combout ;
wire \HexDisplay3|rascSaida7seg[5]~5_combout ;
wire \HexDisplay3|rascSaida7seg[6]~6_combout ;
wire \HexDisplay4|rascSaida7seg[0]~0_combout ;
wire \HexDisplay4|rascSaida7seg[1]~1_combout ;
wire \HexDisplay4|rascSaida7seg[2]~2_combout ;
wire \HexDisplay4|rascSaida7seg[3]~3_combout ;
wire \HexDisplay4|rascSaida7seg[4]~4_combout ;
wire \HexDisplay4|rascSaida7seg[5]~5_combout ;
wire \HexDisplay4|rascSaida7seg[6]~6_combout ;
wire \CPU|PC|DOUT[5]~DUPLICATE_q ;
wire \HexDisplay5|rascSaida7seg[0]~0_combout ;
wire \HexDisplay5|rascSaida7seg[1]~1_combout ;
wire \HexDisplay5|rascSaida7seg[2]~2_combout ;
wire \HexDisplay5|rascSaida7seg[3]~3_combout ;
wire \HexDisplay5|rascSaida7seg[4]~4_combout ;
wire \HexDisplay5|rascSaida7seg[5]~5_combout ;
wire \HexDisplay5|rascSaida7seg[6]~6_combout ;
wire [3:0] \RegisterHEX3|DOUT ;
wire [3:0] \RegisterHEX2|DOUT ;
wire [3:0] \RegisterHEX1|DOUT ;
wire [8:0] \CPU|PC|DOUT ;
wire [7:0] \CPU|Bloco_Reg|REG0|DOUT ;
wire [7:0] \RegisterVector|DOUT ;
wire [3:0] \RegisterHEX0|DOUT ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\RegisterVector|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\RegisterVector|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\RegisterVector|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\RegisterVector|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\RegisterVector|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\RegisterVector|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\RegisterVector|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\RegisterVector|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\HexDisplay0|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\HexDisplay0|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\HexDisplay0|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\HexDisplay0|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\HexDisplay0|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\HexDisplay0|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\HexDisplay0|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\HexDisplay1|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\HexDisplay1|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\HexDisplay1|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\HexDisplay1|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\HexDisplay1|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\HexDisplay1|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\HexDisplay1|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\HexDisplay2|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\HexDisplay2|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\HexDisplay2|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\HexDisplay2|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\HexDisplay2|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\HexDisplay2|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\HexDisplay2|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\HexDisplay3|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\HexDisplay3|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\HexDisplay3|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\HexDisplay3|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\HexDisplay3|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\HexDisplay3|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\HexDisplay3|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\HexDisplay4|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\HexDisplay4|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\HexDisplay4|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\HexDisplay4|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\HexDisplay4|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\HexDisplay4|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\HexDisplay4|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\HexDisplay5|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\HexDisplay5|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\HexDisplay5|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\HexDisplay5|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\HexDisplay5|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\HexDisplay5|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\HexDisplay5|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \KEY[3]~inputCLKENA0 (
	.inclk(\KEY[3]~input_o ),
	.ena(vcc),
	.outclk(\KEY[3]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[3]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[3]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[3]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[3]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[3]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N30
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~1 (
// Equation(s):
// \CPU|incrementa_PC|Add0~1_sumout  = SUM(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \CPU|incrementa_PC|Add0~2  = CARRY(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~1_sumout ),
	.cout(\CPU|incrementa_PC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~1 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \CPU|incrementa_PC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N38
dffeas \CPU|PC|DOUT[2] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~9_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N33
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~13 (
// Equation(s):
// \CPU|incrementa_PC|Add0~13_sumout  = SUM(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~2  ))
// \CPU|incrementa_PC|Add0~14  = CARRY(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~13_sumout ),
	.cout(\CPU|incrementa_PC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~13 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N36
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~9 (
// Equation(s):
// \CPU|incrementa_PC|Add0~9_sumout  = SUM(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~14  ))
// \CPU|incrementa_PC|Add0~10  = CARRY(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~9_sumout ),
	.cout(\CPU|incrementa_PC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~9 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N37
dffeas \CPU|PC|DOUT[2]~DUPLICATE (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~9_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N39
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~5 (
// Equation(s):
// \CPU|incrementa_PC|Add0~5_sumout  = SUM(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~10  ))
// \CPU|incrementa_PC|Add0~6  = CARRY(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~5_sumout ),
	.cout(\CPU|incrementa_PC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~5 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N42
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~17 (
// Equation(s):
// \CPU|incrementa_PC|Add0~17_sumout  = SUM(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~6  ))
// \CPU|incrementa_PC|Add0~18  = CARRY(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~17_sumout ),
	.cout(\CPU|incrementa_PC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~17 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N44
dffeas \CPU|PC|DOUT[4] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N45
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~29 (
// Equation(s):
// \CPU|incrementa_PC|Add0~29_sumout  = SUM(( \CPU|PC|DOUT [5] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~18  ))
// \CPU|incrementa_PC|Add0~30  = CARRY(( \CPU|PC|DOUT [5] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~29_sumout ),
	.cout(\CPU|incrementa_PC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~29 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N47
dffeas \CPU|PC|DOUT[5] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~29_sumout ),
	.asdata(\ROM1|memROM~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N48
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~25 (
// Equation(s):
// \CPU|incrementa_PC|Add0~25_sumout  = SUM(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~30  ))
// \CPU|incrementa_PC|Add0~26  = CARRY(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~25_sumout ),
	.cout(\CPU|incrementa_PC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~25 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N50
dffeas \CPU|PC|DOUT[6] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N51
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~21 (
// Equation(s):
// \CPU|incrementa_PC|Add0~21_sumout  = SUM(( \CPU|PC|DOUT [7] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~26  ))
// \CPU|incrementa_PC|Add0~22  = CARRY(( \CPU|PC|DOUT [7] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~21_sumout ),
	.cout(\CPU|incrementa_PC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~21 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N53
dffeas \CPU|PC|DOUT[7] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N54
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~33 (
// Equation(s):
// \CPU|incrementa_PC|Add0~33_sumout  = SUM(( \CPU|PC|DOUT [8] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~33 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N56
dffeas \CPU|PC|DOUT[8] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~33_sumout ),
	.asdata(\ROM1|memROM~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N52
dffeas \CPU|PC|DOUT[7]~DUPLICATE (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N6
cyclonev_lcell_comb \ROM1|memROM~9 (
// Equation(s):
// \ROM1|memROM~9_combout  = ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT [0]) # (!\CPU|PC|DOUT [2]))) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~9 .extended_lut = "off";
defparam \ROM1|memROM~9 .lut_mask = 64'hA8A8A8A800000000;
defparam \ROM1|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N27
cyclonev_lcell_comb \ROM1|memROM~3 (
// Equation(s):
// \ROM1|memROM~3_combout  = ( !\CPU|PC|DOUT[7]~DUPLICATE_q  & ( \ROM1|memROM~9_combout  & ( (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [8]))) ) ) )

	.dataa(!\CPU|PC|DOUT [6]),
	.datab(!\CPU|PC|DOUT [5]),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~3 .extended_lut = "off";
defparam \ROM1|memROM~3 .lut_mask = 64'h0000000080000000;
defparam \ROM1|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N34
dffeas \CPU|PC|DOUT[1]~DUPLICATE (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~13_sumout ),
	.asdata(\ROM1|memROM~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N31
dffeas \CPU|PC|DOUT[0]~DUPLICATE (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~1_sumout ),
	.asdata(\ROM1|memROM~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N33
cyclonev_lcell_comb \ROM1|memROM~5 (
// Equation(s):
// \ROM1|memROM~5_combout  = ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & ((\CPU|PC|DOUT[0]~DUPLICATE_q ) # (\CPU|PC|DOUT[1]~DUPLICATE_q ))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~5 .extended_lut = "off";
defparam \ROM1|memROM~5 .lut_mask = 64'h6E6E6E6E00000000;
defparam \ROM1|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \ROM1|memROM~7 (
// Equation(s):
// \ROM1|memROM~7_combout  = ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT[1]~DUPLICATE_q ) # (\CPU|PC|DOUT[0]~DUPLICATE_q ))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ (!\CPU|PC|DOUT[0]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~7 .extended_lut = "off";
defparam \ROM1|memROM~7 .lut_mask = 64'h9E9E9E9E00000000;
defparam \ROM1|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N18
cyclonev_lcell_comb \ROM1|memROM~0 (
// Equation(s):
// \ROM1|memROM~0_combout  = ( !\CPU|PC|DOUT [7] & ( (!\CPU|PC|DOUT [8] & (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [5]))) ) )

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(!\CPU|PC|DOUT [4]),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~0 .extended_lut = "off";
defparam \ROM1|memROM~0 .lut_mask = 64'h8000800000000000;
defparam \ROM1|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N57
cyclonev_lcell_comb \ROM1|memROM~6 (
// Equation(s):
// \ROM1|memROM~6_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( !\CPU|PC|DOUT [3] ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & \CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~6 .extended_lut = "off";
defparam \ROM1|memROM~6 .lut_mask = 64'h00AAAAAA00000000;
defparam \ROM1|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N55
dffeas \CPU|PC|DOUT[8]~DUPLICATE (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~33_sumout ),
	.asdata(\ROM1|memROM~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N3
cyclonev_lcell_comb \ROM1|memROM~4 (
// Equation(s):
// \ROM1|memROM~4_combout  = ( !\CPU|PC|DOUT [7] & ( (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [5])) ) )

	.dataa(!\CPU|PC|DOUT [6]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~4 .extended_lut = "off";
defparam \ROM1|memROM~4 .lut_mask = 64'hA000A00000000000;
defparam \ROM1|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N18
cyclonev_lcell_comb \ROM1|memROM~8 (
// Equation(s):
// \ROM1|memROM~8_combout  = ( \ROM1|memROM~4_combout  & ( (\ROM1|memROM~6_combout  & !\CPU|PC|DOUT[8]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~8 .extended_lut = "off";
defparam \ROM1|memROM~8 .lut_mask = 64'h0000000030303030;
defparam \ROM1|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N21
cyclonev_lcell_comb \CPU|Dec_Instruction|Equal12~1 (
// Equation(s):
// \CPU|Dec_Instruction|Equal12~1_combout  = ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~5_combout  & (\ROM1|memROM~7_combout  & \ROM1|memROM~0_combout )) ) )

	.dataa(!\ROM1|memROM~5_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\ROM1|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|Equal12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|Equal12~1 .extended_lut = "off";
defparam \CPU|Dec_Instruction|Equal12~1 .lut_mask = 64'h00000000000A000A;
defparam \CPU|Dec_Instruction|Equal12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N40
dffeas \CPU|PC|DOUT[3] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N41
dffeas \CPU|PC|DOUT[3]~DUPLICATE (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N0
cyclonev_lcell_comb \ROM1|memROM~2 (
// Equation(s):
// \ROM1|memROM~2_combout  = ( \ROM1|memROM~0_combout  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT [2])) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~2 .extended_lut = "off";
defparam \ROM1|memROM~2 .lut_mask = 64'h00000000C000C000;
defparam \ROM1|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N32
dffeas \CPU|PC|DOUT[0] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~1_sumout ),
	.asdata(\ROM1|memROM~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N35
dffeas \CPU|PC|DOUT[1] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~13_sumout ),
	.asdata(\ROM1|memROM~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N9
cyclonev_lcell_comb \ROM1|memROM~1 (
// Equation(s):
// \ROM1|memROM~1_combout  = ( \ROM1|memROM~0_combout  & ( (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] $ (!\CPU|PC|DOUT [2])))) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~1 .extended_lut = "off";
defparam \ROM1|memROM~1 .lut_mask = 64'h0000000010201020;
defparam \ROM1|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N15
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle~0 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle~0_combout  = ( !\ROM1|memROM~6_combout  & ( !\ROM1|memROM~5_combout  & ( (\ROM1|memROM~7_combout  & (\ROM1|memROM~4_combout  & !\CPU|PC|DOUT[8]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~7_combout ),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datae(!\ROM1|memROM~6_combout ),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle~0 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle~0 .lut_mask = 64'h0300000000000000;
defparam \CPU|Dec_Instruction|sinais_controle~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N0
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout  = ( \RAM1|ram~527_combout  & ( (!\CPU|Dec_Instruction|sinais_controle~0_combout  & (!\ROM1|memROM~1_combout )) # (\CPU|Dec_Instruction|sinais_controle~0_combout  & ((\ROM1|memROM~2_combout ))) ) ) # ( 
// !\RAM1|ram~527_combout  & ( (\CPU|Dec_Instruction|sinais_controle~0_combout  & \ROM1|memROM~2_combout ) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle~0_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~527_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0 .lut_mask = 64'h030303038B8B8B8B;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N3
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle~1 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle~1_combout  = ( \ROM1|memROM~5_combout  & ( (!\ROM1|memROM~7_combout  & (!\ROM1|memROM~6_combout  & (\ROM1|memROM~4_combout  & !\CPU|PC|DOUT[8]~DUPLICATE_q ))) ) ) # ( !\ROM1|memROM~5_combout  & ( 
// (\ROM1|memROM~7_combout  & (!\ROM1|memROM~6_combout  & (\ROM1|memROM~4_combout  & !\CPU|PC|DOUT[8]~DUPLICATE_q ))) ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle~1 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle~1 .lut_mask = 64'h0400040008000800;
defparam \CPU|Dec_Instruction|sinais_controle~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N45
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle~2 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle~2_combout  = ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~7_combout ) # (!\ROM1|memROM~0_combout ) ) ) # ( !\ROM1|memROM~8_combout  & ( (\ROM1|memROM~0_combout  & (!\ROM1|memROM~5_combout  $ (!\ROM1|memROM~7_combout 
// ))) ) )

	.dataa(!\ROM1|memROM~5_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\ROM1|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle~2 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle~2 .lut_mask = 64'h005A005AFFF0FFF0;
defparam \CPU|Dec_Instruction|sinais_controle~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N35
dffeas \CPU|Bloco_Reg|REG0|DOUT[0]~DUPLICATE (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|ULA|Add0~1_sumout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N30
cyclonev_lcell_comb \CPU|ULA|Add0~18 (
// Equation(s):
// \CPU|ULA|Add0~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|ULA|Add0~18_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~18 .extended_lut = "off";
defparam \CPU|ULA|Add0~18 .lut_mask = 64'h000000000000FFFF;
defparam \CPU|ULA|Add0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N33
cyclonev_lcell_comb \CPU|ULA|Add0~1 (
// Equation(s):
// \CPU|ULA|Add0~1_sumout  = SUM(( !\CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout  ) + ( \CPU|Bloco_Reg|REG0|DOUT[0]~DUPLICATE_q  ) + ( \CPU|ULA|Add0~18_cout  ))
// \CPU|ULA|Add0~2  = CARRY(( !\CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout  ) + ( \CPU|Bloco_Reg|REG0|DOUT[0]~DUPLICATE_q  ) + ( \CPU|ULA|Add0~18_cout  ))

	.dataa(!\CPU|Bloco_Reg|REG0|DOUT[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~1_sumout ),
	.cout(\CPU|ULA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~1 .extended_lut = "off";
defparam \CPU|ULA|Add0~1 .lut_mask = 64'h0000AAAA0000FF00;
defparam \CPU|ULA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N34
dffeas \CPU|Bloco_Reg|REG0|DOUT[0] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|ULA|Add0~1_sumout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N39
cyclonev_lcell_comb \CPU|Dec_Instruction|Equal12~0 (
// Equation(s):
// \CPU|Dec_Instruction|Equal12~0_combout  = ( !\ROM1|memROM~6_combout  & ( \ROM1|memROM~7_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\ROM1|memROM~4_combout  & \ROM1|memROM~5_combout )) ) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\ROM1|memROM~5_combout ),
	.datae(!\ROM1|memROM~6_combout ),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|Equal12~0 .extended_lut = "off";
defparam \CPU|Dec_Instruction|Equal12~0 .lut_mask = 64'h00000000000A0000;
defparam \CPU|Dec_Instruction|Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N9
cyclonev_lcell_comb \RAM1|ram~568 (
// Equation(s):
// \RAM1|ram~568_combout  = ( \CPU|Dec_Instruction|Equal12~0_combout  & ( (\ROM1|memROM~2_combout  & (!\ROM1|memROM~1_combout  & \ROM1|memROM~3_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~568 .extended_lut = "off";
defparam \RAM1|ram~568 .lut_mask = 64'h0000000000300030;
defparam \RAM1|ram~568 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N13
dffeas \RAM1|ram~39 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~39 .is_wysiwyg = "true";
defparam \RAM1|ram~39 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N24
cyclonev_lcell_comb \RAM1|ram~570 (
// Equation(s):
// \RAM1|ram~570_combout  = ( \CPU|Dec_Instruction|Equal12~0_combout  & ( (\ROM1|memROM~3_combout  & (!\ROM1|memROM~2_combout  & !\ROM1|memROM~1_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~570 .extended_lut = "off";
defparam \RAM1|ram~570 .lut_mask = 64'h0000000030003000;
defparam \RAM1|ram~570 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N1
dffeas \RAM1|ram~31 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~31 .is_wysiwyg = "true";
defparam \RAM1|ram~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N51
cyclonev_lcell_comb \RAM1|ram~567 (
// Equation(s):
// \RAM1|ram~567_combout  = ( !\ROM1|memROM~1_combout  & ( (!\ROM1|memROM~3_combout  & (\CPU|Dec_Instruction|Equal12~0_combout  & \ROM1|memROM~2_combout )) ) )

	.dataa(!\ROM1|memROM~3_combout ),
	.datab(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~567 .extended_lut = "off";
defparam \RAM1|ram~567 .lut_mask = 64'h0202020200000000;
defparam \RAM1|ram~567 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N19
dffeas \RAM1|ram~23 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~23 .is_wysiwyg = "true";
defparam \RAM1|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N42
cyclonev_lcell_comb \RAM1|ram~569 (
// Equation(s):
// \RAM1|ram~569_combout  = ( \CPU|Dec_Instruction|Equal12~0_combout  & ( (!\ROM1|memROM~1_combout  & (!\ROM1|memROM~2_combout  & !\ROM1|memROM~3_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~569 .extended_lut = "off";
defparam \RAM1|ram~569 .lut_mask = 64'h00000000C000C000;
defparam \RAM1|ram~569 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N56
dffeas \RAM1|ram~15 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~15 .is_wysiwyg = "true";
defparam \RAM1|ram~15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N12
cyclonev_lcell_comb \RAM1|ram~527 (
// Equation(s):
// \RAM1|ram~527_combout  = ( !\ROM1|memROM~3_combout  & ( (!\ROM1|memROM~2_combout  & (((\RAM1|ram~15_q  & ((!\ROM1|memROM~1_combout )))))) # (\ROM1|memROM~2_combout  & ((((\ROM1|memROM~1_combout ) # (\RAM1|ram~23_q ))))) ) ) # ( \ROM1|memROM~3_combout  & ( 
// (!\ROM1|memROM~2_combout  & (((\RAM1|ram~31_q  & ((!\ROM1|memROM~1_combout )))))) # (\ROM1|memROM~2_combout  & ((((\ROM1|memROM~1_combout ))) # (\RAM1|ram~39_q ))) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\RAM1|ram~39_q ),
	.datac(!\RAM1|ram~31_q ),
	.datad(!\RAM1|ram~23_q ),
	.datae(!\ROM1|memROM~3_combout ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(!\RAM1|ram~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~527 .extended_lut = "on";
defparam \RAM1|ram~527 .lut_mask = 64'h0A5F1B1B55555555;
defparam \RAM1|ram~527 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N3
cyclonev_lcell_comb \RAM1|ram~531 (
// Equation(s):
// \RAM1|ram~531_combout  = (!\ROM1|memROM~1_combout  & \RAM1|ram~527_combout )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|ram~527_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~531 .extended_lut = "off";
defparam \RAM1|ram~531 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \RAM1|ram~531 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N4
dffeas \RegisterVector|DOUT[0] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RAM1|ram~531_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N21
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[1]~3 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[1]~3_combout  = ( \CPU|Dec_Instruction|sinais_controle~0_combout  & ( \ROM1|memROM~3_combout  ) ) # ( !\CPU|Dec_Instruction|sinais_controle~0_combout  & ( (!\ROM1|memROM~1_combout  & \RAM1|ram~532_combout ) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\RAM1|ram~532_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[1]~3 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[1]~3 .lut_mask = 64'h0A0A0A0A33333333;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N36
cyclonev_lcell_comb \CPU|ULA|Add0~13 (
// Equation(s):
// \CPU|ULA|Add0~13_sumout  = SUM(( !\CPU|Mux_EntradaB_ULA|saida_MUX[1]~3_combout  ) + ( \CPU|Bloco_Reg|REG0|DOUT [1] ) + ( \CPU|ULA|Add0~2  ))
// \CPU|ULA|Add0~14  = CARRY(( !\CPU|Mux_EntradaB_ULA|saida_MUX[1]~3_combout  ) + ( \CPU|Bloco_Reg|REG0|DOUT [1] ) + ( \CPU|ULA|Add0~2  ))

	.dataa(gnd),
	.datab(!\CPU|Bloco_Reg|REG0|DOUT [1]),
	.datac(gnd),
	.datad(!\CPU|Mux_EntradaB_ULA|saida_MUX[1]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~13_sumout ),
	.cout(\CPU|ULA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~13 .extended_lut = "off";
defparam \CPU|ULA|Add0~13 .lut_mask = 64'h0000CCCC0000FF00;
defparam \CPU|ULA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N37
dffeas \CPU|Bloco_Reg|REG0|DOUT[1] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|ULA|Add0~13_sumout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N26
dffeas \RAM1|ram~40 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~40 .is_wysiwyg = "true";
defparam \RAM1|ram~40 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N48
cyclonev_lcell_comb \RAM1|ram~32feeder (
// Equation(s):
// \RAM1|ram~32feeder_combout  = ( \CPU|Bloco_Reg|REG0|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~32feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~32feeder .extended_lut = "off";
defparam \RAM1|ram~32feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~32feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N49
dffeas \RAM1|ram~32 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RAM1|ram~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~32 .is_wysiwyg = "true";
defparam \RAM1|ram~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N23
dffeas \RAM1|ram~24 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~24 .is_wysiwyg = "true";
defparam \RAM1|ram~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N8
dffeas \RAM1|ram~16 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~16 .is_wysiwyg = "true";
defparam \RAM1|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N12
cyclonev_lcell_comb \RAM1|ram~532 (
// Equation(s):
// \RAM1|ram~532_combout  = ( !\ROM1|memROM~3_combout  & ( (!\ROM1|memROM~1_combout  & (((!\ROM1|memROM~2_combout  & (\RAM1|ram~16_q )) # (\ROM1|memROM~2_combout  & ((\RAM1|ram~24_q )))))) # (\ROM1|memROM~1_combout  & ((((\ROM1|memROM~2_combout ))))) ) ) # ( 
// \ROM1|memROM~3_combout  & ( (!\ROM1|memROM~1_combout  & (((!\ROM1|memROM~2_combout  & ((\RAM1|ram~32_q ))) # (\ROM1|memROM~2_combout  & (\RAM1|ram~40_q ))))) # (\ROM1|memROM~1_combout  & ((((\ROM1|memROM~2_combout ))))) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(!\RAM1|ram~40_q ),
	.datac(!\RAM1|ram~32_q ),
	.datad(!\RAM1|ram~24_q ),
	.datae(!\ROM1|memROM~3_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(!\RAM1|ram~16_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~532 .extended_lut = "on";
defparam \RAM1|ram~532 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \RAM1|ram~532 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \RAM1|ram~536 (
// Equation(s):
// \RAM1|ram~536_combout  = ( \RAM1|ram~532_combout  & ( !\ROM1|memROM~1_combout  ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~532_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~536 .extended_lut = "off";
defparam \RAM1|ram~536 .lut_mask = 64'h00000000AAAAAAAA;
defparam \RAM1|ram~536 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N43
dffeas \RegisterVector|DOUT[1] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RAM1|ram~536_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N21
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout  = ( \RAM1|ram~537_combout  & ( (!\ROM1|memROM~1_combout  & !\CPU|Dec_Instruction|sinais_controle~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\CPU|Dec_Instruction|sinais_controle~0_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~537_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2 .lut_mask = 64'h00000000F000F000;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N39
cyclonev_lcell_comb \CPU|ULA|Add0~9 (
// Equation(s):
// \CPU|ULA|Add0~9_sumout  = SUM(( !\CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout  ) + ( \CPU|Bloco_Reg|REG0|DOUT [2] ) + ( \CPU|ULA|Add0~14  ))
// \CPU|ULA|Add0~10  = CARRY(( !\CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout  ) + ( \CPU|Bloco_Reg|REG0|DOUT [2] ) + ( \CPU|ULA|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Bloco_Reg|REG0|DOUT [2]),
	.datad(!\CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~9_sumout ),
	.cout(\CPU|ULA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~9 .extended_lut = "off";
defparam \CPU|ULA|Add0~9 .lut_mask = 64'h0000F0F00000FF00;
defparam \CPU|ULA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N41
dffeas \CPU|Bloco_Reg|REG0|DOUT[2] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|ULA|Add0~9_sumout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N3
cyclonev_lcell_comb \RAM1|ram~41feeder (
// Equation(s):
// \RAM1|ram~41feeder_combout  = ( \CPU|Bloco_Reg|REG0|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~41feeder .extended_lut = "off";
defparam \RAM1|ram~41feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N5
dffeas \RAM1|ram~41 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RAM1|ram~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~41 .is_wysiwyg = "true";
defparam \RAM1|ram~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N19
dffeas \RAM1|ram~25 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~25 .is_wysiwyg = "true";
defparam \RAM1|ram~25 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N6
cyclonev_lcell_comb \RAM1|ram~33feeder (
// Equation(s):
// \RAM1|ram~33feeder_combout  = ( \CPU|Bloco_Reg|REG0|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~33feeder .extended_lut = "off";
defparam \RAM1|ram~33feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~33feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N7
dffeas \RAM1|ram~33 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RAM1|ram~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~33 .is_wysiwyg = "true";
defparam \RAM1|ram~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N38
dffeas \RAM1|ram~17 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~17 .is_wysiwyg = "true";
defparam \RAM1|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \RAM1|ram~537 (
// Equation(s):
// \RAM1|ram~537_combout  = ( !\ROM1|memROM~3_combout  & ( ((!\ROM1|memROM~1_combout  & ((!\ROM1|memROM~2_combout  & ((\RAM1|ram~17_q ))) # (\ROM1|memROM~2_combout  & (\RAM1|ram~25_q )))) # (\ROM1|memROM~1_combout  & (((\ROM1|memROM~2_combout ))))) ) ) # ( 
// \ROM1|memROM~3_combout  & ( ((!\ROM1|memROM~1_combout  & ((!\ROM1|memROM~2_combout  & ((\RAM1|ram~33_q ))) # (\ROM1|memROM~2_combout  & (\RAM1|ram~41_q )))) # (\ROM1|memROM~1_combout  & (((\ROM1|memROM~2_combout ))))) ) )

	.dataa(!\RAM1|ram~41_q ),
	.datab(!\RAM1|ram~25_q ),
	.datac(!\RAM1|ram~33_q ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(!\ROM1|memROM~3_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(!\RAM1|ram~17_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~537 .extended_lut = "on";
defparam \RAM1|ram~537 .lut_mask = 64'h0F000F0033FF55FF;
defparam \RAM1|ram~537 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \RAM1|ram~541 (
// Equation(s):
// \RAM1|ram~541_combout  = ( \RAM1|ram~537_combout  & ( !\ROM1|memROM~1_combout  ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~537_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~541 .extended_lut = "off";
defparam \RAM1|ram~541 .lut_mask = 64'h00000000AAAAAAAA;
defparam \RAM1|ram~541 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N13
dffeas \RegisterVector|DOUT[2] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RAM1|ram~541_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N42
cyclonev_lcell_comb \CPU|ULA|Add0~5 (
// Equation(s):
// \CPU|ULA|Add0~5_sumout  = SUM(( \CPU|Bloco_Reg|REG0|DOUT [3] ) + ( (!\RAM1|ram~546_combout ) # (\CPU|Dec_Instruction|sinais_controle~0_combout ) ) + ( \CPU|ULA|Add0~10  ))
// \CPU|ULA|Add0~6  = CARRY(( \CPU|Bloco_Reg|REG0|DOUT [3] ) + ( (!\RAM1|ram~546_combout ) # (\CPU|Dec_Instruction|sinais_controle~0_combout ) ) + ( \CPU|ULA|Add0~10  ))

	.dataa(!\CPU|Dec_Instruction|sinais_controle~0_combout ),
	.datab(gnd),
	.datac(!\RAM1|ram~546_combout ),
	.datad(!\CPU|Bloco_Reg|REG0|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~5_sumout ),
	.cout(\CPU|ULA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~5 .extended_lut = "off";
defparam \CPU|ULA|Add0~5 .lut_mask = 64'h00000A0A000000FF;
defparam \CPU|ULA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N39
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[3]~1 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[3]~1_combout  = ( !\CPU|Dec_Instruction|sinais_controle~0_combout  & ( \RAM1|ram~542_combout  & ( !\ROM1|memROM~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(gnd),
	.datae(!\CPU|Dec_Instruction|sinais_controle~0_combout ),
	.dataf(!\RAM1|ram~542_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[3]~1 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[3]~1 .lut_mask = 64'h00000000F0F00000;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N44
dffeas \CPU|Bloco_Reg|REG0|DOUT[3] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|ULA|Add0~5_sumout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N8
dffeas \RAM1|ram~42 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~42 .is_wysiwyg = "true";
defparam \RAM1|ram~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N43
dffeas \CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|ULA|Add0~5_sumout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N34
dffeas \RAM1|ram~34 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~34 .is_wysiwyg = "true";
defparam \RAM1|ram~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N1
dffeas \RAM1|ram~26 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~26 .is_wysiwyg = "true";
defparam \RAM1|ram~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N25
dffeas \RAM1|ram~18 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~18 .is_wysiwyg = "true";
defparam \RAM1|ram~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N24
cyclonev_lcell_comb \RAM1|ram~542 (
// Equation(s):
// \RAM1|ram~542_combout  = ( !\ROM1|memROM~3_combout  & ( (!\ROM1|memROM~1_combout  & (((!\ROM1|memROM~2_combout  & (\RAM1|ram~18_q )) # (\ROM1|memROM~2_combout  & ((\RAM1|ram~26_q )))))) # (\ROM1|memROM~1_combout  & ((((\ROM1|memROM~2_combout ))))) ) ) # ( 
// \ROM1|memROM~3_combout  & ( (!\ROM1|memROM~1_combout  & ((!\ROM1|memROM~2_combout  & (((\RAM1|ram~34_q )))) # (\ROM1|memROM~2_combout  & (\RAM1|ram~42_q )))) # (\ROM1|memROM~1_combout  & ((((\ROM1|memROM~2_combout ))))) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(!\RAM1|ram~42_q ),
	.datac(!\RAM1|ram~34_q ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~3_combout ),
	.dataf(!\RAM1|ram~26_q ),
	.datag(!\RAM1|ram~18_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~542 .extended_lut = "on";
defparam \RAM1|ram~542 .lut_mask = 64'h0A550A770AFF0A77;
defparam \RAM1|ram~542 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N45
cyclonev_lcell_comb \RAM1|ram~546 (
// Equation(s):
// \RAM1|ram~546_combout  = ( \RAM1|ram~542_combout  & ( !\ROM1|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~542_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~546 .extended_lut = "off";
defparam \RAM1|ram~546 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~546 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N47
dffeas \RegisterVector|DOUT[3] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RAM1|ram~546_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N45
cyclonev_lcell_comb \CPU|ULA|Add0~21 (
// Equation(s):
// \CPU|ULA|Add0~21_sumout  = SUM(( \CPU|Bloco_Reg|REG0|DOUT [4] ) + ( (!\RAM1|ram~551_combout ) # (\CPU|Dec_Instruction|sinais_controle~0_combout ) ) + ( \CPU|ULA|Add0~6  ))
// \CPU|ULA|Add0~22  = CARRY(( \CPU|Bloco_Reg|REG0|DOUT [4] ) + ( (!\RAM1|ram~551_combout ) # (\CPU|Dec_Instruction|sinais_controle~0_combout ) ) + ( \CPU|ULA|Add0~6  ))

	.dataa(!\CPU|Dec_Instruction|sinais_controle~0_combout ),
	.datab(gnd),
	.datac(!\RAM1|ram~551_combout ),
	.datad(!\CPU|Bloco_Reg|REG0|DOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~21_sumout ),
	.cout(\CPU|ULA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~21 .extended_lut = "off";
defparam \CPU|ULA|Add0~21 .lut_mask = 64'h00000A0A000000FF;
defparam \CPU|ULA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N48
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4_combout  = ( !\CPU|Dec_Instruction|sinais_controle~0_combout  & ( \RAM1|ram~547_combout  & ( !\ROM1|memROM~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(gnd),
	.datae(!\CPU|Dec_Instruction|sinais_controle~0_combout ),
	.dataf(!\RAM1|ram~547_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4 .lut_mask = 64'h00000000F0F00000;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N46
dffeas \CPU|Bloco_Reg|REG0|DOUT[4] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|ULA|Add0~21_sumout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N8
dffeas \RAM1|ram~43 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~43 .is_wysiwyg = "true";
defparam \RAM1|ram~43 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N9
cyclonev_lcell_comb \RAM1|ram~35feeder (
// Equation(s):
// \RAM1|ram~35feeder_combout  = ( \CPU|Bloco_Reg|REG0|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~35feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~35feeder .extended_lut = "off";
defparam \RAM1|ram~35feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~35feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N11
dffeas \RAM1|ram~35 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RAM1|ram~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~35 .is_wysiwyg = "true";
defparam \RAM1|ram~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N13
dffeas \RAM1|ram~27 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~27 .is_wysiwyg = "true";
defparam \RAM1|ram~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N34
dffeas \RAM1|ram~19 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~19 .is_wysiwyg = "true";
defparam \RAM1|ram~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N6
cyclonev_lcell_comb \RAM1|ram~547 (
// Equation(s):
// \RAM1|ram~547_combout  = ( !\ROM1|memROM~3_combout  & ( (!\ROM1|memROM~2_combout  & (((\RAM1|ram~19_q  & ((!\ROM1|memROM~1_combout )))))) # (\ROM1|memROM~2_combout  & ((((\ROM1|memROM~1_combout ) # (\RAM1|ram~27_q ))))) ) ) # ( \ROM1|memROM~3_combout  & ( 
// (!\ROM1|memROM~2_combout  & (((\RAM1|ram~35_q  & ((!\ROM1|memROM~1_combout )))))) # (\ROM1|memROM~2_combout  & ((((\ROM1|memROM~1_combout ))) # (\RAM1|ram~43_q ))) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\RAM1|ram~43_q ),
	.datac(!\RAM1|ram~35_q ),
	.datad(!\RAM1|ram~27_q ),
	.datae(!\ROM1|memROM~3_combout ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(!\RAM1|ram~19_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~547 .extended_lut = "on";
defparam \RAM1|ram~547 .lut_mask = 64'h0A5F1B1B55555555;
defparam \RAM1|ram~547 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N33
cyclonev_lcell_comb \RAM1|ram~551 (
// Equation(s):
// \RAM1|ram~551_combout  = ( \RAM1|ram~547_combout  & ( !\ROM1|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~547_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~551 .extended_lut = "off";
defparam \RAM1|ram~551 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~551 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N36
cyclonev_lcell_comb \RegisterVector|DOUT[4]~feeder (
// Equation(s):
// \RegisterVector|DOUT[4]~feeder_combout  = ( \RAM1|ram~551_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~551_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterVector|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterVector|DOUT[4]~feeder .extended_lut = "off";
defparam \RegisterVector|DOUT[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterVector|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N37
dffeas \RegisterVector|DOUT[4] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RegisterVector|DOUT[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[4] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N18
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout  = ( \RAM1|ram~552_combout  & ( !\ROM1|memROM~1_combout  $ (\CPU|Dec_Instruction|sinais_controle~0_combout ) ) ) # ( !\RAM1|ram~552_combout  & ( (\ROM1|memROM~1_combout  & 
// \CPU|Dec_Instruction|sinais_controle~0_combout ) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(gnd),
	.datac(!\CPU|Dec_Instruction|sinais_controle~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~552_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5 .lut_mask = 64'h05050505A5A5A5A5;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N48
cyclonev_lcell_comb \CPU|ULA|Add0~25 (
// Equation(s):
// \CPU|ULA|Add0~25_sumout  = SUM(( \CPU|Bloco_Reg|REG0|DOUT [5] ) + ( !\CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout  ) + ( \CPU|ULA|Add0~22  ))
// \CPU|ULA|Add0~26  = CARRY(( \CPU|Bloco_Reg|REG0|DOUT [5] ) + ( !\CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout  ) + ( \CPU|ULA|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout ),
	.datad(!\CPU|Bloco_Reg|REG0|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~25_sumout ),
	.cout(\CPU|ULA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~25 .extended_lut = "off";
defparam \CPU|ULA|Add0~25 .lut_mask = 64'h00000F0F000000FF;
defparam \CPU|ULA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N49
dffeas \CPU|Bloco_Reg|REG0|DOUT[5] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|ULA|Add0~25_sumout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N52
dffeas \RAM1|ram~44 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~44 .is_wysiwyg = "true";
defparam \RAM1|ram~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N25
dffeas \RAM1|ram~28 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~28 .is_wysiwyg = "true";
defparam \RAM1|ram~28 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N51
cyclonev_lcell_comb \RAM1|ram~36feeder (
// Equation(s):
// \RAM1|ram~36feeder_combout  = ( \CPU|Bloco_Reg|REG0|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~36feeder .extended_lut = "off";
defparam \RAM1|ram~36feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N52
dffeas \RAM1|ram~36 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RAM1|ram~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~36 .is_wysiwyg = "true";
defparam \RAM1|ram~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N58
dffeas \RAM1|ram~20 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~20 .is_wysiwyg = "true";
defparam \RAM1|ram~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N24
cyclonev_lcell_comb \RAM1|ram~552 (
// Equation(s):
// \RAM1|ram~552_combout  = ( !\ROM1|memROM~3_combout  & ( ((!\ROM1|memROM~2_combout  & (((\RAM1|ram~20_q  & !\ROM1|memROM~1_combout )))) # (\ROM1|memROM~2_combout  & (((\ROM1|memROM~1_combout )) # (\RAM1|ram~28_q )))) ) ) # ( \ROM1|memROM~3_combout  & ( 
// ((!\ROM1|memROM~2_combout  & (((\RAM1|ram~36_q  & !\ROM1|memROM~1_combout )))) # (\ROM1|memROM~2_combout  & (((\ROM1|memROM~1_combout )) # (\RAM1|ram~44_q )))) ) )

	.dataa(!\RAM1|ram~44_q ),
	.datab(!\RAM1|ram~28_q ),
	.datac(!\RAM1|ram~36_q ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~3_combout ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(!\RAM1|ram~20_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~552 .extended_lut = "on";
defparam \RAM1|ram~552 .lut_mask = 64'h0F330F5500FF00FF;
defparam \RAM1|ram~552 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N0
cyclonev_lcell_comb \RAM1|ram~556 (
// Equation(s):
// \RAM1|ram~556_combout  = (!\ROM1|memROM~1_combout  & \RAM1|ram~552_combout )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(gnd),
	.datac(!\RAM1|ram~552_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~556 .extended_lut = "off";
defparam \RAM1|ram~556 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \RAM1|ram~556 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N1
dffeas \RegisterVector|DOUT[5] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RAM1|ram~556_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[5] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N3
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout  = ( \RAM1|ram~557_combout  & ( (!\ROM1|memROM~1_combout  & !\CPU|Dec_Instruction|sinais_controle~0_combout ) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Dec_Instruction|sinais_controle~0_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~557_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6 .lut_mask = 64'h00000000AA00AA00;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N53
dffeas \CPU|Bloco_Reg|REG0|DOUT[6]~DUPLICATE (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|ULA|Add0~29_sumout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N51
cyclonev_lcell_comb \CPU|ULA|Add0~29 (
// Equation(s):
// \CPU|ULA|Add0~29_sumout  = SUM(( !\CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout  ) + ( \CPU|Bloco_Reg|REG0|DOUT[6]~DUPLICATE_q  ) + ( \CPU|ULA|Add0~26  ))
// \CPU|ULA|Add0~30  = CARRY(( !\CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout  ) + ( \CPU|Bloco_Reg|REG0|DOUT[6]~DUPLICATE_q  ) + ( \CPU|ULA|Add0~26  ))

	.dataa(!\CPU|Bloco_Reg|REG0|DOUT[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~29_sumout ),
	.cout(\CPU|ULA|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~29 .extended_lut = "off";
defparam \CPU|ULA|Add0~29 .lut_mask = 64'h0000AAAA0000FF00;
defparam \CPU|ULA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N52
dffeas \CPU|Bloco_Reg|REG0|DOUT[6] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|ULA|Add0~29_sumout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N5
dffeas \RAM1|ram~29 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~29 .is_wysiwyg = "true";
defparam \RAM1|ram~29 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N57
cyclonev_lcell_comb \RAM1|ram~37feeder (
// Equation(s):
// \RAM1|ram~37feeder_combout  = ( \CPU|Bloco_Reg|REG0|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~37feeder .extended_lut = "off";
defparam \RAM1|ram~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N58
dffeas \RAM1|ram~37 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RAM1|ram~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~37 .is_wysiwyg = "true";
defparam \RAM1|ram~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N11
dffeas \RAM1|ram~45 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~45 .is_wysiwyg = "true";
defparam \RAM1|ram~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N32
dffeas \RAM1|ram~21 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~21 .is_wysiwyg = "true";
defparam \RAM1|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \RAM1|ram~557 (
// Equation(s):
// \RAM1|ram~557_combout  = ( !\ROM1|memROM~3_combout  & ( (!\ROM1|memROM~2_combout  & (((\RAM1|ram~21_q  & ((!\ROM1|memROM~1_combout )))))) # (\ROM1|memROM~2_combout  & ((((\ROM1|memROM~1_combout ))) # (\RAM1|ram~29_q ))) ) ) # ( \ROM1|memROM~3_combout  & ( 
// (!\ROM1|memROM~2_combout  & (((\RAM1|ram~37_q  & ((!\ROM1|memROM~1_combout )))))) # (\ROM1|memROM~2_combout  & ((((\ROM1|memROM~1_combout ) # (\RAM1|ram~45_q ))))) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\RAM1|ram~29_q ),
	.datac(!\RAM1|ram~37_q ),
	.datad(!\RAM1|ram~45_q ),
	.datae(!\ROM1|memROM~3_combout ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(!\RAM1|ram~21_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~557 .extended_lut = "on";
defparam \RAM1|ram~557 .lut_mask = 64'h1B1B0A5F55555555;
defparam \RAM1|ram~557 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N30
cyclonev_lcell_comb \RAM1|ram~561 (
// Equation(s):
// \RAM1|ram~561_combout  = ( \RAM1|ram~557_combout  & ( !\ROM1|memROM~1_combout  ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~557_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~561 .extended_lut = "off";
defparam \RAM1|ram~561 .lut_mask = 64'h00000000AAAAAAAA;
defparam \RAM1|ram~561 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N32
dffeas \RegisterVector|DOUT[6] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RAM1|ram~561_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[6] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N54
cyclonev_lcell_comb \CPU|ULA|Add0~33 (
// Equation(s):
// \CPU|ULA|Add0~33_sumout  = SUM(( \CPU|Bloco_Reg|REG0|DOUT [7] ) + ( (!\RAM1|ram~566_combout ) # (\CPU|Dec_Instruction|sinais_controle~0_combout ) ) + ( \CPU|ULA|Add0~30  ))

	.dataa(!\CPU|Dec_Instruction|sinais_controle~0_combout ),
	.datab(gnd),
	.datac(!\RAM1|ram~566_combout ),
	.datad(!\CPU|Bloco_Reg|REG0|DOUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~33 .extended_lut = "off";
defparam \CPU|ULA|Add0~33 .lut_mask = 64'h00000A0A000000FF;
defparam \CPU|ULA|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N15
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7_combout  = ( \RAM1|ram~562_combout  & ( (!\ROM1|memROM~1_combout  & !\CPU|Dec_Instruction|sinais_controle~0_combout ) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Dec_Instruction|sinais_controle~0_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~562_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7 .lut_mask = 64'h00000000AA00AA00;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N55
dffeas \CPU|Bloco_Reg|REG0|DOUT[7] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|ULA|Add0~33_sumout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N1
dffeas \RAM1|ram~30 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~30 .is_wysiwyg = "true";
defparam \RAM1|ram~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N49
dffeas \RAM1|ram~46 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~46 .is_wysiwyg = "true";
defparam \RAM1|ram~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N53
dffeas \RAM1|ram~38 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~38 .is_wysiwyg = "true";
defparam \RAM1|ram~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N14
dffeas \RAM1|ram~22 (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~22 .is_wysiwyg = "true";
defparam \RAM1|ram~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \RAM1|ram~562 (
// Equation(s):
// \RAM1|ram~562_combout  = ( !\ROM1|memROM~3_combout  & ( ((!\ROM1|memROM~2_combout  & (((\RAM1|ram~22_q  & !\ROM1|memROM~1_combout )))) # (\ROM1|memROM~2_combout  & (((\ROM1|memROM~1_combout )) # (\RAM1|ram~30_q )))) ) ) # ( \ROM1|memROM~3_combout  & ( 
// ((!\ROM1|memROM~2_combout  & (((\RAM1|ram~38_q  & !\ROM1|memROM~1_combout )))) # (\ROM1|memROM~2_combout  & (((\ROM1|memROM~1_combout )) # (\RAM1|ram~46_q )))) ) )

	.dataa(!\RAM1|ram~30_q ),
	.datab(!\RAM1|ram~46_q ),
	.datac(!\RAM1|ram~38_q ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~3_combout ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(!\RAM1|ram~22_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~562 .extended_lut = "on";
defparam \RAM1|ram~562 .lut_mask = 64'h0F550F3300FF00FF;
defparam \RAM1|ram~562 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N54
cyclonev_lcell_comb \RAM1|ram~566 (
// Equation(s):
// \RAM1|ram~566_combout  = ( !\ROM1|memROM~1_combout  & ( \RAM1|ram~562_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(!\RAM1|ram~562_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~566 .extended_lut = "off";
defparam \RAM1|ram~566 .lut_mask = 64'h00000000FFFF0000;
defparam \RAM1|ram~566 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N56
dffeas \RegisterVector|DOUT[7] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RAM1|ram~566_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[7] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N18
cyclonev_lcell_comb \DECODER1|enableHEX0~0 (
// Equation(s):
// \DECODER1|enableHEX0~0_combout  = ( \ROM1|memROM~1_combout  & ( \CPU|Dec_Instruction|Equal12~0_combout  & ( (!\ROM1|memROM~2_combout  & !\ROM1|memROM~3_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableHEX0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableHEX0~0 .extended_lut = "off";
defparam \DECODER1|enableHEX0~0 .lut_mask = 64'h000000000000F000;
defparam \DECODER1|enableHEX0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N23
dffeas \RegisterHEX0|DOUT[3] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX0|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterHEX0|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N20
dffeas \RegisterHEX0|DOUT[2] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX0|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterHEX0|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N36
cyclonev_lcell_comb \RegisterHEX0|DOUT[1]~feeder (
// Equation(s):
// \RegisterHEX0|DOUT[1]~feeder_combout  = ( \CPU|Bloco_Reg|REG0|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterHEX0|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterHEX0|DOUT[1]~feeder .extended_lut = "off";
defparam \RegisterHEX0|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterHEX0|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N38
dffeas \RegisterHEX0|DOUT[1] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RegisterHEX0|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableHEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX0|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterHEX0|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N39
cyclonev_lcell_comb \RegisterHEX0|DOUT[0]~feeder (
// Equation(s):
// \RegisterHEX0|DOUT[0]~feeder_combout  = ( \CPU|Bloco_Reg|REG0|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterHEX0|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterHEX0|DOUT[0]~feeder .extended_lut = "off";
defparam \RegisterHEX0|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterHEX0|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N41
dffeas \RegisterHEX0|DOUT[0] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RegisterHEX0|DOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableHEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX0|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterHEX0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N27
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[0]~0_combout  = ( \RegisterHEX0|DOUT [1] & ( \RegisterHEX0|DOUT [0] & ( (\RegisterHEX0|DOUT [3] & !\RegisterHEX0|DOUT [2]) ) ) ) # ( !\RegisterHEX0|DOUT [1] & ( \RegisterHEX0|DOUT [0] & ( !\RegisterHEX0|DOUT [3] $ 
// (\RegisterHEX0|DOUT [2]) ) ) ) # ( !\RegisterHEX0|DOUT [1] & ( !\RegisterHEX0|DOUT [0] & ( (!\RegisterHEX0|DOUT [3] & \RegisterHEX0|DOUT [2]) ) ) )

	.dataa(!\RegisterHEX0|DOUT [3]),
	.datab(gnd),
	.datac(!\RegisterHEX0|DOUT [2]),
	.datad(gnd),
	.datae(!\RegisterHEX0|DOUT [1]),
	.dataf(!\RegisterHEX0|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[0]~0 .lut_mask = 64'h0A0A0000A5A55050;
defparam \HexDisplay0|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N6
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[1]~1_combout  = ( \RegisterHEX0|DOUT [1] & ( \RegisterHEX0|DOUT [0] & ( \RegisterHEX0|DOUT [3] ) ) ) # ( !\RegisterHEX0|DOUT [1] & ( \RegisterHEX0|DOUT [0] & ( (\RegisterHEX0|DOUT [2] & !\RegisterHEX0|DOUT [3]) ) ) ) # ( 
// \RegisterHEX0|DOUT [1] & ( !\RegisterHEX0|DOUT [0] & ( \RegisterHEX0|DOUT [2] ) ) ) # ( !\RegisterHEX0|DOUT [1] & ( !\RegisterHEX0|DOUT [0] & ( (\RegisterHEX0|DOUT [2] & \RegisterHEX0|DOUT [3]) ) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX0|DOUT [2]),
	.datac(!\RegisterHEX0|DOUT [3]),
	.datad(gnd),
	.datae(!\RegisterHEX0|DOUT [1]),
	.dataf(!\RegisterHEX0|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[1]~1 .lut_mask = 64'h0303333330300F0F;
defparam \HexDisplay0|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N51
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[2]~2_combout  = ( \RegisterHEX0|DOUT [1] & ( \RegisterHEX0|DOUT [0] & ( (\RegisterHEX0|DOUT [3] & \RegisterHEX0|DOUT [2]) ) ) ) # ( \RegisterHEX0|DOUT [1] & ( !\RegisterHEX0|DOUT [0] & ( !\RegisterHEX0|DOUT [3] $ 
// (\RegisterHEX0|DOUT [2]) ) ) ) # ( !\RegisterHEX0|DOUT [1] & ( !\RegisterHEX0|DOUT [0] & ( (\RegisterHEX0|DOUT [3] & \RegisterHEX0|DOUT [2]) ) ) )

	.dataa(!\RegisterHEX0|DOUT [3]),
	.datab(gnd),
	.datac(!\RegisterHEX0|DOUT [2]),
	.datad(gnd),
	.datae(!\RegisterHEX0|DOUT [1]),
	.dataf(!\RegisterHEX0|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[2]~2 .lut_mask = 64'h0505A5A500000505;
defparam \HexDisplay0|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N45
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[3]~3_combout  = ( \RegisterHEX0|DOUT [2] & ( (!\RegisterHEX0|DOUT [1] & (!\RegisterHEX0|DOUT [0] & !\RegisterHEX0|DOUT [3])) # (\RegisterHEX0|DOUT [1] & (\RegisterHEX0|DOUT [0])) ) ) # ( !\RegisterHEX0|DOUT [2] & ( 
// (!\RegisterHEX0|DOUT [1] & (\RegisterHEX0|DOUT [0] & !\RegisterHEX0|DOUT [3])) # (\RegisterHEX0|DOUT [1] & (!\RegisterHEX0|DOUT [0] & \RegisterHEX0|DOUT [3])) ) )

	.dataa(!\RegisterHEX0|DOUT [1]),
	.datab(!\RegisterHEX0|DOUT [0]),
	.datac(gnd),
	.datad(!\RegisterHEX0|DOUT [3]),
	.datae(gnd),
	.dataf(!\RegisterHEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[3]~3 .lut_mask = 64'h2244224499119911;
defparam \HexDisplay0|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N15
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[4]~4_combout  = ( \RegisterHEX0|DOUT [1] & ( \RegisterHEX0|DOUT [0] & ( !\RegisterHEX0|DOUT [3] ) ) ) # ( !\RegisterHEX0|DOUT [1] & ( \RegisterHEX0|DOUT [0] & ( (!\RegisterHEX0|DOUT [3]) # (!\RegisterHEX0|DOUT [2]) ) ) ) # ( 
// !\RegisterHEX0|DOUT [1] & ( !\RegisterHEX0|DOUT [0] & ( (!\RegisterHEX0|DOUT [3] & \RegisterHEX0|DOUT [2]) ) ) )

	.dataa(!\RegisterHEX0|DOUT [3]),
	.datab(gnd),
	.datac(!\RegisterHEX0|DOUT [2]),
	.datad(gnd),
	.datae(!\RegisterHEX0|DOUT [1]),
	.dataf(!\RegisterHEX0|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[4]~4 .lut_mask = 64'h0A0A0000FAFAAAAA;
defparam \HexDisplay0|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N42
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[5]~5_combout  = ( \RegisterHEX0|DOUT [2] & ( (\RegisterHEX0|DOUT [0] & (!\RegisterHEX0|DOUT [1] $ (!\RegisterHEX0|DOUT [3]))) ) ) # ( !\RegisterHEX0|DOUT [2] & ( (!\RegisterHEX0|DOUT [3] & ((\RegisterHEX0|DOUT [0]) # 
// (\RegisterHEX0|DOUT [1]))) ) )

	.dataa(!\RegisterHEX0|DOUT [1]),
	.datab(!\RegisterHEX0|DOUT [0]),
	.datac(!\RegisterHEX0|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[5]~5 .lut_mask = 64'h7070707012121212;
defparam \HexDisplay0|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N57
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[6]~6_combout  = ( \RegisterHEX0|DOUT [1] & ( \RegisterHEX0|DOUT [0] & ( (!\RegisterHEX0|DOUT [3] & \RegisterHEX0|DOUT [2]) ) ) ) # ( !\RegisterHEX0|DOUT [1] & ( \RegisterHEX0|DOUT [0] & ( (!\RegisterHEX0|DOUT [3] & 
// !\RegisterHEX0|DOUT [2]) ) ) ) # ( !\RegisterHEX0|DOUT [1] & ( !\RegisterHEX0|DOUT [0] & ( !\RegisterHEX0|DOUT [3] $ (\RegisterHEX0|DOUT [2]) ) ) )

	.dataa(!\RegisterHEX0|DOUT [3]),
	.datab(gnd),
	.datac(!\RegisterHEX0|DOUT [2]),
	.datad(gnd),
	.datae(!\RegisterHEX0|DOUT [1]),
	.dataf(!\RegisterHEX0|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[6]~6 .lut_mask = 64'hA5A50000A0A00A0A;
defparam \HexDisplay0|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N3
cyclonev_lcell_comb \DECODER1|enableHEX1~0 (
// Equation(s):
// \DECODER1|enableHEX1~0_combout  = ( \ROM1|memROM~2_combout  & ( \CPU|Dec_Instruction|Equal12~0_combout  & ( (!\ROM1|memROM~3_combout  & \ROM1|memROM~1_combout ) ) ) )

	.dataa(!\ROM1|memROM~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableHEX1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableHEX1~0 .extended_lut = "off";
defparam \DECODER1|enableHEX1~0 .lut_mask = 64'h00000000000000AA;
defparam \DECODER1|enableHEX1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N1
dffeas \RegisterHEX1|DOUT[3] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX1|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX1|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterHEX1|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N46
dffeas \RegisterHEX1|DOUT[2] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX1|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX1|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterHEX1|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N5
dffeas \RegisterHEX1|DOUT[0] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX1|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterHEX1|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \RegisterHEX1|DOUT[1]~feeder (
// Equation(s):
// \RegisterHEX1|DOUT[1]~feeder_combout  = ( \CPU|Bloco_Reg|REG0|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterHEX1|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterHEX1|DOUT[1]~feeder .extended_lut = "off";
defparam \RegisterHEX1|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterHEX1|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N44
dffeas \RegisterHEX1|DOUT[1] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RegisterHEX1|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableHEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX1|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX1|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterHEX1|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N48
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[0]~0_combout  = ( \RegisterHEX1|DOUT [0] & ( \RegisterHEX1|DOUT [1] & ( (\RegisterHEX1|DOUT [3] & !\RegisterHEX1|DOUT [2]) ) ) ) # ( \RegisterHEX1|DOUT [0] & ( !\RegisterHEX1|DOUT [1] & ( !\RegisterHEX1|DOUT [3] $ 
// (\RegisterHEX1|DOUT [2]) ) ) ) # ( !\RegisterHEX1|DOUT [0] & ( !\RegisterHEX1|DOUT [1] & ( (!\RegisterHEX1|DOUT [3] & \RegisterHEX1|DOUT [2]) ) ) )

	.dataa(!\RegisterHEX1|DOUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RegisterHEX1|DOUT [2]),
	.datae(!\RegisterHEX1|DOUT [0]),
	.dataf(!\RegisterHEX1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[0]~0 .lut_mask = 64'h00AAAA5500005500;
defparam \HexDisplay1|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N43
dffeas \RegisterHEX1|DOUT[1]~DUPLICATE (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RegisterHEX1|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableHEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX1|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX1|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \RegisterHEX1|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N51
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[1]~1_combout  = ( \RegisterHEX1|DOUT [3] & ( \RegisterHEX1|DOUT [2] & ( (!\RegisterHEX1|DOUT [0]) # (\RegisterHEX1|DOUT[1]~DUPLICATE_q ) ) ) ) # ( !\RegisterHEX1|DOUT [3] & ( \RegisterHEX1|DOUT [2] & ( 
// !\RegisterHEX1|DOUT[1]~DUPLICATE_q  $ (!\RegisterHEX1|DOUT [0]) ) ) ) # ( \RegisterHEX1|DOUT [3] & ( !\RegisterHEX1|DOUT [2] & ( (\RegisterHEX1|DOUT[1]~DUPLICATE_q  & \RegisterHEX1|DOUT [0]) ) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX1|DOUT[1]~DUPLICATE_q ),
	.datac(!\RegisterHEX1|DOUT [0]),
	.datad(gnd),
	.datae(!\RegisterHEX1|DOUT [3]),
	.dataf(!\RegisterHEX1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[1]~1 .lut_mask = 64'h000003033C3CF3F3;
defparam \HexDisplay1|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N57
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[2]~2_combout  = ( \RegisterHEX1|DOUT [1] & ( (!\RegisterHEX1|DOUT [3] & (!\RegisterHEX1|DOUT [2] & !\RegisterHEX1|DOUT [0])) # (\RegisterHEX1|DOUT [3] & (\RegisterHEX1|DOUT [2])) ) ) # ( !\RegisterHEX1|DOUT [1] & ( 
// (\RegisterHEX1|DOUT [3] & (\RegisterHEX1|DOUT [2] & !\RegisterHEX1|DOUT [0])) ) )

	.dataa(!\RegisterHEX1|DOUT [3]),
	.datab(gnd),
	.datac(!\RegisterHEX1|DOUT [2]),
	.datad(!\RegisterHEX1|DOUT [0]),
	.datae(gnd),
	.dataf(!\RegisterHEX1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[2]~2 .lut_mask = 64'h05000500A505A505;
defparam \HexDisplay1|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N27
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[3]~3_combout  = ( \RegisterHEX1|DOUT [0] & ( (!\RegisterHEX1|DOUT [2] & (!\RegisterHEX1|DOUT [1] & !\RegisterHEX1|DOUT [3])) # (\RegisterHEX1|DOUT [2] & (\RegisterHEX1|DOUT [1])) ) ) # ( !\RegisterHEX1|DOUT [0] & ( 
// (!\RegisterHEX1|DOUT [2] & (\RegisterHEX1|DOUT [1] & \RegisterHEX1|DOUT [3])) # (\RegisterHEX1|DOUT [2] & (!\RegisterHEX1|DOUT [1] & !\RegisterHEX1|DOUT [3])) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX1|DOUT [2]),
	.datac(!\RegisterHEX1|DOUT [1]),
	.datad(!\RegisterHEX1|DOUT [3]),
	.datae(!\RegisterHEX1|DOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[3]~3 .lut_mask = 64'h300CC303300CC303;
defparam \HexDisplay1|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N21
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[4]~4_combout  = ( !\RegisterHEX1|DOUT [3] & ( \RegisterHEX1|DOUT [2] & ( (!\RegisterHEX1|DOUT[1]~DUPLICATE_q ) # (\RegisterHEX1|DOUT [0]) ) ) ) # ( \RegisterHEX1|DOUT [3] & ( !\RegisterHEX1|DOUT [2] & ( 
// (!\RegisterHEX1|DOUT[1]~DUPLICATE_q  & \RegisterHEX1|DOUT [0]) ) ) ) # ( !\RegisterHEX1|DOUT [3] & ( !\RegisterHEX1|DOUT [2] & ( \RegisterHEX1|DOUT [0] ) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX1|DOUT[1]~DUPLICATE_q ),
	.datac(!\RegisterHEX1|DOUT [0]),
	.datad(gnd),
	.datae(!\RegisterHEX1|DOUT [3]),
	.dataf(!\RegisterHEX1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[4]~4 .lut_mask = 64'h0F0F0C0CCFCF0000;
defparam \HexDisplay1|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N18
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[5]~5_combout  = ( \RegisterHEX1|DOUT [0] & ( \RegisterHEX1|DOUT [1] & ( !\RegisterHEX1|DOUT [3] ) ) ) # ( !\RegisterHEX1|DOUT [0] & ( \RegisterHEX1|DOUT [1] & ( (!\RegisterHEX1|DOUT [3] & !\RegisterHEX1|DOUT [2]) ) ) ) # ( 
// \RegisterHEX1|DOUT [0] & ( !\RegisterHEX1|DOUT [1] & ( !\RegisterHEX1|DOUT [3] $ (\RegisterHEX1|DOUT [2]) ) ) )

	.dataa(!\RegisterHEX1|DOUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RegisterHEX1|DOUT [2]),
	.datae(!\RegisterHEX1|DOUT [0]),
	.dataf(!\RegisterHEX1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[5]~5 .lut_mask = 64'h0000AA55AA00AAAA;
defparam \HexDisplay1|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[6]~6_combout  = ( \RegisterHEX1|DOUT [0] & ( \RegisterHEX1|DOUT [1] & ( (\RegisterHEX1|DOUT [2] & !\RegisterHEX1|DOUT [3]) ) ) ) # ( \RegisterHEX1|DOUT [0] & ( !\RegisterHEX1|DOUT [1] & ( (!\RegisterHEX1|DOUT [2] & 
// !\RegisterHEX1|DOUT [3]) ) ) ) # ( !\RegisterHEX1|DOUT [0] & ( !\RegisterHEX1|DOUT [1] & ( !\RegisterHEX1|DOUT [2] $ (\RegisterHEX1|DOUT [3]) ) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX1|DOUT [2]),
	.datac(gnd),
	.datad(!\RegisterHEX1|DOUT [3]),
	.datae(!\RegisterHEX1|DOUT [0]),
	.dataf(!\RegisterHEX1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[6]~6 .lut_mask = 64'hCC33CC0000003300;
defparam \HexDisplay1|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N21
cyclonev_lcell_comb \DECODER1|enableHEX2~0 (
// Equation(s):
// \DECODER1|enableHEX2~0_combout  = ( \CPU|Dec_Instruction|Equal12~0_combout  & ( \ROM1|memROM~3_combout  & ( (\ROM1|memROM~1_combout  & !\ROM1|memROM~2_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableHEX2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableHEX2~0 .extended_lut = "off";
defparam \DECODER1|enableHEX2~0 .lut_mask = 64'h0000000000000F00;
defparam \DECODER1|enableHEX2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N23
dffeas \RegisterHEX2|DOUT[2] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX2|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX2|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterHEX2|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N42
cyclonev_lcell_comb \RegisterHEX2|DOUT[1]~feeder (
// Equation(s):
// \RegisterHEX2|DOUT[1]~feeder_combout  = ( \CPU|Bloco_Reg|REG0|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterHEX2|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterHEX2|DOUT[1]~feeder .extended_lut = "off";
defparam \RegisterHEX2|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterHEX2|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N44
dffeas \RegisterHEX2|DOUT[1] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RegisterHEX2|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableHEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX2|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX2|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterHEX2|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N47
dffeas \RegisterHEX2|DOUT[0] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX2|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX2|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterHEX2|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N20
dffeas \RegisterHEX2|DOUT[3] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX2|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX2|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterHEX2|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N27
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[0]~0_combout  = ( \RegisterHEX2|DOUT [3] & ( (\RegisterHEX2|DOUT [0] & (!\RegisterHEX2|DOUT [2] $ (!\RegisterHEX2|DOUT [1]))) ) ) # ( !\RegisterHEX2|DOUT [3] & ( (!\RegisterHEX2|DOUT [1] & (!\RegisterHEX2|DOUT [2] $ 
// (!\RegisterHEX2|DOUT [0]))) ) )

	.dataa(!\RegisterHEX2|DOUT [2]),
	.datab(gnd),
	.datac(!\RegisterHEX2|DOUT [1]),
	.datad(!\RegisterHEX2|DOUT [0]),
	.datae(gnd),
	.dataf(!\RegisterHEX2|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[0]~0 .lut_mask = 64'h50A050A0005A005A;
defparam \HexDisplay2|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N3
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[1]~1_combout  = ( \RegisterHEX2|DOUT [1] & ( \RegisterHEX2|DOUT [0] & ( \RegisterHEX2|DOUT [3] ) ) ) # ( !\RegisterHEX2|DOUT [1] & ( \RegisterHEX2|DOUT [0] & ( (\RegisterHEX2|DOUT [2] & !\RegisterHEX2|DOUT [3]) ) ) ) # ( 
// \RegisterHEX2|DOUT [1] & ( !\RegisterHEX2|DOUT [0] & ( \RegisterHEX2|DOUT [2] ) ) ) # ( !\RegisterHEX2|DOUT [1] & ( !\RegisterHEX2|DOUT [0] & ( (\RegisterHEX2|DOUT [2] & \RegisterHEX2|DOUT [3]) ) ) )

	.dataa(!\RegisterHEX2|DOUT [2]),
	.datab(gnd),
	.datac(!\RegisterHEX2|DOUT [3]),
	.datad(gnd),
	.datae(!\RegisterHEX2|DOUT [1]),
	.dataf(!\RegisterHEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[1]~1 .lut_mask = 64'h0505555550500F0F;
defparam \HexDisplay2|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N57
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[2]~2_combout  = ( \RegisterHEX2|DOUT [1] & ( \RegisterHEX2|DOUT [0] & ( (\RegisterHEX2|DOUT [2] & \RegisterHEX2|DOUT [3]) ) ) ) # ( \RegisterHEX2|DOUT [1] & ( !\RegisterHEX2|DOUT [0] & ( !\RegisterHEX2|DOUT [2] $ 
// (\RegisterHEX2|DOUT [3]) ) ) ) # ( !\RegisterHEX2|DOUT [1] & ( !\RegisterHEX2|DOUT [0] & ( (\RegisterHEX2|DOUT [2] & \RegisterHEX2|DOUT [3]) ) ) )

	.dataa(!\RegisterHEX2|DOUT [2]),
	.datab(gnd),
	.datac(!\RegisterHEX2|DOUT [3]),
	.datad(gnd),
	.datae(!\RegisterHEX2|DOUT [1]),
	.dataf(!\RegisterHEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[2]~2 .lut_mask = 64'h0505A5A500000505;
defparam \HexDisplay2|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N24
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[3]~3_combout  = ( \RegisterHEX2|DOUT [1] & ( \RegisterHEX2|DOUT [0] & ( \RegisterHEX2|DOUT [2] ) ) ) # ( !\RegisterHEX2|DOUT [1] & ( \RegisterHEX2|DOUT [0] & ( (!\RegisterHEX2|DOUT [3] & !\RegisterHEX2|DOUT [2]) ) ) ) # ( 
// \RegisterHEX2|DOUT [1] & ( !\RegisterHEX2|DOUT [0] & ( (\RegisterHEX2|DOUT [3] & !\RegisterHEX2|DOUT [2]) ) ) ) # ( !\RegisterHEX2|DOUT [1] & ( !\RegisterHEX2|DOUT [0] & ( (!\RegisterHEX2|DOUT [3] & \RegisterHEX2|DOUT [2]) ) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX2|DOUT [3]),
	.datac(!\RegisterHEX2|DOUT [2]),
	.datad(gnd),
	.datae(!\RegisterHEX2|DOUT [1]),
	.dataf(!\RegisterHEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[3]~3 .lut_mask = 64'h0C0C3030C0C00F0F;
defparam \HexDisplay2|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N33
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[4]~4_combout  = ( \RegisterHEX2|DOUT [1] & ( \RegisterHEX2|DOUT [0] & ( !\RegisterHEX2|DOUT [3] ) ) ) # ( !\RegisterHEX2|DOUT [1] & ( \RegisterHEX2|DOUT [0] & ( (!\RegisterHEX2|DOUT [2]) # (!\RegisterHEX2|DOUT [3]) ) ) ) # ( 
// !\RegisterHEX2|DOUT [1] & ( !\RegisterHEX2|DOUT [0] & ( (\RegisterHEX2|DOUT [2] & !\RegisterHEX2|DOUT [3]) ) ) )

	.dataa(!\RegisterHEX2|DOUT [2]),
	.datab(gnd),
	.datac(!\RegisterHEX2|DOUT [3]),
	.datad(gnd),
	.datae(!\RegisterHEX2|DOUT [1]),
	.dataf(!\RegisterHEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[4]~4 .lut_mask = 64'h50500000FAFAF0F0;
defparam \HexDisplay2|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N30
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[5]~5_combout  = ( \RegisterHEX2|DOUT [0] & ( \RegisterHEX2|DOUT [3] & ( (!\RegisterHEX2|DOUT [1] & \RegisterHEX2|DOUT [2]) ) ) ) # ( \RegisterHEX2|DOUT [0] & ( !\RegisterHEX2|DOUT [3] & ( (!\RegisterHEX2|DOUT [2]) # 
// (\RegisterHEX2|DOUT [1]) ) ) ) # ( !\RegisterHEX2|DOUT [0] & ( !\RegisterHEX2|DOUT [3] & ( (\RegisterHEX2|DOUT [1] & !\RegisterHEX2|DOUT [2]) ) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX2|DOUT [1]),
	.datac(!\RegisterHEX2|DOUT [2]),
	.datad(gnd),
	.datae(!\RegisterHEX2|DOUT [0]),
	.dataf(!\RegisterHEX2|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[5]~5 .lut_mask = 64'h3030F3F300000C0C;
defparam \HexDisplay2|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N15
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[6]~6_combout  = ( \RegisterHEX2|DOUT [1] & ( \RegisterHEX2|DOUT [0] & ( (\RegisterHEX2|DOUT [2] & !\RegisterHEX2|DOUT [3]) ) ) ) # ( !\RegisterHEX2|DOUT [1] & ( \RegisterHEX2|DOUT [0] & ( (!\RegisterHEX2|DOUT [2] & 
// !\RegisterHEX2|DOUT [3]) ) ) ) # ( !\RegisterHEX2|DOUT [1] & ( !\RegisterHEX2|DOUT [0] & ( !\RegisterHEX2|DOUT [2] $ (\RegisterHEX2|DOUT [3]) ) ) )

	.dataa(!\RegisterHEX2|DOUT [2]),
	.datab(gnd),
	.datac(!\RegisterHEX2|DOUT [3]),
	.datad(gnd),
	.datae(!\RegisterHEX2|DOUT [1]),
	.dataf(!\RegisterHEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[6]~6 .lut_mask = 64'hA5A50000A0A05050;
defparam \HexDisplay2|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N33
cyclonev_lcell_comb \RegisterHEX3|DOUT[0]~feeder (
// Equation(s):
// \RegisterHEX3|DOUT[0]~feeder_combout  = ( \CPU|Bloco_Reg|REG0|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterHEX3|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterHEX3|DOUT[0]~feeder .extended_lut = "off";
defparam \RegisterHEX3|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterHEX3|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \DECODER1|enableHEX3~0 (
// Equation(s):
// \DECODER1|enableHEX3~0_combout  = ( \ROM1|memROM~1_combout  & ( (\ROM1|memROM~3_combout  & (\CPU|Dec_Instruction|Equal12~0_combout  & \ROM1|memROM~2_combout )) ) )

	.dataa(!\ROM1|memROM~3_combout ),
	.datab(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableHEX3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableHEX3~0 .extended_lut = "off";
defparam \DECODER1|enableHEX3~0 .lut_mask = 64'h0000000001010101;
defparam \DECODER1|enableHEX3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N35
dffeas \RegisterHEX3|DOUT[0] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RegisterHEX3|DOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableHEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX3|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX3|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterHEX3|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N31
dffeas \RegisterHEX3|DOUT[3] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX3|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX3|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterHEX3|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N25
dffeas \RegisterHEX3|DOUT[1] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX3|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX3|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterHEX3|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N13
dffeas \RegisterHEX3|DOUT[2] (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|REG0|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX3|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX3|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterHEX3|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N6
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[0]~0_combout  = ( !\RegisterHEX3|DOUT [1] & ( \RegisterHEX3|DOUT [2] & ( !\RegisterHEX3|DOUT [0] $ (\RegisterHEX3|DOUT [3]) ) ) ) # ( \RegisterHEX3|DOUT [1] & ( !\RegisterHEX3|DOUT [2] & ( (\RegisterHEX3|DOUT [0] & 
// \RegisterHEX3|DOUT [3]) ) ) ) # ( !\RegisterHEX3|DOUT [1] & ( !\RegisterHEX3|DOUT [2] & ( (\RegisterHEX3|DOUT [0] & !\RegisterHEX3|DOUT [3]) ) ) )

	.dataa(!\RegisterHEX3|DOUT [0]),
	.datab(gnd),
	.datac(!\RegisterHEX3|DOUT [3]),
	.datad(gnd),
	.datae(!\RegisterHEX3|DOUT [1]),
	.dataf(!\RegisterHEX3|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[0]~0 .lut_mask = 64'h50500505A5A50000;
defparam \HexDisplay3|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N34
dffeas \RegisterHEX3|DOUT[0]~DUPLICATE (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\RegisterHEX3|DOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableHEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX3|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX3|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \RegisterHEX3|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N39
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[1]~1_combout  = ( \RegisterHEX3|DOUT [3] & ( (!\RegisterHEX3|DOUT[0]~DUPLICATE_q  & (\RegisterHEX3|DOUT [2])) # (\RegisterHEX3|DOUT[0]~DUPLICATE_q  & ((\RegisterHEX3|DOUT [1]))) ) ) # ( !\RegisterHEX3|DOUT [3] & ( 
// (\RegisterHEX3|DOUT [2] & (!\RegisterHEX3|DOUT[0]~DUPLICATE_q  $ (!\RegisterHEX3|DOUT [1]))) ) )

	.dataa(!\RegisterHEX3|DOUT [2]),
	.datab(!\RegisterHEX3|DOUT[0]~DUPLICATE_q ),
	.datac(!\RegisterHEX3|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX3|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[1]~1 .lut_mask = 64'h1414141447474747;
defparam \HexDisplay3|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[2]~2_combout  = ( \RegisterHEX3|DOUT [3] & ( (\RegisterHEX3|DOUT [2] & ((!\RegisterHEX3|DOUT [0]) # (\RegisterHEX3|DOUT [1]))) ) ) # ( !\RegisterHEX3|DOUT [3] & ( (!\RegisterHEX3|DOUT [2] & (!\RegisterHEX3|DOUT [0] & 
// \RegisterHEX3|DOUT [1])) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX3|DOUT [2]),
	.datac(!\RegisterHEX3|DOUT [0]),
	.datad(!\RegisterHEX3|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX3|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[2]~2 .lut_mask = 64'h00C000C030333033;
defparam \HexDisplay3|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N9
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[3]~3_combout  = ( \RegisterHEX3|DOUT [3] & ( (\RegisterHEX3|DOUT [1] & (!\RegisterHEX3|DOUT [2] $ (\RegisterHEX3|DOUT[0]~DUPLICATE_q ))) ) ) # ( !\RegisterHEX3|DOUT [3] & ( (!\RegisterHEX3|DOUT [2] & 
// (\RegisterHEX3|DOUT[0]~DUPLICATE_q  & !\RegisterHEX3|DOUT [1])) # (\RegisterHEX3|DOUT [2] & (!\RegisterHEX3|DOUT[0]~DUPLICATE_q  $ (\RegisterHEX3|DOUT [1]))) ) )

	.dataa(!\RegisterHEX3|DOUT [2]),
	.datab(!\RegisterHEX3|DOUT[0]~DUPLICATE_q ),
	.datac(!\RegisterHEX3|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX3|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[3]~3 .lut_mask = 64'h6161616109090909;
defparam \HexDisplay3|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N24
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[4]~4_combout  = ( \RegisterHEX3|DOUT[0]~DUPLICATE_q  & ( \RegisterHEX3|DOUT [3] & ( (!\RegisterHEX3|DOUT [1] & !\RegisterHEX3|DOUT [2]) ) ) ) # ( \RegisterHEX3|DOUT[0]~DUPLICATE_q  & ( !\RegisterHEX3|DOUT [3] ) ) # ( 
// !\RegisterHEX3|DOUT[0]~DUPLICATE_q  & ( !\RegisterHEX3|DOUT [3] & ( (!\RegisterHEX3|DOUT [1] & \RegisterHEX3|DOUT [2]) ) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX3|DOUT [1]),
	.datac(!\RegisterHEX3|DOUT [2]),
	.datad(gnd),
	.datae(!\RegisterHEX3|DOUT[0]~DUPLICATE_q ),
	.dataf(!\RegisterHEX3|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[4]~4 .lut_mask = 64'h0C0CFFFF0000C0C0;
defparam \HexDisplay3|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N33
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[5]~5_combout  = ( \RegisterHEX3|DOUT [3] & ( (\RegisterHEX3|DOUT [2] & (\RegisterHEX3|DOUT[0]~DUPLICATE_q  & !\RegisterHEX3|DOUT [1])) ) ) # ( !\RegisterHEX3|DOUT [3] & ( (!\RegisterHEX3|DOUT [2] & ((\RegisterHEX3|DOUT [1]) # 
// (\RegisterHEX3|DOUT[0]~DUPLICATE_q ))) # (\RegisterHEX3|DOUT [2] & (\RegisterHEX3|DOUT[0]~DUPLICATE_q  & \RegisterHEX3|DOUT [1])) ) )

	.dataa(!\RegisterHEX3|DOUT [2]),
	.datab(!\RegisterHEX3|DOUT[0]~DUPLICATE_q ),
	.datac(!\RegisterHEX3|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX3|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[5]~5 .lut_mask = 64'h2B2B2B2B10101010;
defparam \HexDisplay3|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N15
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[6]~6_combout  = ( \RegisterHEX3|DOUT [3] & ( (\RegisterHEX3|DOUT [2] & (!\RegisterHEX3|DOUT[0]~DUPLICATE_q  & !\RegisterHEX3|DOUT [1])) ) ) # ( !\RegisterHEX3|DOUT [3] & ( (!\RegisterHEX3|DOUT [2] & ((!\RegisterHEX3|DOUT [1]))) 
// # (\RegisterHEX3|DOUT [2] & (\RegisterHEX3|DOUT[0]~DUPLICATE_q  & \RegisterHEX3|DOUT [1])) ) )

	.dataa(!\RegisterHEX3|DOUT [2]),
	.datab(!\RegisterHEX3|DOUT[0]~DUPLICATE_q ),
	.datac(!\RegisterHEX3|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX3|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[6]~6 .lut_mask = 64'hA1A1A1A140404040;
defparam \HexDisplay3|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N39
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[0]~0_combout  = ( \CPU|PC|DOUT [1] & ( \CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & \CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [1] & ( \CPU|PC|DOUT [3] & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & 
// \CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  $ (!\CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [1]),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[0]~0 .lut_mask = 64'h55AA0000005500AA;
defparam \HexDisplay4|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[1]~1_combout  = ( \CPU|PC|DOUT [1] & ( \CPU|PC|DOUT [3] & ( (\CPU|PC|DOUT[2]~DUPLICATE_q ) # (\CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [1] & ( \CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[0]~DUPLICATE_q  & 
// \CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT [3] & ( (\CPU|PC|DOUT[0]~DUPLICATE_q  & 
// \CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [1]),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[1]~1 .lut_mask = 64'h05050A0A0A0A5F5F;
defparam \HexDisplay4|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[2]~2_combout  = ( \CPU|PC|DOUT [1] & ( \CPU|PC|DOUT [3] & ( \CPU|PC|DOUT[2]~DUPLICATE_q  ) ) ) # ( !\CPU|PC|DOUT [1] & ( \CPU|PC|DOUT [3] & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT 
// [1] & ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [1]),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[2]~2 .lut_mask = 64'h0000AA0055005555;
defparam \HexDisplay4|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[3]~3_combout  = ( \CPU|PC|DOUT [1] & ( \CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  $ (\CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT [3] & ( (\CPU|PC|DOUT[0]~DUPLICATE_q  & 
// \CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  $ (!\CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [1]),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[3]~3 .lut_mask = 64'h5A5A05050000A5A5;
defparam \HexDisplay4|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[4]~4_combout  = ( !\CPU|PC|DOUT [1] & ( \CPU|PC|DOUT [3] & ( (\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT [3] & ( \CPU|PC|DOUT[0]~DUPLICATE_q  ) ) ) # ( 
// !\CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT [3] & ( (\CPU|PC|DOUT[2]~DUPLICATE_q ) # (\CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [1]),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[4]~4 .lut_mask = 64'h5F5F555550500000;
defparam \HexDisplay4|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[5]~5_combout  = ( !\CPU|PC|DOUT [1] & ( \CPU|PC|DOUT [3] & ( (\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q ) # 
// (\CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT [3] & ( (\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [1]),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[5]~5 .lut_mask = 64'h5050F5F505050000;
defparam \HexDisplay4|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N15
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[6]~6_combout  = ( !\CPU|PC|DOUT [1] & ( \CPU|PC|DOUT [3] & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT [3] & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & 
// \CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  ) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [1]),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[6]~6 .lut_mask = 64'hAAAA005555000000;
defparam \HexDisplay4|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N46
dffeas \CPU|PC|DOUT[5]~DUPLICATE (
	.clk(\KEY[3]~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~29_sumout ),
	.asdata(\ROM1|memROM~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal12~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N27
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[0]~0_combout  = ( \CPU|PC|DOUT [4] & ( \CPU|PC|DOUT [6] & ( (\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [4] & ( \CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & 
// !\CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT [4] & ( !\CPU|PC|DOUT [6] & ( !\CPU|PC|DOUT[7]~DUPLICATE_q  $ (\CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [4]),
	.dataf(!\CPU|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[0]~0 .lut_mask = 64'h0000A5A5A0A05050;
defparam \HexDisplay5|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N54
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[1]~1_combout  = ( \CPU|PC|DOUT [4] & ( \CPU|PC|DOUT [6] & ( !\CPU|PC|DOUT[5]~DUPLICATE_q  $ (\CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [4] & ( \CPU|PC|DOUT [6] & ( (\CPU|PC|DOUT[7]~DUPLICATE_q ) # 
// (\CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT [4] & ( !\CPU|PC|DOUT [6] & ( (\CPU|PC|DOUT[5]~DUPLICATE_q  & \CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [4]),
	.dataf(!\CPU|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[1]~1 .lut_mask = 64'h000003033F3FC3C3;
defparam \HexDisplay5|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N3
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[2]~2_combout  = ( \CPU|PC|DOUT [4] & ( \CPU|PC|DOUT [6] & ( (\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [4] & ( \CPU|PC|DOUT [6] & ( \CPU|PC|DOUT[7]~DUPLICATE_q  ) ) ) # ( !\CPU|PC|DOUT 
// [4] & ( !\CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [4]),
	.dataf(!\CPU|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[2]~2 .lut_mask = 64'h0A0A000055550505;
defparam \HexDisplay5|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N42
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[3]~3_combout  = ( \CPU|PC|DOUT [4] & ( \CPU|PC|DOUT [6] & ( \CPU|PC|DOUT[5]~DUPLICATE_q  ) ) ) # ( !\CPU|PC|DOUT [4] & ( \CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & !\CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT 
// [4] & ( !\CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & !\CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [4] & ( !\CPU|PC|DOUT [6] & ( (\CPU|PC|DOUT[5]~DUPLICATE_q  & \CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [4]),
	.dataf(!\CPU|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[3]~3 .lut_mask = 64'h0303C0C0C0C03333;
defparam \HexDisplay5|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N39
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[4]~4_combout  = ( \CPU|PC|DOUT [4] & ( \CPU|PC|DOUT [6] & ( !\CPU|PC|DOUT[7]~DUPLICATE_q  ) ) ) # ( !\CPU|PC|DOUT [4] & ( \CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) ) # ( 
// \CPU|PC|DOUT [4] & ( !\CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q ) # (!\CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [4]),
	.dataf(!\CPU|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[4]~4 .lut_mask = 64'h0000FAFAA0A0AAAA;
defparam \HexDisplay5|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N30
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[5]~5_combout  = ( \CPU|PC|DOUT [4] & ( \CPU|PC|DOUT [6] & ( !\CPU|PC|DOUT[5]~DUPLICATE_q  $ (!\CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT [4] & ( !\CPU|PC|DOUT [6] & ( !\CPU|PC|DOUT[7]~DUPLICATE_q  ) ) ) # ( 
// !\CPU|PC|DOUT [4] & ( !\CPU|PC|DOUT [6] & ( (\CPU|PC|DOUT[5]~DUPLICATE_q  & !\CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [4]),
	.dataf(!\CPU|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[5]~5 .lut_mask = 64'h3030F0F000003C3C;
defparam \HexDisplay5|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N12
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[6]~6_combout  = ( \CPU|PC|DOUT [4] & ( \CPU|PC|DOUT [6] & ( (\CPU|PC|DOUT[5]~DUPLICATE_q  & !\CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [4] & ( \CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & 
// \CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT [4] & ( !\CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & !\CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [4] & ( !\CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & 
// !\CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [4]),
	.dataf(!\CPU|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[6]~6 .lut_mask = 64'hC0C0C0C00C0C3030;
defparam \HexDisplay5|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \FPGA_RESET_N~input (
	.i(FPGA_RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_RESET_N~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_N~input .bus_hold = "false";
defparam \FPGA_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
