dd	,	V_12
last_rounded_lpmode	,	V_20
last_rounded_rate	,	V_32
modes	,	V_36
clksel_reg	,	V_5
__clk_get_rate	,	F_8
to_clk_hw_omap	,	F_10
omap2_dpll_round_rate	,	F_13
last_rounded_m4xen	,	V_30
omap4_dpllmx_allow_gatectrl	,	F_4
hw	,	V_22
omap2_get_dpll_rate	,	F_11
omap2_clk_writel	,	F_5
omap4_dpllmx_deny_gatectrl	,	F_6
clk_ref	,	V_15
__clk_get_hw	,	F_15
omap4_dpll_lpmode_recalc	,	F_7
u32	,	T_1
fout	,	V_14
omap2_clk_readl	,	F_2
clk	,	V_2
best_parent_rate	,	V_33
omap4_dpll_regm4xen_determine_rate	,	F_14
OMAP4430_DPLL_CLKOUTX2_GATE_CTRL_MASK	,	V_9
__ffs	,	F_3
CLOCK_CLKOUTX2	,	V_8
OMAP4_DPLL_LP_FOUT_MAX	,	V_19
clk_hw_omap	,	V_1
OMAP4430_DPLL_CLKOUT_GATE_CTRL_MASK	,	V_10
omap4_dpll_regm4xen_round_rate	,	F_12
flags	,	V_7
clk_bypass	,	V_35
omap4_dpllmx_gatectrl_read	,	F_1
out	,	V_31
last_rounded_m	,	V_17
last_rounded_n	,	V_16
parent_rate	,	V_23
rate	,	V_24
OMAP4430_DPLL_REGM4XEN_MASK	,	V_26
DPLL_LOW_POWER_BYPASS	,	V_37
mask	,	V_4
clk_hw	,	V_21
omap4_dpll_regm4xen_recalc	,	F_9
fint	,	V_13
OMAP4430_REGM4XEN_MULT	,	V_27
dpll_data	,	V_11
best_parent_clk	,	V_34
EINVAL	,	V_6
OMAP4_DPLL_LP_FINT_MAX	,	V_18
target_rate	,	V_28
r	,	V_29
v	,	V_3
control_reg	,	V_25
