# Design-and-Verification-of-an-Asynchronous-FIFO
The circuit is programmed with Verilog code, and functional verification is performed using UVM.
