[INF:CM0023] Creating log file ../../build/regression/MultiPort/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<63> s<62> l<1:1> el<1:0>
n<> u<2> t<Package> p<37> s<3> l<1:1> el<1:8>
n<my_pkg> u<3> t<StringConst> p<37> s<35> l<1:9> el<1:15>
n<> u<4> t<Struct_keyword> p<5> l<2:13> el<2:19>
n<> u<5> t<Struct_union> p<30> c<4> s<22> l<2:13> el<2:19>
n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<3:9> el<3:14>
n<2> u<7> t<IntConst> p<8> l<3:15> el<3:16>
n<> u<8> t<Primary_literal> p<9> c<7> l<3:15> el<3:16>
n<> u<9> t<Constant_primary> p<10> c<8> l<3:15> el<3:16>
n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3:15> el<3:16>
n<0> u<11> t<IntConst> p<12> l<3:17> el<3:18>
n<> u<12> t<Primary_literal> p<13> c<11> l<3:17> el<3:18>
n<> u<13> t<Constant_primary> p<14> c<12> l<3:17> el<3:18>
n<> u<14> t<Constant_expression> p<15> c<13> l<3:17> el<3:18>
n<> u<15> t<Constant_range> p<16> c<10> l<3:15> el<3:18>
n<> u<16> t<Packed_dimension> p<17> c<15> l<3:14> el<3:19>
n<> u<17> t<Data_type> p<18> c<6> l<3:9> el<3:19>
n<> u<18> t<Data_type_or_void> p<22> c<17> s<21> l<3:9> el<3:19>
n<first> u<19> t<StringConst> p<20> l<3:20> el<3:25>
n<> u<20> t<Variable_decl_assignment> p<21> c<19> l<3:20> el<3:25>
n<> u<21> t<List_of_variable_decl_assignments> p<22> c<20> l<3:20> el<3:25>
n<> u<22> t<Struct_union_member> p<30> c<18> s<29> l<3:9> el<3:26>
n<> u<23> t<IntegerAtomType_Int> p<24> l<4:9> el<4:12>
n<> u<24> t<Data_type> p<25> c<23> l<4:9> el<4:12>
n<> u<25> t<Data_type_or_void> p<29> c<24> s<28> l<4:9> el<4:12>
n<second> u<26> t<StringConst> p<27> l<4:13> el<4:19>
n<> u<27> t<Variable_decl_assignment> p<28> c<26> l<4:13> el<4:19>
n<> u<28> t<List_of_variable_decl_assignments> p<29> c<27> l<4:13> el<4:19>
n<> u<29> t<Struct_union_member> p<30> c<25> l<4:9> el<4:20>
n<> u<30> t<Data_type> p<32> c<5> s<31> l<2:13> el<5:6>
n<variable_type> u<31> t<StringConst> p<32> l<5:7> el<5:20>
n<> u<32> t<Type_declaration> p<33> c<30> l<2:5> el<5:21>
n<> u<33> t<Data_declaration> p<34> c<32> l<2:5> el<5:21>
n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<2:5> el<5:21>
n<> u<35> t<Package_item> p<37> c<34> s<36> l<2:5> el<5:21>
n<> u<36> t<Endpackage> p<37> l<6:1> el<6:11>
n<> u<37> t<Package_declaration> p<38> c<2> l<1:1> el<6:11>
n<> u<38> t<Description> p<62> c<37> s<61> l<1:1> el<6:11>
n<> u<39> t<Module_keyword> p<59> s<40> l<7:1> el<7:7>
n<top> u<40> t<StringConst> p<59> s<44> l<7:8> el<7:11>
n<my_pkg> u<41> t<StringConst> p<43> s<42> l<7:19> el<7:25>
n<variable_type> u<42> t<StringConst> p<43> l<7:27> el<7:40>
n<> u<43> t<Package_import_item> p<44> c<41> l<7:19> el<7:40>
n<> u<44> t<Package_import_declaration> p<59> c<43> s<58> l<7:12> el<7:41>
n<> u<45> t<PortDir_Inp> p<50> s<49> l<9:5> el<9:10>
n<variable_type> u<46> t<StringConst> p<47> l<9:11> el<9:24>
n<> u<47> t<Data_type> p<48> c<46> l<9:11> el<9:24>
n<> u<48> t<Data_type_or_implicit> p<49> c<47> l<9:11> el<9:24>
n<> u<49> t<Net_port_type> p<50> c<48> l<9:11> el<9:24>
n<> u<50> t<Net_port_header> p<52> c<45> s<51> l<9:5> el<9:24>
n<a> u<51> t<StringConst> p<52> l<9:25> el<9:26>
n<> u<52> t<Ansi_port_declaration> p<58> c<50> s<57> l<9:5> el<9:26>
n<> u<53> t<Data_type_or_implicit> p<54> l<9:28> el<9:28>
n<> u<54> t<Net_port_type> p<55> c<53> l<9:28> el<9:28>
n<> u<55> t<Net_port_header> p<57> c<54> s<56> l<9:28> el<9:28>
n<b> u<56> t<StringConst> p<57> l<9:28> el<9:29>
n<> u<57> t<Ansi_port_declaration> p<58> c<55> l<9:28> el<9:29>
n<> u<58> t<List_of_port_declarations> p<59> c<52> l<8:1> el<10:2>
n<> u<59> t<Module_ansi_header> p<60> c<39> l<7:1> el<10:3>
n<> u<60> t<Module_declaration> p<61> c<59> l<7:1> el<11:10>
n<> u<61> t<Description> p<62> c<60> l<7:1> el<11:10>
n<> u<62> t<Source_text> p<63> c<38> l<1:1> el<11:10>
n<> u<63> t<Top_level_rule> c<1> l<1:1> el<12:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "my_pkg".

[WRN:PA0205] dut.sv:7:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "my_pkg".

[INF:CP0303] dut.sv:7:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:7:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/MultiPort/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/MultiPort/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/MultiPort/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
  |vpiName:my_pkg
  |vpiFullName:my_pkg::
  |vpiTypedef:
  \_struct_typespec: (my_pkg::variable_type), line:2:13, endln:2:19, parent:my_pkg::
    |vpiName:my_pkg::variable_type
    |vpiInstance:
    \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
    |vpiParent:
    \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
    |vpiTypespecMember:
    \_typespec_member: (first), line:3:20, endln:3:25, parent:my_pkg::variable_type
      |vpiParent:
      \_struct_typespec: (my_pkg::variable_type), line:2:13, endln:2:19, parent:my_pkg::
      |vpiName:first
      |vpiTypespec:
      \_logic_typespec: , line:3:9, endln:3:14
        |vpiInstance:
        \_package: (my_pkg), file:
        |vpiRange:
        \_range: , line:3:15, endln:3:18, parent:my_pkg::variable_type
          |vpiParent:
          \_struct_typespec: (my_pkg::variable_type), line:2:13, endln:2:19, parent:my_pkg::
          |vpiLeftRange:
          \_constant: , line:3:15, endln:3:16
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiParent:
            \_range: , line:3:15, endln:3:18, parent:my_pkg::variable_type
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:17, endln:3:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:3:15, endln:3:18, parent:my_pkg::variable_type
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:19
    |vpiTypespecMember:
    \_typespec_member: (second), line:4:13, endln:4:19, parent:my_pkg::variable_type
      |vpiParent:
      \_struct_typespec: (my_pkg::variable_type), line:2:13, endln:2:19, parent:my_pkg::
      |vpiName:second
      |vpiTypespec:
      \_int_typespec: , line:4:9, endln:4:12
        |vpiInstance:
        \_package: (my_pkg), file:
        |vpiSigned:1
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:12
  |vpiDefName:my_pkg
  |vpiParent:
  \_design: (work@top)
|uhdmtopPackages:
\_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
  |vpiName:my_pkg
  |vpiFullName:my_pkg::
  |vpiTypedef:
  \_struct_typespec: (my_pkg::variable_type), line:2:13, endln:2:19, parent:work@top
    |vpiName:my_pkg::variable_type
    |vpiInstance:
    \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:7:1: , endln:11:10, parent:work@top
    |vpiTypespecMember:
    \_typespec_member: (first), line:3:20, endln:3:25, parent:my_pkg::variable_type
      |vpiParent:
      \_struct_typespec: (my_pkg::variable_type), line:2:13, endln:2:19, parent:work@top
      |vpiName:first
      |vpiTypespec:
      \_logic_typespec: , line:3:9, endln:3:14
        |vpiInstance:
        \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
        |vpiRange:
        \_range: , line:3:15, endln:3:18, parent:my_pkg::variable_type
          |vpiParent:
          \_struct_typespec: (my_pkg::variable_type), line:2:13, endln:2:19, parent:work@top
          |vpiLeftRange:
          \_constant: , line:3:15, endln:3:16
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiParent:
            \_range: , line:3:15, endln:3:18, parent:my_pkg::variable_type
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:17, endln:3:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:3:15, endln:3:18, parent:my_pkg::variable_type
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:19
    |vpiTypespecMember:
    \_typespec_member: (second), line:4:13, endln:4:19, parent:my_pkg::variable_type
      |vpiParent:
      \_struct_typespec: (my_pkg::variable_type), line:2:13, endln:2:19, parent:work@top
      |vpiName:second
      |vpiTypespec:
      \_int_typespec: , line:4:9, endln:4:12
        |vpiInstance:
        \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
        |vpiSigned:1
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:12
  |vpiDefName:my_pkg
  |vpiTop:1
  |vpiParent:
  \_design: (work@top)
|uhdmallModules:
\_module: work@top (work@top) dut.sv:7:1: , endln:11:10, parent:work@top
  |vpiFullName:work@top
  |vpiTypedef:
  \_struct_typespec: (my_pkg::variable_type), line:2:13, endln:2:19, parent:work@top
  |vpiTypedef:
  \_import_typespec: (my_pkg), line:7:19, endln:7:40
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:9:25, endln:9:26, parent:work@top
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiParent:
    \_module: work@top (work@top) dut.sv:7:1: , endln:11:10, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.b), line:9:28, endln:9:29, parent:work@top
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiParent:
    \_module: work@top (work@top) dut.sv:7:1: , endln:11:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiPort:
  \_port: (a), line:9:25, endln:9:26, parent:work@top
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:9:25, endln:9:26, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:7:1: , endln:11:10, parent:work@top
  |vpiPort:
  \_port: (b), line:9:28, endln:9:29, parent:work@top
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:9:28, endln:9:29, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:7:1: , endln:11:10, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:7:1: , endln:11:10
  |vpiName:work@top
  |vpiVariables:
  \_struct_var: (work@top.a), line:9:25, endln:9:26, parent:work@top
    |vpiTypespec:
    \_struct_typespec: (my_pkg::variable_type), line:2:13, endln:2:19, parent:work@top
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiVisibility:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:7:1: , endln:11:10
  |vpiVariables:
  \_struct_var: (work@top.b), line:9:28, endln:9:29, parent:work@top
    |vpiTypespec:
    \_struct_typespec: (my_pkg::variable_type), line:2:13, endln:2:19, parent:work@top
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiVisibility:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:7:1: , endln:11:10
  |vpiTypedef:
  \_struct_typespec: (my_pkg::variable_type), line:2:13, endln:2:19, parent:work@top
  |vpiTypedef:
  \_import_typespec: (my_pkg), line:7:19, endln:7:40
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:9:25, endln:9:26, parent:work@top
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.a), line:9:25, endln:9:26, parent:a
      |vpiParent:
      \_port: (a), line:9:25, endln:9:26, parent:work@top
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_struct_var: (work@top.a), line:9:25, endln:9:26, parent:work@top
    |vpiTypedef:
    \_struct_typespec: (my_pkg::variable_type), line:2:13, endln:2:19, parent:work@top
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:7:1: , endln:11:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:7:1: , endln:11:10
  |vpiPort:
  \_port: (b), line:9:28, endln:9:29, parent:work@top
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.b), line:9:28, endln:9:29, parent:b
      |vpiParent:
      \_port: (b), line:9:28, endln:9:29, parent:work@top
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_struct_var: (work@top.b), line:9:28, endln:9:29, parent:work@top
    |vpiTypedef:
    \_struct_typespec: (my_pkg::variable_type), line:2:13, endln:2:19, parent:work@top
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:7:1: , endln:11:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:7:1: , endln:11:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/MultiPort/dut.sv | ${SURELOG_DIR}/build/regression/MultiPort/roundtrip/dut_000.sv | 5 | 11 | 

