// Seed: 1543497212
module module_0;
  wire id_1;
  assign module_2.type_1 = 0;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  uwire id_2,
    output wor   id_3
);
  assign id_3 = id_2;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
module module_2 (
    input tri0 id_0,
    input tri0 id_1,
    input wire id_2,
    output wand id_3,
    input wire id_4,
    output tri0 id_5,
    output wand id_6,
    input tri1 id_7
    , id_20,
    input supply0 id_8,
    input uwire id_9,
    output wire id_10,
    output wor id_11,
    output supply1 id_12,
    input wor id_13,
    input tri1 id_14,
    output tri1 id_15,
    output supply0 id_16,
    input tri0 id_17,
    input wand id_18
);
  assign id_20 = 1;
  always id_11 = id_17;
  module_0 modCall_1 ();
  wire id_21;
endmodule
