// Seed: 2163130839
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wire id_3,
    output wire id_4,
    output tri1 id_5
);
  specify
    (id_7 => id_8) = 0;
    (posedge id_9 => (id_10 +: id_8)) = (1 >= id_3, id_10);
  endspecify
endmodule
module module_1 #(
    parameter id_1 = 32'd15
) (
    input tri id_0,
    input supply1 _id_1,
    input wor id_2,
    input tri1 id_3,
    output tri id_4,
    output wand id_5,
    output supply1 id_6
);
  always @(1 or negedge id_3 <= 1) force id_5[id_1 : 1] = 1'b0 < (1);
  module_0(
      id_4, id_0, id_4, id_2, id_6, id_4
  );
endmodule
