[Ramulator::Base] [debug] Registering interface MemorySystem...
[Ramulator::Base] [debug] Registering interface Frontend...
[Ramulator::Base] [debug] Registering interface TestIfce...
[Ramulator::Base] [debug] Registering implementation TestImpl2 to interface TestIfce...
[Ramulator::Base] [debug] Registering implementation TestImpl to interface TestIfce...
[Ramulator::Base] [debug] Registering implementation LoadStoreTrace to interface Frontend...
[Ramulator::Base] [debug] Registering implementation ReadWriteTrace to interface Frontend...
[Ramulator::Base] [debug] Registering interface Translation...
[Ramulator::Base] [debug] Registering implementation SimpleO3 to interface Frontend...
[Ramulator::Base] [debug] Registering interface DRAM...
[Ramulator::Base] [debug] Registering interface BHMemorySystem...
[Ramulator::Base] [debug] Registering implementation BHO3 to interface Frontend...
[Ramulator::Base] [debug] Registering implementation GEM5 to interface Frontend...
[Ramulator::Base] [debug] Registering implementation NoTranslation to interface Translation...
[Ramulator::Base] [debug] Registering implementation RandomTranslation to interface Translation...
[Ramulator::Base] [debug] Registering interface BHScheduler...
[Ramulator::Base] [debug] Registering interface Scheduler...
[Ramulator::Base] [debug] Registering interface ControllerPlugin...
[Ramulator::Base] [debug] Registering interface RefreshManager...
[Ramulator::Base] [debug] Registering interface RowPolicy...
[Ramulator::Base] [debug] Registering interface Controller...
[Ramulator::Base] [debug] Registering interface BHDRAMController...
[Ramulator::Base] [debug] Registering interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation BHDRAMSystem to interface MemorySystem...
[Ramulator::Base] [debug] Registering implementation DummyMemorySystem to interface MemorySystem...
[Ramulator::Base] [debug] Registering implementation GenericDRAM to interface MemorySystem...
[Ramulator::Base] [debug] Registering implementation ChRaBaRoCo to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation RoBaRaCoCh to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation MOP4CLXOR to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation ChRaBaRoCo_with_rit to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation RoBaRaCoCh_with_rit to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation MOP4CLXOR_with_rit to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation DDR3 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR4 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR4-VRR to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR4-RVRR to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR5 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR5-VRR to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR5-RVRR to interface DRAM...
[Ramulator::Base] [debug] Registering implementation LPDDR5 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation HBM to interface DRAM...
[Ramulator::Base] [debug] Registering implementation HBM2 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation HBM3 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation BHDRAMController to interface BHDRAMController...
[Ramulator::Base] [debug] Registering implementation DummyController to interface Controller...
[Ramulator::Base] [debug] Registering implementation Generic to interface Controller...
[Ramulator::Base] [debug] Registering implementation PRACDRAMController to interface BHDRAMController...
[Ramulator::Base] [debug] Registering implementation BHScheduler to interface BHScheduler...
[Ramulator::Base] [debug] Registering implementation BlockingScheduler to interface BHScheduler...
[Ramulator::Base] [debug] Registering implementation FRFCFS to interface Scheduler...
[Ramulator::Base] [debug] Registering implementation FCFS to interface Scheduler...
[Ramulator::Base] [debug] Registering implementation BLISS to interface BHScheduler...
[Ramulator::Base] [debug] Registering implementation PRACScheduler to interface BHScheduler...
[Ramulator::Base] [debug] Registering implementation AllBank to interface RefreshManager...
[Ramulator::Base] [debug] Registering implementation OpenRowPolicy to interface RowPolicy...
[Ramulator::Base] [debug] Registering implementation ClosedRowPolicy to interface RowPolicy...
[Ramulator::Base] [debug] Registering implementation TraceRecorder to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation CommandCounter to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation PARA to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation Graphene to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation OracleRH to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation TWiCe-Ideal to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation Hydra to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation RRS to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation AQUA to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation RFMManager to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation BlockHammer to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation BLISS to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation PRAC to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering interface ExampleInterface...
[Ramulator::Base] [debug] Creating an implementation of interface Frontend...
[Ramulator::Base] [debug] Creating implementation RandomTranslation of interface Translation...
[Ramulator::Base] [debug] Creating an implementation of interface MemorySystem...
[Ramulator::Base] [debug] Creating implementation DDR4 of interface DRAM...
[Ramulator::Base] [debug] Creating implementation RoBaRaCoCh of interface AddrMapper...
[Ramulator::Base] [debug] Creating implementation Generic of interface Controller...
[Ramulator::Base] [debug] Creating implementation FCFS of interface Scheduler...
[Ramulator::Base] [debug] Creating implementation AllBank of interface RefreshManager...
[Ramulator::Base] [debug] Creating implementation OpenRowPolicy of interface RowPolicy...
[Ramulator::SimpleO3] [info] Processor Heartbeat 10000000 cycles.
Frontend:
  impl: SimpleO3
  memory_access_cycles_recorded_core_0: 4766187
  cycles_recorded_core_0: 16444222
  llc_mshr_unavailable: 0
  llc_read_misses: 254949
  llc_read_access: 352266
  llc_write_misses: 0
  llc_write_access: 0
  llc_eviction: 254501
  num_expected_insts: 20000000
  Translation:
    impl: RandomTranslation


MemorySystem:
  impl: GenericDRAM
  total_num_other_requests: 0
  total_num_write_requests: 0
  total_num_read_requests: 254516
  memory_system_cycles: 6166583

  DRAM:
    impl: DDR4
    idle_cycles_rank0: 9899
    active_cycles_rank0: 3048635219
    pre_background_energy_rank0: 835.22812499999998
    act_background_energy_rank0: 280093360.74562502
    total_energy_rank0: 280098099.14747387
    total_cmd_energy_rank0: 3903.1737239025001
    total_energy: 280098099.14747387
    total_cmd_energy: 3903.1737239025001
    total_background_energy_rank0: 280094195.97375
    total_background_energy: 280094195.97375
  AddrMapper:
    impl: RoBaRaCoCh


  Controller:
    impl: Generic
    id: Channel 0
    avg_read_latency_0: 36.8906517
    read_queue_len_avg_0: 1.32976055
    write_queue_len_0: 0
    queue_len_0: 8212110
    num_other_reqs_0: 0
    num_write_reqs_0: 0
    read_latency_0: 9389261
    priority_queue_len_avg_0: 0.00195099949
    row_hits_0: 18306
    priority_queue_len_0: 12031
    row_misses_0: 3566
    row_conflicts_0: 232644
    read_row_misses_0: 3566
    queue_len_avg_0: 1.33171153
    read_row_conflicts_core_0: 232644
    read_row_hits_0: 18306
    write_queue_len_avg_0: 0
    read_row_conflicts_0: 232644
    write_row_misses_0: 0
    write_row_conflicts_0: 0
    read_queue_len_0: 8200079
    write_row_hits_0: 0
    read_row_hits_core_0: 18306
    read_row_misses_core_0: 3566
    num_read_reqs_0: 254516
    Scheduler:
      impl: FCFS
    RefreshManager:
      impl: AllBank
    RowPolicy:
      impl: OpenRowPolicy



