Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Apr  2 15:36:53 2025
| Host         : Key running 64-bit major release  (build 9200)
| Command      : report_methodology -file PUF_methodology_drc_routed.rpt -pb PUF_methodology_drc_routed.pb -rpx PUF_methodology_drc_routed.rpx
| Design       : PUF
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 18
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 10         |
| TIMING-23 | Warning  | Combinational loop found      | 8          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on challenge[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on challenge[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on challenge[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on challenge[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on en relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between RO1/w1_inferred_i_1/I1 and RO1/w1_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between RO2/w1_inferred_i_1/I1 and RO2/w1_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between RO3/w1_inferred_i_1/I1 and RO3/w1_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#4 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between RO4/w1_inferred_i_1/I1 and RO4/w1_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#5 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between RO5/w1_inferred_i_1/I1 and RO5/w1_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#6 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between RO6/w1_inferred_i_1/I1 and RO6/w1_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#7 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between RO7/w1_inferred_i_1/I1 and RO7/w1_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#8 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between RO8/w1_inferred_i_1/I1 and RO8/w1_inferred_i_1/O to disable the timing loop
Related violations: <none>


