// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dct,hls_ip_2016_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.400000,HLS_SYN_LAT=874,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=8,HLS_SYN_FF=677,HLS_SYN_LUT=518}" *)

module dct (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_st1_fsm_0 = 6'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 6'b10;
parameter    ap_ST_st4_fsm_2 = 6'b100;
parameter    ap_ST_st5_fsm_3 = 6'b1000;
parameter    ap_ST_pp1_stg0_fsm_4 = 6'b10000;
parameter    ap_ST_st8_fsm_5 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_5 = 32'b101;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
output  [5:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_r_ce0;
reg output_r_ce0;
reg output_r_we0;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_21;
reg   [6:0] indvar_flatten_reg_134;
reg   [3:0] r_i_reg_145;
reg   [3:0] c_i_reg_156;
reg   [6:0] indvar_flatten2_reg_167;
reg   [3:0] r_i2_reg_178;
reg   [3:0] c_i6_reg_189;
wire   [0:0] exitcond_flatten_fu_222_p2;
reg   [0:0] exitcond_flatten_reg_419;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_60;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
wire   [6:0] indvar_flatten_next_fu_228_p2;
wire   [3:0] c_i_mid2_fu_246_p3;
reg   [3:0] c_i_mid2_reg_428;
wire   [3:0] tmp_i_mid2_v_v_fu_254_p3;
reg   [3:0] tmp_i_mid2_v_v_reg_433;
wire   [3:0] c_fu_289_p2;
wire   [0:0] exitcond_flatten2_fu_320_p2;
reg   [0:0] exitcond_flatten2_reg_449;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_4;
reg    ap_sig_88;
reg    ap_reg_ppiten_pp1_it0;
reg    ap_reg_ppiten_pp1_it1;
wire   [6:0] indvar_flatten_next2_fu_326_p2;
wire   [3:0] tmp_i4_mid2_v_fu_352_p3;
reg   [3:0] tmp_i4_mid2_v_reg_458;
wire   [5:0] tmp_4_i_fu_403_p2;
reg   [5:0] tmp_4_i_reg_468;
wire   [3:0] c_1_fu_409_p2;
reg    ap_sig_cseq_ST_st5_fsm_3;
reg    ap_sig_119;
wire    grp_dct_dct_2d_fu_200_ap_done;
reg   [5:0] buf_2d_in_address0;
reg    buf_2d_in_ce0;
reg    buf_2d_in_we0;
wire   [15:0] buf_2d_in_q0;
reg    buf_2d_in_ce1;
wire   [15:0] buf_2d_in_q1;
reg   [5:0] buf_2d_out_address0;
reg    buf_2d_out_ce0;
reg    buf_2d_out_we0;
wire   [15:0] buf_2d_out_q0;
wire    grp_dct_dct_2d_fu_200_ap_start;
wire    grp_dct_dct_2d_fu_200_ap_idle;
wire    grp_dct_dct_2d_fu_200_ap_ready;
wire   [5:0] grp_dct_dct_2d_fu_200_in_block_address0;
wire    grp_dct_dct_2d_fu_200_in_block_ce0;
wire   [5:0] grp_dct_dct_2d_fu_200_in_block_address1;
wire    grp_dct_dct_2d_fu_200_in_block_ce1;
wire   [5:0] grp_dct_dct_2d_fu_200_out_block_address0;
wire    grp_dct_dct_2d_fu_200_out_block_ce0;
wire    grp_dct_dct_2d_fu_200_out_block_we0;
wire   [15:0] grp_dct_dct_2d_fu_200_out_block_d0;
reg   [3:0] r_i_phi_fu_149_p4;
reg   [3:0] r_i2_phi_fu_182_p4;
reg    ap_reg_grp_dct_dct_2d_fu_200_ap_start;
reg    ap_sig_cseq_ST_st4_fsm_2;
reg    ap_sig_187;
wire   [63:0] tmp_i_fu_284_p1;
wire   [63:0] tmp_38_cast_fu_315_p1;
wire   [63:0] tmp_42_cast_fu_398_p1;
wire   [63:0] tmp_5_i_fu_415_p1;
wire   [0:0] exitcond_i_fu_240_p2;
wire   [3:0] r_fu_234_p2;
wire   [2:0] tmp_fu_262_p1;
wire   [5:0] c_i_cast6_fu_274_p1;
wire   [5:0] tmp_i_mid2_fu_266_p3;
wire   [5:0] tmp_9_i_fu_278_p2;
wire   [6:0] tmp_s_fu_295_p3;
wire   [7:0] tmp_37_cast_fu_302_p1;
wire   [7:0] tmp_1_i_cast_fu_306_p1;
wire   [7:0] tmp_25_fu_309_p2;
wire   [0:0] exitcond_i1_fu_338_p2;
wire   [3:0] r_1_fu_332_p2;
wire   [6:0] tmp_26_fu_360_p3;
wire   [2:0] tmp_1_fu_372_p1;
wire   [3:0] c_i6_mid2_fu_344_p3;
wire   [7:0] tmp_40_cast_fu_368_p1;
wire   [7:0] tmp_3_i_cast_fu_388_p1;
wire   [7:0] tmp_27_fu_392_p2;
wire   [5:0] c_i6_cast2_fu_384_p1;
wire   [5:0] tmp_1_i5_mid2_fu_376_p3;
reg    ap_sig_cseq_ST_st8_fsm_5;
reg    ap_sig_385;
reg   [5:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp1_it0 = 1'b0;
#0 ap_reg_ppiten_pp1_it1 = 1'b0;
#0 ap_reg_grp_dct_dct_2d_fu_200_ap_start = 1'b0;
end

dct_dct_2d_col_inbuf #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_2d_in_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2d_in_address0),
    .ce0(buf_2d_in_ce0),
    .we0(buf_2d_in_we0),
    .d0(input_r_q0),
    .q0(buf_2d_in_q0),
    .address1(grp_dct_dct_2d_fu_200_in_block_address1),
    .ce1(buf_2d_in_ce1),
    .q1(buf_2d_in_q1)
);

dct_dct_2d_row_outbuf #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_2d_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2d_out_address0),
    .ce0(buf_2d_out_ce0),
    .we0(buf_2d_out_we0),
    .d0(grp_dct_dct_2d_fu_200_out_block_d0),
    .q0(buf_2d_out_q0)
);

dct_dct_2d grp_dct_dct_2d_fu_200(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_dct_2d_fu_200_ap_start),
    .ap_done(grp_dct_dct_2d_fu_200_ap_done),
    .ap_idle(grp_dct_dct_2d_fu_200_ap_idle),
    .ap_ready(grp_dct_dct_2d_fu_200_ap_ready),
    .in_block_address0(grp_dct_dct_2d_fu_200_in_block_address0),
    .in_block_ce0(grp_dct_dct_2d_fu_200_in_block_ce0),
    .in_block_q0(buf_2d_in_q0),
    .in_block_address1(grp_dct_dct_2d_fu_200_in_block_address1),
    .in_block_ce1(grp_dct_dct_2d_fu_200_in_block_ce1),
    .in_block_q1(buf_2d_in_q1),
    .out_block_address0(grp_dct_dct_2d_fu_200_out_block_address0),
    .out_block_ce0(grp_dct_dct_2d_fu_200_out_block_ce0),
    .out_block_we0(grp_dct_dct_2d_fu_200_out_block_we0),
    .out_block_d0(grp_dct_dct_2d_fu_200_out_block_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dct_dct_2d_fu_200_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st4_fsm_2)) begin
            ap_reg_grp_dct_dct_2d_fu_200_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dct_dct_2d_fu_200_ap_ready)) begin
            ap_reg_grp_dct_dct_2d_fu_200_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(exitcond_flatten_fu_222_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_222_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(exitcond_flatten_fu_222_p2 == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(1'b0 == exitcond_flatten2_fu_320_p2))) begin
            ap_reg_ppiten_pp1_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_3) & ~(1'b0 == grp_dct_dct_2d_fu_200_ap_done))) begin
            ap_reg_ppiten_pp1_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b0 == exitcond_flatten2_fu_320_p2))) begin
            ap_reg_ppiten_pp1_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st5_fsm_3) & ~(1'b0 == grp_dct_dct_2d_fu_200_ap_done)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(1'b0 == exitcond_flatten2_fu_320_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (1'b0 == exitcond_flatten2_fu_320_p2))) begin
        c_i6_reg_189 <= c_1_fu_409_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_3) & ~(1'b0 == grp_dct_dct_2d_fu_200_ap_done))) begin
        c_i6_reg_189 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_222_p2 == 1'b0))) begin
        c_i_reg_156 <= c_fu_289_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        c_i_reg_156 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (1'b0 == exitcond_flatten2_fu_320_p2))) begin
        indvar_flatten2_reg_167 <= indvar_flatten_next2_fu_326_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_3) & ~(1'b0 == grp_dct_dct_2d_fu_200_ap_done))) begin
        indvar_flatten2_reg_167 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_222_p2 == 1'b0))) begin
        indvar_flatten_reg_134 <= indvar_flatten_next_fu_228_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_134 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond_flatten2_reg_449))) begin
        r_i2_reg_178 <= tmp_i4_mid2_v_reg_458;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_3) & ~(1'b0 == grp_dct_dct_2d_fu_200_ap_done))) begin
        r_i2_reg_178 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_419 == 1'b0))) begin
        r_i_reg_145 <= tmp_i_mid2_v_v_reg_433;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        r_i_reg_145 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_222_p2 == 1'b0))) begin
        c_i_mid2_reg_428 <= c_i_mid2_fu_246_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4)) begin
        exitcond_flatten2_reg_449 <= exitcond_flatten2_fu_320_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
        exitcond_flatten_reg_419 <= exitcond_flatten_fu_222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b0 == exitcond_flatten2_fu_320_p2))) begin
        tmp_4_i_reg_468 <= tmp_4_i_fu_403_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (1'b0 == exitcond_flatten2_fu_320_p2))) begin
        tmp_i4_mid2_v_reg_458 <= tmp_i4_mid2_v_fu_352_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_222_p2 == 1'b0))) begin
        tmp_i_mid2_v_v_reg_433 <= tmp_i_mid2_v_v_fu_254_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_5)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_60) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_88) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_21) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_187) begin
        ap_sig_cseq_ST_st4_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_119) begin
        ap_sig_cseq_ST_st5_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_385) begin
        ap_sig_cseq_ST_st8_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        buf_2d_in_address0 = tmp_38_cast_fu_315_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_3)) begin
        buf_2d_in_address0 = grp_dct_dct_2d_fu_200_in_block_address0;
    end else begin
        buf_2d_in_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        buf_2d_in_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_3)) begin
        buf_2d_in_ce0 = grp_dct_dct_2d_fu_200_in_block_ce0;
    end else begin
        buf_2d_in_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_3)) begin
        buf_2d_in_ce1 = grp_dct_dct_2d_fu_200_in_block_ce1;
    end else begin
        buf_2d_in_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_419 == 1'b0))) begin
        buf_2d_in_we0 = 1'b1;
    end else begin
        buf_2d_in_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0))) begin
        buf_2d_out_address0 = tmp_42_cast_fu_398_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_3)) begin
        buf_2d_out_address0 = grp_dct_dct_2d_fu_200_out_block_address0;
    end else begin
        buf_2d_out_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0))) begin
        buf_2d_out_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_3)) begin
        buf_2d_out_ce0 = grp_dct_dct_2d_fu_200_out_block_ce0;
    end else begin
        buf_2d_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_3)) begin
        buf_2d_out_we0 = grp_dct_dct_2d_fu_200_out_block_we0;
    end else begin
        buf_2d_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond_flatten2_reg_449))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond_flatten2_reg_449))) begin
        r_i2_phi_fu_182_p4 = tmp_i4_mid2_v_reg_458;
    end else begin
        r_i2_phi_fu_182_p4 = r_i2_reg_178;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_419 == 1'b0))) begin
        r_i_phi_fu_149_p4 = tmp_i_mid2_v_v_reg_433;
    end else begin
        r_i_phi_fu_149_p4 = r_i_reg_145;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_flatten_fu_222_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_2;
            end
        end
        ap_ST_st4_fsm_2 : begin
            ap_NS_fsm = ap_ST_st5_fsm_3;
        end
        ap_ST_st5_fsm_3 : begin
            if (~(1'b0 == grp_dct_dct_2d_fu_200_ap_done)) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_3;
            end
        end
        ap_ST_pp1_stg0_fsm_4 : begin
            if (~((1'b1 == ap_reg_ppiten_pp1_it0) & ~(1'b0 == exitcond_flatten2_fu_320_p2))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_5;
            end
        end
        ap_ST_st8_fsm_5 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_119 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_187 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_21 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_385 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_60 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_88 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

assign c_1_fu_409_p2 = (ap_const_lv4_1 + c_i6_mid2_fu_344_p3);

assign c_fu_289_p2 = (ap_const_lv4_1 + c_i_mid2_fu_246_p3);

assign c_i6_cast2_fu_384_p1 = c_i6_mid2_fu_344_p3;

assign c_i6_mid2_fu_344_p3 = ((exitcond_i1_fu_338_p2[0:0] === 1'b1) ? ap_const_lv4_0 : c_i6_reg_189);

assign c_i_cast6_fu_274_p1 = c_i_mid2_fu_246_p3;

assign c_i_mid2_fu_246_p3 = ((exitcond_i_fu_240_p2[0:0] === 1'b1) ? ap_const_lv4_0 : c_i_reg_156);

assign exitcond_flatten2_fu_320_p2 = ((indvar_flatten2_reg_167 == ap_const_lv7_40) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_222_p2 = ((indvar_flatten_reg_134 == ap_const_lv7_40) ? 1'b1 : 1'b0);

assign exitcond_i1_fu_338_p2 = ((c_i6_reg_189 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign exitcond_i_fu_240_p2 = ((c_i_reg_156 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign grp_dct_dct_2d_fu_200_ap_start = ap_reg_grp_dct_dct_2d_fu_200_ap_start;

assign indvar_flatten_next2_fu_326_p2 = (indvar_flatten2_reg_167 + ap_const_lv7_1);

assign indvar_flatten_next_fu_228_p2 = (indvar_flatten_reg_134 + ap_const_lv7_1);

assign input_r_address0 = tmp_i_fu_284_p1;

assign output_r_address0 = tmp_5_i_fu_415_p1;

assign output_r_d0 = buf_2d_out_q0;

assign r_1_fu_332_p2 = (ap_const_lv4_1 + r_i2_phi_fu_182_p4);

assign r_fu_234_p2 = (ap_const_lv4_1 + r_i_phi_fu_149_p4);

assign tmp_1_fu_372_p1 = tmp_i4_mid2_v_fu_352_p3[2:0];

assign tmp_1_i5_mid2_fu_376_p3 = {{tmp_1_fu_372_p1}, {ap_const_lv3_0}};

assign tmp_1_i_cast_fu_306_p1 = c_i_mid2_reg_428;

assign tmp_25_fu_309_p2 = (tmp_37_cast_fu_302_p1 + tmp_1_i_cast_fu_306_p1);

assign tmp_26_fu_360_p3 = {{tmp_i4_mid2_v_fu_352_p3}, {ap_const_lv3_0}};

assign tmp_27_fu_392_p2 = (tmp_40_cast_fu_368_p1 + tmp_3_i_cast_fu_388_p1);

assign tmp_37_cast_fu_302_p1 = tmp_s_fu_295_p3;

assign tmp_38_cast_fu_315_p1 = tmp_25_fu_309_p2;

assign tmp_3_i_cast_fu_388_p1 = c_i6_mid2_fu_344_p3;

assign tmp_40_cast_fu_368_p1 = tmp_26_fu_360_p3;

assign tmp_42_cast_fu_398_p1 = tmp_27_fu_392_p2;

assign tmp_4_i_fu_403_p2 = (c_i6_cast2_fu_384_p1 + tmp_1_i5_mid2_fu_376_p3);

assign tmp_5_i_fu_415_p1 = tmp_4_i_reg_468;

assign tmp_9_i_fu_278_p2 = (c_i_cast6_fu_274_p1 + tmp_i_mid2_fu_266_p3);

assign tmp_fu_262_p1 = tmp_i_mid2_v_v_fu_254_p3[2:0];

assign tmp_i4_mid2_v_fu_352_p3 = ((exitcond_i1_fu_338_p2[0:0] === 1'b1) ? r_1_fu_332_p2 : r_i2_phi_fu_182_p4);

assign tmp_i_fu_284_p1 = tmp_9_i_fu_278_p2;

assign tmp_i_mid2_fu_266_p3 = {{tmp_fu_262_p1}, {ap_const_lv3_0}};

assign tmp_i_mid2_v_v_fu_254_p3 = ((exitcond_i_fu_240_p2[0:0] === 1'b1) ? r_fu_234_p2 : r_i_phi_fu_149_p4);

assign tmp_s_fu_295_p3 = {{tmp_i_mid2_v_v_reg_433}, {ap_const_lv3_0}};

endmodule //dct
