|R3_PVP
reset => rst_s.DATAIN
clk => clk.IN1
button[0] => _.IN1
button[1] => _.IN1
button[2] => _.IN1
button[3] => _.IN1
LED[0] <= led_reg[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= led_reg[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= led_reg[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= led_reg[3].DB_MAX_OUTPUT_PORT_TYPE
RXD => RXD.IN1
TXD <= serial:serial_inst.tx
i2c_sda <> I2C_ri:i2c_ri_inst.i2c_sda
i2c_scl <> I2C_ri:i2c_ri_inst.i2c_scl
ps2_clk_d => ps2_clk_d.IN1
ps2_data_d => ps2_data_d.IN1
ps2_clk_q <= keyboard:keyboard_inst.ps2_clk_q
ps2_data_q <= keyboard:keyboard_inst.ps2_data_q
sdram_clk <= PLL0:PLL_inst.c2
sdram_cke <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_cke
sdram_cs_n <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_cs_n
sdram_wre_n <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_wre_n
sdram_cas_n <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_cas_n
sdram_ras_n <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_ras_n
sdram_a[0] <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_a
sdram_a[1] <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_a
sdram_a[2] <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_a
sdram_a[3] <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_a
sdram_a[4] <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_a
sdram_a[5] <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_a
sdram_a[6] <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_a
sdram_a[7] <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_a
sdram_a[8] <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_a
sdram_a[9] <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_a
sdram_a[10] <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_a
sdram_ba <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_ba
sdram_dqm <= SDRAM8_SP8_B8_I:SDRAM_controller.sdram_dqm
sdram_dq[0] <> SDRAM8_SP8_B8_I:SDRAM_controller.sdram_dq
sdram_dq[1] <> SDRAM8_SP8_B8_I:SDRAM_controller.sdram_dq
sdram_dq[2] <> SDRAM8_SP8_B8_I:SDRAM_controller.sdram_dq
sdram_dq[3] <> SDRAM8_SP8_B8_I:SDRAM_controller.sdram_dq
sdram_dq[4] <> SDRAM8_SP8_B8_I:SDRAM_controller.sdram_dq
sdram_dq[5] <> SDRAM8_SP8_B8_I:SDRAM_controller.sdram_dq
sdram_dq[6] <> SDRAM8_SP8_B8_I:SDRAM_controller.sdram_dq
sdram_dq[7] <> SDRAM8_SP8_B8_I:SDRAM_controller.sdram_dq
R[0] <= VGA:VGA_inst.R
R[1] <= VGA:VGA_inst.R
G[0] <= VGA:VGA_inst.G
G[1] <= VGA:VGA_inst.G
B[0] <= VGA:VGA_inst.B
B[1] <= VGA:VGA_inst.B
HSYNC <= HSYNC.DB_MAX_OUTPUT_PORT_TYPE
VSYNC <= VSYNC.DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|PLL0:PLL_inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|R3_PVP|PLL0:PLL_inst|altpll:altpll_component
inclk[0] => PLL0_altpll:auto_generated.inclk[0]
inclk[1] => PLL0_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|R3_PVP|PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|R3_PVP|button_debounce:debounce_inst
clk => button_out[0]~reg0.CLK
clk => button_out[1]~reg0.CLK
clk => button_out[2]~reg0.CLK
clk => button_out[3]~reg0.CLK
clk => button_3_count[0].CLK
clk => button_3_count[1].CLK
clk => button_3_count[2].CLK
clk => button_3_count[3].CLK
clk => button_2_count[0].CLK
clk => button_2_count[1].CLK
clk => button_2_count[2].CLK
clk => button_2_count[3].CLK
clk => button_1_count[0].CLK
clk => button_1_count[1].CLK
clk => button_1_count[2].CLK
clk => button_1_count[3].CLK
clk => button_0_count[0].CLK
clk => button_0_count[1].CLK
clk => button_0_count[2].CLK
clk => button_0_count[3].CLK
clk => clk_div[0].CLK
clk => clk_div[1].CLK
clk => clk_div[2].CLK
clk => clk_div[3].CLK
clk => clk_div[4].CLK
clk => clk_div[5].CLK
clk => clk_div[6].CLK
clk => clk_div[7].CLK
clk => clk_div[8].CLK
clk => clk_div[9].CLK
clk => clk_div[10].CLK
clk => clk_div[11].CLK
clk => clk_div[12].CLK
clk => clk_div[13].CLK
clk => clk_div[14].CLK
clk => clk_div[15].CLK
clk => button_s[0].CLK
clk => button_s[1].CLK
clk => button_s[2].CLK
clk => button_s[3].CLK
rst => button_out[0]~reg0.ACLR
rst => button_out[1]~reg0.ACLR
rst => button_out[2]~reg0.ACLR
rst => button_out[3]~reg0.ACLR
rst => button_3_count[0].ACLR
rst => button_3_count[1].ACLR
rst => button_3_count[2].ACLR
rst => button_3_count[3].ACLR
rst => button_2_count[0].ACLR
rst => button_2_count[1].ACLR
rst => button_2_count[2].ACLR
rst => button_2_count[3].ACLR
rst => button_1_count[0].ACLR
rst => button_1_count[1].ACLR
rst => button_1_count[2].ACLR
rst => button_1_count[3].ACLR
rst => button_0_count[0].ACLR
rst => button_0_count[1].ACLR
rst => button_0_count[2].ACLR
rst => button_0_count[3].ACLR
rst => clk_div[0].ACLR
rst => clk_div[1].ACLR
rst => clk_div[2].ACLR
rst => clk_div[3].ACLR
rst => clk_div[4].ACLR
rst => clk_div[5].ACLR
rst => clk_div[6].ACLR
rst => clk_div[7].ACLR
rst => clk_div[8].ACLR
rst => clk_div[9].ACLR
rst => clk_div[10].ACLR
rst => clk_div[11].ACLR
rst => clk_div[12].ACLR
rst => clk_div[13].ACLR
rst => clk_div[14].ACLR
rst => clk_div[15].ACLR
button_in[0] => button_s[0].DATAIN
button_in[1] => button_s[1].DATAIN
button_in[2] => button_s[2].DATAIN
button_in[3] => button_s[3].DATAIN
button_out[0] <= button_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_out[1] <= button_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_out[2] <= button_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_out[3] <= button_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|p_cache:p_cache_inst
clk => clk.IN1
rst => reset_active.OUTPUTSELECT
rst => p_miss_hold.OUTPUTSELECT
rst => CPU_address_hold.OUTPUTSELECT
rst => CPU_address_hold.OUTPUTSELECT
rst => CPU_address_hold.OUTPUTSELECT
rst => CPU_address_hold.OUTPUTSELECT
rst => CPU_address_hold.OUTPUTSELECT
rst => CPU_address_hold.OUTPUTSELECT
rst => CPU_address_hold.OUTPUTSELECT
rst => CPU_address_hold.OUTPUTSELECT
rst => CPU_address_hold.OUTPUTSELECT
rst => CPU_address_hold.OUTPUTSELECT
rst => CPU_address_hold.OUTPUTSELECT
rst => CPU_address_hold.OUTPUTSELECT
rst => CPU_address_hold.OUTPUTSELECT
rst => CPU_address_hold.OUTPUTSELECT
rst => fetch_active.OUTPUTSELECT
rst => word_address[1].ENA
rst => word_address[0].ENA
p_cache_miss <= p_cache_miss.DB_MAX_OUTPUT_PORT_TYPE
CPU_address[0] => word_address.DATAA
CPU_address[1] => word_address.DATAA
CPU_address[2] => cache_address.DATAA
CPU_address[2] => CPU_address_hold.DATAB
CPU_address[3] => cache_address.DATAA
CPU_address[3] => CPU_address_hold.DATAB
CPU_address[4] => cache_address.DATAA
CPU_address[4] => CPU_address_hold.DATAB
CPU_address[5] => cache_address.DATAA
CPU_address[5] => CPU_address_hold.DATAB
CPU_address[6] => cache_address.DATAA
CPU_address[6] => CPU_address_hold.DATAB
CPU_address[7] => cache_address.DATAA
CPU_address[7] => CPU_address_hold.DATAB
CPU_address[8] => cache_address.DATAA
CPU_address[8] => CPU_address_hold.DATAB
CPU_address[9] => cache_address.DATAA
CPU_address[9] => CPU_address_hold.DATAB
CPU_address[10] => cache_address.DATAA
CPU_address[10] => CPU_address_hold.DATAB
CPU_address[11] => CPU_address_hold.DATAB
CPU_address[11] => CPU_tag[0].DATAIN
CPU_address[12] => CPU_address_hold.DATAB
CPU_address[12] => CPU_tag[1].DATAIN
CPU_address[13] => CPU_address_hold.DATAB
CPU_address[13] => CPU_tag[2].DATAIN
CPU_address[14] => CPU_address_hold.DATAB
CPU_address[14] => CPU_tag[3].DATAIN
CPU_address[15] => CPU_address_hold.DATAB
CPU_address[15] => CPU_tag[4].DATAIN
CPU_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
CPU_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
CPU_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
CPU_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
CPU_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
CPU_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
CPU_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
CPU_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
CPU_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
CPU_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
CPU_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
CPU_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
CPU_data[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
CPU_data[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
CPU_data[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
CPU_data[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[0] <= CPU_address_hold[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= CPU_address_hold[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= CPU_address_hold[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= CPU_address_hold[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= CPU_address_hold[6].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= CPU_address_hold[7].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= CPU_address_hold[8].DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= CPU_address_hold[9].DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= CPU_address_hold[10].DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= mem_address[9].DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= mem_address[10].DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= mem_address[11].DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= mem_address[12].DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= mem_address[13].DB_MAX_OUTPUT_PORT_TYPE
mem_data[0] => cache_d[0].IN1
mem_data[1] => cache_d[1].IN1
mem_data[2] => cache_d[2].IN1
mem_data[3] => cache_d[3].IN1
mem_data[4] => cache_d[4].IN1
mem_data[5] => cache_d[5].IN1
mem_data[6] => cache_d[6].IN1
mem_data[7] => cache_d[7].IN1
mem_data[8] => cache_d[8].IN1
mem_data[9] => cache_d[9].IN1
mem_data[10] => cache_d[10].IN1
mem_data[11] => cache_d[11].IN1
mem_data[12] => cache_d[12].IN1
mem_data[13] => cache_d[13].IN1
mem_data[14] => cache_d[14].IN1
mem_data[15] => cache_d[15].IN1
mem_data[16] => cache_d[16].IN1
mem_data[17] => cache_d[17].IN1
mem_data[18] => cache_d[18].IN1
mem_data[19] => cache_d[19].IN1
mem_data[20] => cache_d[20].IN1
mem_data[21] => cache_d[21].IN1
mem_data[22] => cache_d[22].IN1
mem_data[23] => cache_d[23].IN1
mem_data[24] => cache_d[24].IN1
mem_data[25] => cache_d[25].IN1
mem_data[26] => cache_d[26].IN1
mem_data[27] => cache_d[27].IN1
mem_data[28] => cache_d[28].IN1
mem_data[29] => cache_d[29].IN1
mem_data[30] => cache_d[30].IN1
mem_data[31] => cache_d[31].IN1
mem_data[32] => cache_d[32].IN1
mem_data[33] => cache_d[33].IN1
mem_data[34] => cache_d[34].IN1
mem_data[35] => cache_d[35].IN1
mem_data[36] => cache_d[36].IN1
mem_data[37] => cache_d[37].IN1
mem_data[38] => cache_d[38].IN1
mem_data[39] => cache_d[39].IN1
mem_data[40] => cache_d[40].IN1
mem_data[41] => cache_d[41].IN1
mem_data[42] => cache_d[42].IN1
mem_data[43] => cache_d[43].IN1
mem_data[44] => cache_d[44].IN1
mem_data[45] => cache_d[45].IN1
mem_data[46] => cache_d[46].IN1
mem_data[47] => cache_d[47].IN1
mem_data[48] => cache_d[48].IN1
mem_data[49] => cache_d[49].IN1
mem_data[50] => cache_d[50].IN1
mem_data[51] => cache_d[51].IN1
mem_data[52] => cache_d[52].IN1
mem_data[53] => cache_d[53].IN1
mem_data[54] => cache_d[54].IN1
mem_data[55] => cache_d[55].IN1
mem_data[56] => cache_d[56].IN1
mem_data[57] => cache_d[57].IN1
mem_data[58] => cache_d[58].IN1
mem_data[59] => cache_d[59].IN1
mem_data[60] => cache_d[60].IN1
mem_data[61] => cache_d[61].IN1
mem_data[62] => cache_d[62].IN1
mem_data[63] => cache_d[63].IN1
mem_req <= mem_req.DB_MAX_OUTPUT_PORT_TYPE
mem_ready => mem_ready.IN1
p_reset_active <= reset_active.DB_MAX_OUTPUT_PORT_TYPE
p_fetch_active <= fetch_active.DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|p_cache:p_cache_inst|p_mem:p_mem_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a
q[64] <= altsyncram:altsyncram_component.q_a
q[65] <= altsyncram:altsyncram_component.q_a
q[66] <= altsyncram:altsyncram_component.q_a
q[67] <= altsyncram:altsyncram_component.q_a
q[68] <= altsyncram:altsyncram_component.q_a
q[69] <= altsyncram:altsyncram_component.q_a
q[70] <= altsyncram:altsyncram_component.q_a
q[71] <= altsyncram:altsyncram_component.q_a


|R3_PVP|p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component
wren_a => altsyncram_k6g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_k6g1:auto_generated.data_a[0]
data_a[1] => altsyncram_k6g1:auto_generated.data_a[1]
data_a[2] => altsyncram_k6g1:auto_generated.data_a[2]
data_a[3] => altsyncram_k6g1:auto_generated.data_a[3]
data_a[4] => altsyncram_k6g1:auto_generated.data_a[4]
data_a[5] => altsyncram_k6g1:auto_generated.data_a[5]
data_a[6] => altsyncram_k6g1:auto_generated.data_a[6]
data_a[7] => altsyncram_k6g1:auto_generated.data_a[7]
data_a[8] => altsyncram_k6g1:auto_generated.data_a[8]
data_a[9] => altsyncram_k6g1:auto_generated.data_a[9]
data_a[10] => altsyncram_k6g1:auto_generated.data_a[10]
data_a[11] => altsyncram_k6g1:auto_generated.data_a[11]
data_a[12] => altsyncram_k6g1:auto_generated.data_a[12]
data_a[13] => altsyncram_k6g1:auto_generated.data_a[13]
data_a[14] => altsyncram_k6g1:auto_generated.data_a[14]
data_a[15] => altsyncram_k6g1:auto_generated.data_a[15]
data_a[16] => altsyncram_k6g1:auto_generated.data_a[16]
data_a[17] => altsyncram_k6g1:auto_generated.data_a[17]
data_a[18] => altsyncram_k6g1:auto_generated.data_a[18]
data_a[19] => altsyncram_k6g1:auto_generated.data_a[19]
data_a[20] => altsyncram_k6g1:auto_generated.data_a[20]
data_a[21] => altsyncram_k6g1:auto_generated.data_a[21]
data_a[22] => altsyncram_k6g1:auto_generated.data_a[22]
data_a[23] => altsyncram_k6g1:auto_generated.data_a[23]
data_a[24] => altsyncram_k6g1:auto_generated.data_a[24]
data_a[25] => altsyncram_k6g1:auto_generated.data_a[25]
data_a[26] => altsyncram_k6g1:auto_generated.data_a[26]
data_a[27] => altsyncram_k6g1:auto_generated.data_a[27]
data_a[28] => altsyncram_k6g1:auto_generated.data_a[28]
data_a[29] => altsyncram_k6g1:auto_generated.data_a[29]
data_a[30] => altsyncram_k6g1:auto_generated.data_a[30]
data_a[31] => altsyncram_k6g1:auto_generated.data_a[31]
data_a[32] => altsyncram_k6g1:auto_generated.data_a[32]
data_a[33] => altsyncram_k6g1:auto_generated.data_a[33]
data_a[34] => altsyncram_k6g1:auto_generated.data_a[34]
data_a[35] => altsyncram_k6g1:auto_generated.data_a[35]
data_a[36] => altsyncram_k6g1:auto_generated.data_a[36]
data_a[37] => altsyncram_k6g1:auto_generated.data_a[37]
data_a[38] => altsyncram_k6g1:auto_generated.data_a[38]
data_a[39] => altsyncram_k6g1:auto_generated.data_a[39]
data_a[40] => altsyncram_k6g1:auto_generated.data_a[40]
data_a[41] => altsyncram_k6g1:auto_generated.data_a[41]
data_a[42] => altsyncram_k6g1:auto_generated.data_a[42]
data_a[43] => altsyncram_k6g1:auto_generated.data_a[43]
data_a[44] => altsyncram_k6g1:auto_generated.data_a[44]
data_a[45] => altsyncram_k6g1:auto_generated.data_a[45]
data_a[46] => altsyncram_k6g1:auto_generated.data_a[46]
data_a[47] => altsyncram_k6g1:auto_generated.data_a[47]
data_a[48] => altsyncram_k6g1:auto_generated.data_a[48]
data_a[49] => altsyncram_k6g1:auto_generated.data_a[49]
data_a[50] => altsyncram_k6g1:auto_generated.data_a[50]
data_a[51] => altsyncram_k6g1:auto_generated.data_a[51]
data_a[52] => altsyncram_k6g1:auto_generated.data_a[52]
data_a[53] => altsyncram_k6g1:auto_generated.data_a[53]
data_a[54] => altsyncram_k6g1:auto_generated.data_a[54]
data_a[55] => altsyncram_k6g1:auto_generated.data_a[55]
data_a[56] => altsyncram_k6g1:auto_generated.data_a[56]
data_a[57] => altsyncram_k6g1:auto_generated.data_a[57]
data_a[58] => altsyncram_k6g1:auto_generated.data_a[58]
data_a[59] => altsyncram_k6g1:auto_generated.data_a[59]
data_a[60] => altsyncram_k6g1:auto_generated.data_a[60]
data_a[61] => altsyncram_k6g1:auto_generated.data_a[61]
data_a[62] => altsyncram_k6g1:auto_generated.data_a[62]
data_a[63] => altsyncram_k6g1:auto_generated.data_a[63]
data_a[64] => altsyncram_k6g1:auto_generated.data_a[64]
data_a[65] => altsyncram_k6g1:auto_generated.data_a[65]
data_a[66] => altsyncram_k6g1:auto_generated.data_a[66]
data_a[67] => altsyncram_k6g1:auto_generated.data_a[67]
data_a[68] => altsyncram_k6g1:auto_generated.data_a[68]
data_a[69] => altsyncram_k6g1:auto_generated.data_a[69]
data_a[70] => altsyncram_k6g1:auto_generated.data_a[70]
data_a[71] => altsyncram_k6g1:auto_generated.data_a[71]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_k6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_k6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_k6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_k6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_k6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_k6g1:auto_generated.address_a[6]
address_a[7] => altsyncram_k6g1:auto_generated.address_a[7]
address_a[8] => altsyncram_k6g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_k6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_k6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_k6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_k6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_k6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_k6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_k6g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_k6g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_k6g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_k6g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_k6g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_k6g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_k6g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_k6g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_k6g1:auto_generated.q_a[15]
q_a[16] <= altsyncram_k6g1:auto_generated.q_a[16]
q_a[17] <= altsyncram_k6g1:auto_generated.q_a[17]
q_a[18] <= altsyncram_k6g1:auto_generated.q_a[18]
q_a[19] <= altsyncram_k6g1:auto_generated.q_a[19]
q_a[20] <= altsyncram_k6g1:auto_generated.q_a[20]
q_a[21] <= altsyncram_k6g1:auto_generated.q_a[21]
q_a[22] <= altsyncram_k6g1:auto_generated.q_a[22]
q_a[23] <= altsyncram_k6g1:auto_generated.q_a[23]
q_a[24] <= altsyncram_k6g1:auto_generated.q_a[24]
q_a[25] <= altsyncram_k6g1:auto_generated.q_a[25]
q_a[26] <= altsyncram_k6g1:auto_generated.q_a[26]
q_a[27] <= altsyncram_k6g1:auto_generated.q_a[27]
q_a[28] <= altsyncram_k6g1:auto_generated.q_a[28]
q_a[29] <= altsyncram_k6g1:auto_generated.q_a[29]
q_a[30] <= altsyncram_k6g1:auto_generated.q_a[30]
q_a[31] <= altsyncram_k6g1:auto_generated.q_a[31]
q_a[32] <= altsyncram_k6g1:auto_generated.q_a[32]
q_a[33] <= altsyncram_k6g1:auto_generated.q_a[33]
q_a[34] <= altsyncram_k6g1:auto_generated.q_a[34]
q_a[35] <= altsyncram_k6g1:auto_generated.q_a[35]
q_a[36] <= altsyncram_k6g1:auto_generated.q_a[36]
q_a[37] <= altsyncram_k6g1:auto_generated.q_a[37]
q_a[38] <= altsyncram_k6g1:auto_generated.q_a[38]
q_a[39] <= altsyncram_k6g1:auto_generated.q_a[39]
q_a[40] <= altsyncram_k6g1:auto_generated.q_a[40]
q_a[41] <= altsyncram_k6g1:auto_generated.q_a[41]
q_a[42] <= altsyncram_k6g1:auto_generated.q_a[42]
q_a[43] <= altsyncram_k6g1:auto_generated.q_a[43]
q_a[44] <= altsyncram_k6g1:auto_generated.q_a[44]
q_a[45] <= altsyncram_k6g1:auto_generated.q_a[45]
q_a[46] <= altsyncram_k6g1:auto_generated.q_a[46]
q_a[47] <= altsyncram_k6g1:auto_generated.q_a[47]
q_a[48] <= altsyncram_k6g1:auto_generated.q_a[48]
q_a[49] <= altsyncram_k6g1:auto_generated.q_a[49]
q_a[50] <= altsyncram_k6g1:auto_generated.q_a[50]
q_a[51] <= altsyncram_k6g1:auto_generated.q_a[51]
q_a[52] <= altsyncram_k6g1:auto_generated.q_a[52]
q_a[53] <= altsyncram_k6g1:auto_generated.q_a[53]
q_a[54] <= altsyncram_k6g1:auto_generated.q_a[54]
q_a[55] <= altsyncram_k6g1:auto_generated.q_a[55]
q_a[56] <= altsyncram_k6g1:auto_generated.q_a[56]
q_a[57] <= altsyncram_k6g1:auto_generated.q_a[57]
q_a[58] <= altsyncram_k6g1:auto_generated.q_a[58]
q_a[59] <= altsyncram_k6g1:auto_generated.q_a[59]
q_a[60] <= altsyncram_k6g1:auto_generated.q_a[60]
q_a[61] <= altsyncram_k6g1:auto_generated.q_a[61]
q_a[62] <= altsyncram_k6g1:auto_generated.q_a[62]
q_a[63] <= altsyncram_k6g1:auto_generated.q_a[63]
q_a[64] <= altsyncram_k6g1:auto_generated.q_a[64]
q_a[65] <= altsyncram_k6g1:auto_generated.q_a[65]
q_a[66] <= altsyncram_k6g1:auto_generated.q_a[66]
q_a[67] <= altsyncram_k6g1:auto_generated.q_a[67]
q_a[68] <= altsyncram_k6g1:auto_generated.q_a[68]
q_a[69] <= altsyncram_k6g1:auto_generated.q_a[69]
q_a[70] <= altsyncram_k6g1:auto_generated.q_a[70]
q_a[71] <= altsyncram_k6g1:auto_generated.q_a[71]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|R3_PVP|p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE


|R3_PVP|d_cache:d_cache_inst
clk => clk.IN1
rst => always0.IN0
rst => reset_active.DATAB
flush => always0.IN1
flush => write_active.DATAB
flush => flush_active.DATAB
d_cache_miss <= d_cache_miss.DB_MAX_OUTPUT_PORT_TYPE
CPU_wren => d_miss.IN0
CPU_wren => d_cache_miss.IN1
CPU_wren => CPU_wren_hold.DATAB
CPU_ren => d_miss.IN1
CPU_ren => d_cache_miss.IN1
CPU_address[0] => byte_address.DATAA
CPU_address[1] => byte_address.DATAA
CPU_address[2] => byte_address.DATAA
CPU_address[3] => cache_address.DATAA
CPU_address[3] => CPU_address_hold.DATAB
CPU_address[4] => cache_address.DATAA
CPU_address[4] => CPU_address_hold.DATAB
CPU_address[5] => cache_address.DATAA
CPU_address[5] => CPU_address_hold.DATAB
CPU_address[6] => cache_address.DATAA
CPU_address[6] => CPU_address_hold.DATAB
CPU_address[7] => cache_address.DATAA
CPU_address[7] => CPU_address_hold.DATAB
CPU_address[8] => cache_address.DATAA
CPU_address[8] => CPU_address_hold.DATAB
CPU_address[9] => cache_address.DATAA
CPU_address[9] => CPU_address_hold.DATAB
CPU_address[10] => cache_address.DATAA
CPU_address[10] => CPU_address_hold.DATAB
CPU_address[11] => cache_address.DATAA
CPU_address[11] => CPU_address_hold.DATAB
CPU_address[12] => CPU_address_hold.DATAB
CPU_address[12] => CPU_tag[0].DATAIN
CPU_address[13] => CPU_address_hold.DATAB
CPU_address[13] => CPU_tag[1].DATAIN
CPU_address[14] => CPU_address_hold.DATAB
CPU_address[14] => CPU_tag[2].DATAIN
CPU_address[15] => CPU_address_hold.DATAB
CPU_address[15] => CPU_tag[3].DATAIN
to_CPU[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
from_CPU[0] => CPU_data_hold.DATAB
from_CPU[1] => CPU_data_hold.DATAB
from_CPU[2] => CPU_data_hold.DATAB
from_CPU[3] => CPU_data_hold.DATAB
from_CPU[4] => CPU_data_hold.DATAB
from_CPU[5] => CPU_data_hold.DATAB
from_CPU[6] => CPU_data_hold.DATAB
from_CPU[7] => CPU_data_hold.DATAB
mem_address[0] <= CPU_address_hold[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= CPU_address_hold[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= CPU_address_hold[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= CPU_address_hold[6].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= CPU_address_hold[7].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= CPU_address_hold[8].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= CPU_address_hold[9].DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= CPU_address_hold[10].DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= CPU_address_hold[11].DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
from_mem[0] => cache_d.DATAB
from_mem[1] => cache_d.DATAB
from_mem[2] => cache_d.DATAB
from_mem[3] => cache_d.DATAB
from_mem[4] => cache_d.DATAB
from_mem[5] => cache_d.DATAB
from_mem[6] => cache_d.DATAB
from_mem[7] => cache_d.DATAB
from_mem[8] => cache_d.DATAB
from_mem[9] => cache_d.DATAB
from_mem[10] => cache_d.DATAB
from_mem[11] => cache_d.DATAB
from_mem[12] => cache_d.DATAB
from_mem[13] => cache_d.DATAB
from_mem[14] => cache_d.DATAB
from_mem[15] => cache_d.DATAB
from_mem[16] => cache_d.DATAB
from_mem[17] => cache_d.DATAB
from_mem[18] => cache_d.DATAB
from_mem[19] => cache_d.DATAB
from_mem[20] => cache_d.DATAB
from_mem[21] => cache_d.DATAB
from_mem[22] => cache_d.DATAB
from_mem[23] => cache_d.DATAB
from_mem[24] => cache_d.DATAB
from_mem[25] => cache_d.DATAB
from_mem[26] => cache_d.DATAB
from_mem[27] => cache_d.DATAB
from_mem[28] => cache_d.DATAB
from_mem[29] => cache_d.DATAB
from_mem[30] => cache_d.DATAB
from_mem[31] => cache_d.DATAB
from_mem[32] => cache_d.DATAB
from_mem[33] => cache_d.DATAB
from_mem[34] => cache_d.DATAB
from_mem[35] => cache_d.DATAB
from_mem[36] => cache_d.DATAB
from_mem[37] => cache_d.DATAB
from_mem[38] => cache_d.DATAB
from_mem[39] => cache_d.DATAB
from_mem[40] => cache_d.DATAB
from_mem[41] => cache_d.DATAB
from_mem[42] => cache_d.DATAB
from_mem[43] => cache_d.DATAB
from_mem[44] => cache_d.DATAB
from_mem[45] => cache_d.DATAB
from_mem[46] => cache_d.DATAB
from_mem[47] => cache_d.DATAB
from_mem[48] => cache_d.DATAB
from_mem[49] => cache_d.DATAB
from_mem[50] => cache_d.DATAB
from_mem[51] => cache_d.DATAB
from_mem[52] => cache_d.DATAB
from_mem[53] => cache_d.DATAB
from_mem[54] => cache_d.DATAB
from_mem[55] => cache_d.DATAB
from_mem[56] => cache_d.DATAB
from_mem[57] => cache_d.DATAB
from_mem[58] => cache_d.DATAB
from_mem[59] => cache_d.DATAB
from_mem[60] => cache_d.DATAB
from_mem[61] => cache_d.DATAB
from_mem[62] => cache_d.DATAB
from_mem[63] => cache_d.DATAB
to_mem[0] <= p_mem:d_mem_inst.q
to_mem[1] <= p_mem:d_mem_inst.q
to_mem[2] <= p_mem:d_mem_inst.q
to_mem[3] <= p_mem:d_mem_inst.q
to_mem[4] <= p_mem:d_mem_inst.q
to_mem[5] <= p_mem:d_mem_inst.q
to_mem[6] <= p_mem:d_mem_inst.q
to_mem[7] <= p_mem:d_mem_inst.q
to_mem[8] <= p_mem:d_mem_inst.q
to_mem[9] <= p_mem:d_mem_inst.q
to_mem[10] <= p_mem:d_mem_inst.q
to_mem[11] <= p_mem:d_mem_inst.q
to_mem[12] <= p_mem:d_mem_inst.q
to_mem[13] <= p_mem:d_mem_inst.q
to_mem[14] <= p_mem:d_mem_inst.q
to_mem[15] <= p_mem:d_mem_inst.q
to_mem[16] <= p_mem:d_mem_inst.q
to_mem[17] <= p_mem:d_mem_inst.q
to_mem[18] <= p_mem:d_mem_inst.q
to_mem[19] <= p_mem:d_mem_inst.q
to_mem[20] <= p_mem:d_mem_inst.q
to_mem[21] <= p_mem:d_mem_inst.q
to_mem[22] <= p_mem:d_mem_inst.q
to_mem[23] <= p_mem:d_mem_inst.q
to_mem[24] <= p_mem:d_mem_inst.q
to_mem[25] <= p_mem:d_mem_inst.q
to_mem[26] <= p_mem:d_mem_inst.q
to_mem[27] <= p_mem:d_mem_inst.q
to_mem[28] <= p_mem:d_mem_inst.q
to_mem[29] <= p_mem:d_mem_inst.q
to_mem[30] <= p_mem:d_mem_inst.q
to_mem[31] <= p_mem:d_mem_inst.q
to_mem[32] <= p_mem:d_mem_inst.q
to_mem[33] <= p_mem:d_mem_inst.q
to_mem[34] <= p_mem:d_mem_inst.q
to_mem[35] <= p_mem:d_mem_inst.q
to_mem[36] <= p_mem:d_mem_inst.q
to_mem[37] <= p_mem:d_mem_inst.q
to_mem[38] <= p_mem:d_mem_inst.q
to_mem[39] <= p_mem:d_mem_inst.q
to_mem[40] <= p_mem:d_mem_inst.q
to_mem[41] <= p_mem:d_mem_inst.q
to_mem[42] <= p_mem:d_mem_inst.q
to_mem[43] <= p_mem:d_mem_inst.q
to_mem[44] <= p_mem:d_mem_inst.q
to_mem[45] <= p_mem:d_mem_inst.q
to_mem[46] <= p_mem:d_mem_inst.q
to_mem[47] <= p_mem:d_mem_inst.q
to_mem[48] <= p_mem:d_mem_inst.q
to_mem[49] <= p_mem:d_mem_inst.q
to_mem[50] <= p_mem:d_mem_inst.q
to_mem[51] <= p_mem:d_mem_inst.q
to_mem[52] <= p_mem:d_mem_inst.q
to_mem[53] <= p_mem:d_mem_inst.q
to_mem[54] <= p_mem:d_mem_inst.q
to_mem[55] <= p_mem:d_mem_inst.q
to_mem[56] <= p_mem:d_mem_inst.q
to_mem[57] <= p_mem:d_mem_inst.q
to_mem[58] <= p_mem:d_mem_inst.q
to_mem[59] <= p_mem:d_mem_inst.q
to_mem[60] <= p_mem:d_mem_inst.q
to_mem[61] <= p_mem:d_mem_inst.q
to_mem[62] <= p_mem:d_mem_inst.q
to_mem[63] <= p_mem:d_mem_inst.q
mem_req <= mem_req.DB_MAX_OUTPUT_PORT_TYPE
mem_wren <= write_active.DB_MAX_OUTPUT_PORT_TYPE
mem_ready => CPU_address_hold.OUTPUTSELECT
mem_ready => CPU_address_hold.OUTPUTSELECT
mem_ready => CPU_address_hold.OUTPUTSELECT
mem_ready => CPU_address_hold.OUTPUTSELECT
mem_ready => CPU_address_hold.OUTPUTSELECT
mem_ready => CPU_address_hold.OUTPUTSELECT
mem_ready => CPU_address_hold.OUTPUTSELECT
mem_ready => CPU_address_hold.OUTPUTSELECT
mem_ready => CPU_address_hold.OUTPUTSELECT
mem_ready => CPU_address_hold.OUTPUTSELECT
mem_ready => CPU_address_hold.OUTPUTSELECT
mem_ready => CPU_address_hold.OUTPUTSELECT
mem_ready => CPU_address_hold.OUTPUTSELECT
mem_ready => write_active.OUTPUTSELECT
mem_ready => flush_active.OUTPUTSELECT
mem_ready => reset_active.OUTPUTSELECT
mem_ready => always0.IN1
mem_ready => always0.IN1
mem_ready => write_active.OUTPUTSELECT
mem_ready => always1.IN1
mem_ready => always1.IN1
mem_ready => cache_wren.IN1
mem_ready => mem_req.IN1
mem_ready => always0.IN1
mem_ready => fetch_active.DATAB
d_reset_active <= reset_active.DB_MAX_OUTPUT_PORT_TYPE
d_fetch_active <= fetch_active.DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|d_cache:d_cache_inst|p_mem:d_mem_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a
q[64] <= altsyncram:altsyncram_component.q_a
q[65] <= altsyncram:altsyncram_component.q_a
q[66] <= altsyncram:altsyncram_component.q_a
q[67] <= altsyncram:altsyncram_component.q_a
q[68] <= altsyncram:altsyncram_component.q_a
q[69] <= altsyncram:altsyncram_component.q_a
q[70] <= altsyncram:altsyncram_component.q_a
q[71] <= altsyncram:altsyncram_component.q_a


|R3_PVP|d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component
wren_a => altsyncram_k6g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_k6g1:auto_generated.data_a[0]
data_a[1] => altsyncram_k6g1:auto_generated.data_a[1]
data_a[2] => altsyncram_k6g1:auto_generated.data_a[2]
data_a[3] => altsyncram_k6g1:auto_generated.data_a[3]
data_a[4] => altsyncram_k6g1:auto_generated.data_a[4]
data_a[5] => altsyncram_k6g1:auto_generated.data_a[5]
data_a[6] => altsyncram_k6g1:auto_generated.data_a[6]
data_a[7] => altsyncram_k6g1:auto_generated.data_a[7]
data_a[8] => altsyncram_k6g1:auto_generated.data_a[8]
data_a[9] => altsyncram_k6g1:auto_generated.data_a[9]
data_a[10] => altsyncram_k6g1:auto_generated.data_a[10]
data_a[11] => altsyncram_k6g1:auto_generated.data_a[11]
data_a[12] => altsyncram_k6g1:auto_generated.data_a[12]
data_a[13] => altsyncram_k6g1:auto_generated.data_a[13]
data_a[14] => altsyncram_k6g1:auto_generated.data_a[14]
data_a[15] => altsyncram_k6g1:auto_generated.data_a[15]
data_a[16] => altsyncram_k6g1:auto_generated.data_a[16]
data_a[17] => altsyncram_k6g1:auto_generated.data_a[17]
data_a[18] => altsyncram_k6g1:auto_generated.data_a[18]
data_a[19] => altsyncram_k6g1:auto_generated.data_a[19]
data_a[20] => altsyncram_k6g1:auto_generated.data_a[20]
data_a[21] => altsyncram_k6g1:auto_generated.data_a[21]
data_a[22] => altsyncram_k6g1:auto_generated.data_a[22]
data_a[23] => altsyncram_k6g1:auto_generated.data_a[23]
data_a[24] => altsyncram_k6g1:auto_generated.data_a[24]
data_a[25] => altsyncram_k6g1:auto_generated.data_a[25]
data_a[26] => altsyncram_k6g1:auto_generated.data_a[26]
data_a[27] => altsyncram_k6g1:auto_generated.data_a[27]
data_a[28] => altsyncram_k6g1:auto_generated.data_a[28]
data_a[29] => altsyncram_k6g1:auto_generated.data_a[29]
data_a[30] => altsyncram_k6g1:auto_generated.data_a[30]
data_a[31] => altsyncram_k6g1:auto_generated.data_a[31]
data_a[32] => altsyncram_k6g1:auto_generated.data_a[32]
data_a[33] => altsyncram_k6g1:auto_generated.data_a[33]
data_a[34] => altsyncram_k6g1:auto_generated.data_a[34]
data_a[35] => altsyncram_k6g1:auto_generated.data_a[35]
data_a[36] => altsyncram_k6g1:auto_generated.data_a[36]
data_a[37] => altsyncram_k6g1:auto_generated.data_a[37]
data_a[38] => altsyncram_k6g1:auto_generated.data_a[38]
data_a[39] => altsyncram_k6g1:auto_generated.data_a[39]
data_a[40] => altsyncram_k6g1:auto_generated.data_a[40]
data_a[41] => altsyncram_k6g1:auto_generated.data_a[41]
data_a[42] => altsyncram_k6g1:auto_generated.data_a[42]
data_a[43] => altsyncram_k6g1:auto_generated.data_a[43]
data_a[44] => altsyncram_k6g1:auto_generated.data_a[44]
data_a[45] => altsyncram_k6g1:auto_generated.data_a[45]
data_a[46] => altsyncram_k6g1:auto_generated.data_a[46]
data_a[47] => altsyncram_k6g1:auto_generated.data_a[47]
data_a[48] => altsyncram_k6g1:auto_generated.data_a[48]
data_a[49] => altsyncram_k6g1:auto_generated.data_a[49]
data_a[50] => altsyncram_k6g1:auto_generated.data_a[50]
data_a[51] => altsyncram_k6g1:auto_generated.data_a[51]
data_a[52] => altsyncram_k6g1:auto_generated.data_a[52]
data_a[53] => altsyncram_k6g1:auto_generated.data_a[53]
data_a[54] => altsyncram_k6g1:auto_generated.data_a[54]
data_a[55] => altsyncram_k6g1:auto_generated.data_a[55]
data_a[56] => altsyncram_k6g1:auto_generated.data_a[56]
data_a[57] => altsyncram_k6g1:auto_generated.data_a[57]
data_a[58] => altsyncram_k6g1:auto_generated.data_a[58]
data_a[59] => altsyncram_k6g1:auto_generated.data_a[59]
data_a[60] => altsyncram_k6g1:auto_generated.data_a[60]
data_a[61] => altsyncram_k6g1:auto_generated.data_a[61]
data_a[62] => altsyncram_k6g1:auto_generated.data_a[62]
data_a[63] => altsyncram_k6g1:auto_generated.data_a[63]
data_a[64] => altsyncram_k6g1:auto_generated.data_a[64]
data_a[65] => altsyncram_k6g1:auto_generated.data_a[65]
data_a[66] => altsyncram_k6g1:auto_generated.data_a[66]
data_a[67] => altsyncram_k6g1:auto_generated.data_a[67]
data_a[68] => altsyncram_k6g1:auto_generated.data_a[68]
data_a[69] => altsyncram_k6g1:auto_generated.data_a[69]
data_a[70] => altsyncram_k6g1:auto_generated.data_a[70]
data_a[71] => altsyncram_k6g1:auto_generated.data_a[71]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_k6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_k6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_k6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_k6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_k6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_k6g1:auto_generated.address_a[6]
address_a[7] => altsyncram_k6g1:auto_generated.address_a[7]
address_a[8] => altsyncram_k6g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_k6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_k6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_k6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_k6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_k6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_k6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_k6g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_k6g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_k6g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_k6g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_k6g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_k6g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_k6g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_k6g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_k6g1:auto_generated.q_a[15]
q_a[16] <= altsyncram_k6g1:auto_generated.q_a[16]
q_a[17] <= altsyncram_k6g1:auto_generated.q_a[17]
q_a[18] <= altsyncram_k6g1:auto_generated.q_a[18]
q_a[19] <= altsyncram_k6g1:auto_generated.q_a[19]
q_a[20] <= altsyncram_k6g1:auto_generated.q_a[20]
q_a[21] <= altsyncram_k6g1:auto_generated.q_a[21]
q_a[22] <= altsyncram_k6g1:auto_generated.q_a[22]
q_a[23] <= altsyncram_k6g1:auto_generated.q_a[23]
q_a[24] <= altsyncram_k6g1:auto_generated.q_a[24]
q_a[25] <= altsyncram_k6g1:auto_generated.q_a[25]
q_a[26] <= altsyncram_k6g1:auto_generated.q_a[26]
q_a[27] <= altsyncram_k6g1:auto_generated.q_a[27]
q_a[28] <= altsyncram_k6g1:auto_generated.q_a[28]
q_a[29] <= altsyncram_k6g1:auto_generated.q_a[29]
q_a[30] <= altsyncram_k6g1:auto_generated.q_a[30]
q_a[31] <= altsyncram_k6g1:auto_generated.q_a[31]
q_a[32] <= altsyncram_k6g1:auto_generated.q_a[32]
q_a[33] <= altsyncram_k6g1:auto_generated.q_a[33]
q_a[34] <= altsyncram_k6g1:auto_generated.q_a[34]
q_a[35] <= altsyncram_k6g1:auto_generated.q_a[35]
q_a[36] <= altsyncram_k6g1:auto_generated.q_a[36]
q_a[37] <= altsyncram_k6g1:auto_generated.q_a[37]
q_a[38] <= altsyncram_k6g1:auto_generated.q_a[38]
q_a[39] <= altsyncram_k6g1:auto_generated.q_a[39]
q_a[40] <= altsyncram_k6g1:auto_generated.q_a[40]
q_a[41] <= altsyncram_k6g1:auto_generated.q_a[41]
q_a[42] <= altsyncram_k6g1:auto_generated.q_a[42]
q_a[43] <= altsyncram_k6g1:auto_generated.q_a[43]
q_a[44] <= altsyncram_k6g1:auto_generated.q_a[44]
q_a[45] <= altsyncram_k6g1:auto_generated.q_a[45]
q_a[46] <= altsyncram_k6g1:auto_generated.q_a[46]
q_a[47] <= altsyncram_k6g1:auto_generated.q_a[47]
q_a[48] <= altsyncram_k6g1:auto_generated.q_a[48]
q_a[49] <= altsyncram_k6g1:auto_generated.q_a[49]
q_a[50] <= altsyncram_k6g1:auto_generated.q_a[50]
q_a[51] <= altsyncram_k6g1:auto_generated.q_a[51]
q_a[52] <= altsyncram_k6g1:auto_generated.q_a[52]
q_a[53] <= altsyncram_k6g1:auto_generated.q_a[53]
q_a[54] <= altsyncram_k6g1:auto_generated.q_a[54]
q_a[55] <= altsyncram_k6g1:auto_generated.q_a[55]
q_a[56] <= altsyncram_k6g1:auto_generated.q_a[56]
q_a[57] <= altsyncram_k6g1:auto_generated.q_a[57]
q_a[58] <= altsyncram_k6g1:auto_generated.q_a[58]
q_a[59] <= altsyncram_k6g1:auto_generated.q_a[59]
q_a[60] <= altsyncram_k6g1:auto_generated.q_a[60]
q_a[61] <= altsyncram_k6g1:auto_generated.q_a[61]
q_a[62] <= altsyncram_k6g1:auto_generated.q_a[62]
q_a[63] <= altsyncram_k6g1:auto_generated.q_a[63]
q_a[64] <= altsyncram_k6g1:auto_generated.q_a[64]
q_a[65] <= altsyncram_k6g1:auto_generated.q_a[65]
q_a[66] <= altsyncram_k6g1:auto_generated.q_a[66]
q_a[67] <= altsyncram_k6g1:auto_generated.q_a[67]
q_a[68] <= altsyncram_k6g1:auto_generated.q_a[68]
q_a[69] <= altsyncram_k6g1:auto_generated.q_a[69]
q_a[70] <= altsyncram_k6g1:auto_generated.q_a[70]
q_a[71] <= altsyncram_k6g1:auto_generated.q_a[71]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|R3_PVP|d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE


|R3_PVP|memory_arbiter:arbiter_inst
clk => arbiter_p2_ready~reg0.CLK
clk => arbiter_p1_ready~reg0.CLK
clk => memory_p1_wren~reg0.CLK
clk => memory_p1_req~reg0.CLK
clk => burst_offset[0].CLK
clk => burst_offset[1].CLK
clk => burst_offset[2].CLK
clk => memory_p1_to_mem[0]~reg0.CLK
clk => memory_p1_to_mem[1]~reg0.CLK
clk => memory_p1_to_mem[2]~reg0.CLK
clk => memory_p1_to_mem[3]~reg0.CLK
clk => memory_p1_to_mem[4]~reg0.CLK
clk => memory_p1_to_mem[5]~reg0.CLK
clk => memory_p1_to_mem[6]~reg0.CLK
clk => memory_p1_to_mem[7]~reg0.CLK
clk => mem_address_base[0].CLK
clk => mem_address_base[1].CLK
clk => mem_address_base[2].CLK
clk => mem_address_base[3].CLK
clk => mem_address_base[4].CLK
clk => mem_address_base[5].CLK
clk => mem_address_base[6].CLK
clk => mem_address_base[7].CLK
clk => mem_address_base[8].CLK
clk => mem_address_base[9].CLK
clk => mem_address_base[10].CLK
clk => mem_address_base[11].CLK
clk => mem_address_base[12].CLK
clk => mem_address_base[13].CLK
clk => mem_address_base[14].CLK
clk => mem_address_base[15].CLK
clk => mem_address_base[16].CLK
clk => mem_address_base[17].CLK
clk => port2_to_mem[0][0].CLK
clk => port2_to_mem[0][1].CLK
clk => port2_to_mem[0][2].CLK
clk => port2_to_mem[0][3].CLK
clk => port2_to_mem[0][4].CLK
clk => port2_to_mem[0][5].CLK
clk => port2_to_mem[0][6].CLK
clk => port2_to_mem[0][7].CLK
clk => port2_to_mem[1][0].CLK
clk => port2_to_mem[1][1].CLK
clk => port2_to_mem[1][2].CLK
clk => port2_to_mem[1][3].CLK
clk => port2_to_mem[1][4].CLK
clk => port2_to_mem[1][5].CLK
clk => port2_to_mem[1][6].CLK
clk => port2_to_mem[1][7].CLK
clk => port2_to_mem[2][0].CLK
clk => port2_to_mem[2][1].CLK
clk => port2_to_mem[2][2].CLK
clk => port2_to_mem[2][3].CLK
clk => port2_to_mem[2][4].CLK
clk => port2_to_mem[2][5].CLK
clk => port2_to_mem[2][6].CLK
clk => port2_to_mem[2][7].CLK
clk => port2_to_mem[3][0].CLK
clk => port2_to_mem[3][1].CLK
clk => port2_to_mem[3][2].CLK
clk => port2_to_mem[3][3].CLK
clk => port2_to_mem[3][4].CLK
clk => port2_to_mem[3][5].CLK
clk => port2_to_mem[3][6].CLK
clk => port2_to_mem[3][7].CLK
clk => port2_to_mem[4][0].CLK
clk => port2_to_mem[4][1].CLK
clk => port2_to_mem[4][2].CLK
clk => port2_to_mem[4][3].CLK
clk => port2_to_mem[4][4].CLK
clk => port2_to_mem[4][5].CLK
clk => port2_to_mem[4][6].CLK
clk => port2_to_mem[4][7].CLK
clk => port2_to_mem[5][0].CLK
clk => port2_to_mem[5][1].CLK
clk => port2_to_mem[5][2].CLK
clk => port2_to_mem[5][3].CLK
clk => port2_to_mem[5][4].CLK
clk => port2_to_mem[5][5].CLK
clk => port2_to_mem[5][6].CLK
clk => port2_to_mem[5][7].CLK
clk => port2_to_mem[6][0].CLK
clk => port2_to_mem[6][1].CLK
clk => port2_to_mem[6][2].CLK
clk => port2_to_mem[6][3].CLK
clk => port2_to_mem[6][4].CLK
clk => port2_to_mem[6][5].CLK
clk => port2_to_mem[6][6].CLK
clk => port2_to_mem[6][7].CLK
clk => port2_to_mem[7][0].CLK
clk => port2_to_mem[7][1].CLK
clk => port2_to_mem[7][2].CLK
clk => port2_to_mem[7][3].CLK
clk => port2_to_mem[7][4].CLK
clk => port2_to_mem[7][5].CLK
clk => port2_to_mem[7][6].CLK
clk => port2_to_mem[7][7].CLK
clk => port2_from_mem[0][0].CLK
clk => port2_from_mem[0][1].CLK
clk => port2_from_mem[0][2].CLK
clk => port2_from_mem[0][3].CLK
clk => port2_from_mem[0][4].CLK
clk => port2_from_mem[0][5].CLK
clk => port2_from_mem[0][6].CLK
clk => port2_from_mem[0][7].CLK
clk => port2_from_mem[1][0].CLK
clk => port2_from_mem[1][1].CLK
clk => port2_from_mem[1][2].CLK
clk => port2_from_mem[1][3].CLK
clk => port2_from_mem[1][4].CLK
clk => port2_from_mem[1][5].CLK
clk => port2_from_mem[1][6].CLK
clk => port2_from_mem[1][7].CLK
clk => port2_from_mem[2][0].CLK
clk => port2_from_mem[2][1].CLK
clk => port2_from_mem[2][2].CLK
clk => port2_from_mem[2][3].CLK
clk => port2_from_mem[2][4].CLK
clk => port2_from_mem[2][5].CLK
clk => port2_from_mem[2][6].CLK
clk => port2_from_mem[2][7].CLK
clk => port2_from_mem[3][0].CLK
clk => port2_from_mem[3][1].CLK
clk => port2_from_mem[3][2].CLK
clk => port2_from_mem[3][3].CLK
clk => port2_from_mem[3][4].CLK
clk => port2_from_mem[3][5].CLK
clk => port2_from_mem[3][6].CLK
clk => port2_from_mem[3][7].CLK
clk => port2_from_mem[4][0].CLK
clk => port2_from_mem[4][1].CLK
clk => port2_from_mem[4][2].CLK
clk => port2_from_mem[4][3].CLK
clk => port2_from_mem[4][4].CLK
clk => port2_from_mem[4][5].CLK
clk => port2_from_mem[4][6].CLK
clk => port2_from_mem[4][7].CLK
clk => port2_from_mem[5][0].CLK
clk => port2_from_mem[5][1].CLK
clk => port2_from_mem[5][2].CLK
clk => port2_from_mem[5][3].CLK
clk => port2_from_mem[5][4].CLK
clk => port2_from_mem[5][5].CLK
clk => port2_from_mem[5][6].CLK
clk => port2_from_mem[5][7].CLK
clk => port2_from_mem[6][0].CLK
clk => port2_from_mem[6][1].CLK
clk => port2_from_mem[6][2].CLK
clk => port2_from_mem[6][3].CLK
clk => port2_from_mem[6][4].CLK
clk => port2_from_mem[6][5].CLK
clk => port2_from_mem[6][6].CLK
clk => port2_from_mem[6][7].CLK
clk => port2_from_mem[7][0].CLK
clk => port2_from_mem[7][1].CLK
clk => port2_from_mem[7][2].CLK
clk => port2_from_mem[7][3].CLK
clk => port2_from_mem[7][4].CLK
clk => port2_from_mem[7][5].CLK
clk => port2_from_mem[7][6].CLK
clk => port2_from_mem[7][7].CLK
clk => port1_to_mem[0][0].CLK
clk => port1_to_mem[0][1].CLK
clk => port1_to_mem[0][2].CLK
clk => port1_to_mem[0][3].CLK
clk => port1_to_mem[0][4].CLK
clk => port1_to_mem[0][5].CLK
clk => port1_to_mem[0][6].CLK
clk => port1_to_mem[0][7].CLK
clk => port1_to_mem[1][0].CLK
clk => port1_to_mem[1][1].CLK
clk => port1_to_mem[1][2].CLK
clk => port1_to_mem[1][3].CLK
clk => port1_to_mem[1][4].CLK
clk => port1_to_mem[1][5].CLK
clk => port1_to_mem[1][6].CLK
clk => port1_to_mem[1][7].CLK
clk => port1_to_mem[2][0].CLK
clk => port1_to_mem[2][1].CLK
clk => port1_to_mem[2][2].CLK
clk => port1_to_mem[2][3].CLK
clk => port1_to_mem[2][4].CLK
clk => port1_to_mem[2][5].CLK
clk => port1_to_mem[2][6].CLK
clk => port1_to_mem[2][7].CLK
clk => port1_to_mem[3][0].CLK
clk => port1_to_mem[3][1].CLK
clk => port1_to_mem[3][2].CLK
clk => port1_to_mem[3][3].CLK
clk => port1_to_mem[3][4].CLK
clk => port1_to_mem[3][5].CLK
clk => port1_to_mem[3][6].CLK
clk => port1_to_mem[3][7].CLK
clk => port1_to_mem[4][0].CLK
clk => port1_to_mem[4][1].CLK
clk => port1_to_mem[4][2].CLK
clk => port1_to_mem[4][3].CLK
clk => port1_to_mem[4][4].CLK
clk => port1_to_mem[4][5].CLK
clk => port1_to_mem[4][6].CLK
clk => port1_to_mem[4][7].CLK
clk => port1_to_mem[5][0].CLK
clk => port1_to_mem[5][1].CLK
clk => port1_to_mem[5][2].CLK
clk => port1_to_mem[5][3].CLK
clk => port1_to_mem[5][4].CLK
clk => port1_to_mem[5][5].CLK
clk => port1_to_mem[5][6].CLK
clk => port1_to_mem[5][7].CLK
clk => port1_to_mem[6][0].CLK
clk => port1_to_mem[6][1].CLK
clk => port1_to_mem[6][2].CLK
clk => port1_to_mem[6][3].CLK
clk => port1_to_mem[6][4].CLK
clk => port1_to_mem[6][5].CLK
clk => port1_to_mem[6][6].CLK
clk => port1_to_mem[6][7].CLK
clk => port1_to_mem[7][0].CLK
clk => port1_to_mem[7][1].CLK
clk => port1_to_mem[7][2].CLK
clk => port1_to_mem[7][3].CLK
clk => port1_to_mem[7][4].CLK
clk => port1_to_mem[7][5].CLK
clk => port1_to_mem[7][6].CLK
clk => port1_to_mem[7][7].CLK
clk => port1_from_mem[0][0].CLK
clk => port1_from_mem[0][1].CLK
clk => port1_from_mem[0][2].CLK
clk => port1_from_mem[0][3].CLK
clk => port1_from_mem[0][4].CLK
clk => port1_from_mem[0][5].CLK
clk => port1_from_mem[0][6].CLK
clk => port1_from_mem[0][7].CLK
clk => port1_from_mem[1][0].CLK
clk => port1_from_mem[1][1].CLK
clk => port1_from_mem[1][2].CLK
clk => port1_from_mem[1][3].CLK
clk => port1_from_mem[1][4].CLK
clk => port1_from_mem[1][5].CLK
clk => port1_from_mem[1][6].CLK
clk => port1_from_mem[1][7].CLK
clk => port1_from_mem[2][0].CLK
clk => port1_from_mem[2][1].CLK
clk => port1_from_mem[2][2].CLK
clk => port1_from_mem[2][3].CLK
clk => port1_from_mem[2][4].CLK
clk => port1_from_mem[2][5].CLK
clk => port1_from_mem[2][6].CLK
clk => port1_from_mem[2][7].CLK
clk => port1_from_mem[3][0].CLK
clk => port1_from_mem[3][1].CLK
clk => port1_from_mem[3][2].CLK
clk => port1_from_mem[3][3].CLK
clk => port1_from_mem[3][4].CLK
clk => port1_from_mem[3][5].CLK
clk => port1_from_mem[3][6].CLK
clk => port1_from_mem[3][7].CLK
clk => port1_from_mem[4][0].CLK
clk => port1_from_mem[4][1].CLK
clk => port1_from_mem[4][2].CLK
clk => port1_from_mem[4][3].CLK
clk => port1_from_mem[4][4].CLK
clk => port1_from_mem[4][5].CLK
clk => port1_from_mem[4][6].CLK
clk => port1_from_mem[4][7].CLK
clk => port1_from_mem[5][0].CLK
clk => port1_from_mem[5][1].CLK
clk => port1_from_mem[5][2].CLK
clk => port1_from_mem[5][3].CLK
clk => port1_from_mem[5][4].CLK
clk => port1_from_mem[5][5].CLK
clk => port1_from_mem[5][6].CLK
clk => port1_from_mem[5][7].CLK
clk => port1_from_mem[6][0].CLK
clk => port1_from_mem[6][1].CLK
clk => port1_from_mem[6][2].CLK
clk => port1_from_mem[6][3].CLK
clk => port1_from_mem[6][4].CLK
clk => port1_from_mem[6][5].CLK
clk => port1_from_mem[6][6].CLK
clk => port1_from_mem[6][7].CLK
clk => port1_from_mem[7][0].CLK
clk => port1_from_mem[7][1].CLK
clk => port1_from_mem[7][2].CLK
clk => port1_from_mem[7][3].CLK
clk => port1_from_mem[7][4].CLK
clk => port1_from_mem[7][5].CLK
clk => port1_from_mem[7][6].CLK
clk => port1_from_mem[7][7].CLK
clk => prev_p2_req.CLK
clk => prev_p1_req.CLK
clk => p2_req_flag.CLK
clk => p1_req_flag.CLK
clk => state~6.DATAIN
rst => arbiter_p2_ready~reg0.ACLR
rst => arbiter_p1_ready~reg0.ACLR
rst => memory_p1_wren~reg0.ACLR
rst => memory_p1_req~reg0.ACLR
rst => burst_offset[0].ACLR
rst => burst_offset[1].ACLR
rst => burst_offset[2].ACLR
rst => memory_p1_to_mem[0]~reg0.ACLR
rst => memory_p1_to_mem[1]~reg0.ACLR
rst => memory_p1_to_mem[2]~reg0.ACLR
rst => memory_p1_to_mem[3]~reg0.ACLR
rst => memory_p1_to_mem[4]~reg0.ACLR
rst => memory_p1_to_mem[5]~reg0.ACLR
rst => memory_p1_to_mem[6]~reg0.ACLR
rst => memory_p1_to_mem[7]~reg0.ACLR
rst => mem_address_base[0].ACLR
rst => mem_address_base[1].ACLR
rst => mem_address_base[2].ACLR
rst => mem_address_base[3].ACLR
rst => mem_address_base[4].ACLR
rst => mem_address_base[5].ACLR
rst => mem_address_base[6].ACLR
rst => mem_address_base[7].ACLR
rst => mem_address_base[8].ACLR
rst => mem_address_base[9].ACLR
rst => mem_address_base[10].ACLR
rst => mem_address_base[11].ACLR
rst => mem_address_base[12].ACLR
rst => mem_address_base[13].ACLR
rst => mem_address_base[14].ACLR
rst => mem_address_base[15].ACLR
rst => mem_address_base[16].ACLR
rst => mem_address_base[17].ACLR
rst => port2_to_mem[0][0].ACLR
rst => port2_to_mem[0][1].ACLR
rst => port2_to_mem[0][2].ACLR
rst => port2_to_mem[0][3].ACLR
rst => port2_to_mem[0][4].ACLR
rst => port2_to_mem[0][5].ACLR
rst => port2_to_mem[0][6].ACLR
rst => port2_to_mem[0][7].ACLR
rst => port2_to_mem[1][0].ACLR
rst => port2_to_mem[1][1].ACLR
rst => port2_to_mem[1][2].ACLR
rst => port2_to_mem[1][3].ACLR
rst => port2_to_mem[1][4].ACLR
rst => port2_to_mem[1][5].ACLR
rst => port2_to_mem[1][6].ACLR
rst => port2_to_mem[1][7].ACLR
rst => port2_to_mem[2][0].ACLR
rst => port2_to_mem[2][1].ACLR
rst => port2_to_mem[2][2].ACLR
rst => port2_to_mem[2][3].ACLR
rst => port2_to_mem[2][4].ACLR
rst => port2_to_mem[2][5].ACLR
rst => port2_to_mem[2][6].ACLR
rst => port2_to_mem[2][7].ACLR
rst => port2_to_mem[3][0].ACLR
rst => port2_to_mem[3][1].ACLR
rst => port2_to_mem[3][2].ACLR
rst => port2_to_mem[3][3].ACLR
rst => port2_to_mem[3][4].ACLR
rst => port2_to_mem[3][5].ACLR
rst => port2_to_mem[3][6].ACLR
rst => port2_to_mem[3][7].ACLR
rst => port2_to_mem[4][0].ACLR
rst => port2_to_mem[4][1].ACLR
rst => port2_to_mem[4][2].ACLR
rst => port2_to_mem[4][3].ACLR
rst => port2_to_mem[4][4].ACLR
rst => port2_to_mem[4][5].ACLR
rst => port2_to_mem[4][6].ACLR
rst => port2_to_mem[4][7].ACLR
rst => port2_to_mem[5][0].ACLR
rst => port2_to_mem[5][1].ACLR
rst => port2_to_mem[5][2].ACLR
rst => port2_to_mem[5][3].ACLR
rst => port2_to_mem[5][4].ACLR
rst => port2_to_mem[5][5].ACLR
rst => port2_to_mem[5][6].ACLR
rst => port2_to_mem[5][7].ACLR
rst => port2_to_mem[6][0].ACLR
rst => port2_to_mem[6][1].ACLR
rst => port2_to_mem[6][2].ACLR
rst => port2_to_mem[6][3].ACLR
rst => port2_to_mem[6][4].ACLR
rst => port2_to_mem[6][5].ACLR
rst => port2_to_mem[6][6].ACLR
rst => port2_to_mem[6][7].ACLR
rst => port2_to_mem[7][0].ACLR
rst => port2_to_mem[7][1].ACLR
rst => port2_to_mem[7][2].ACLR
rst => port2_to_mem[7][3].ACLR
rst => port2_to_mem[7][4].ACLR
rst => port2_to_mem[7][5].ACLR
rst => port2_to_mem[7][6].ACLR
rst => port2_to_mem[7][7].ACLR
rst => port2_from_mem[0][0].ACLR
rst => port2_from_mem[0][1].ACLR
rst => port2_from_mem[0][2].ACLR
rst => port2_from_mem[0][3].ACLR
rst => port2_from_mem[0][4].ACLR
rst => port2_from_mem[0][5].ACLR
rst => port2_from_mem[0][6].ACLR
rst => port2_from_mem[0][7].ACLR
rst => port2_from_mem[1][0].ACLR
rst => port2_from_mem[1][1].ACLR
rst => port2_from_mem[1][2].ACLR
rst => port2_from_mem[1][3].ACLR
rst => port2_from_mem[1][4].ACLR
rst => port2_from_mem[1][5].ACLR
rst => port2_from_mem[1][6].ACLR
rst => port2_from_mem[1][7].ACLR
rst => port2_from_mem[2][0].ACLR
rst => port2_from_mem[2][1].ACLR
rst => port2_from_mem[2][2].ACLR
rst => port2_from_mem[2][3].ACLR
rst => port2_from_mem[2][4].ACLR
rst => port2_from_mem[2][5].ACLR
rst => port2_from_mem[2][6].ACLR
rst => port2_from_mem[2][7].ACLR
rst => port2_from_mem[3][0].ACLR
rst => port2_from_mem[3][1].ACLR
rst => port2_from_mem[3][2].ACLR
rst => port2_from_mem[3][3].ACLR
rst => port2_from_mem[3][4].ACLR
rst => port2_from_mem[3][5].ACLR
rst => port2_from_mem[3][6].ACLR
rst => port2_from_mem[3][7].ACLR
rst => port2_from_mem[4][0].ACLR
rst => port2_from_mem[4][1].ACLR
rst => port2_from_mem[4][2].ACLR
rst => port2_from_mem[4][3].ACLR
rst => port2_from_mem[4][4].ACLR
rst => port2_from_mem[4][5].ACLR
rst => port2_from_mem[4][6].ACLR
rst => port2_from_mem[4][7].ACLR
rst => port2_from_mem[5][0].ACLR
rst => port2_from_mem[5][1].ACLR
rst => port2_from_mem[5][2].ACLR
rst => port2_from_mem[5][3].ACLR
rst => port2_from_mem[5][4].ACLR
rst => port2_from_mem[5][5].ACLR
rst => port2_from_mem[5][6].ACLR
rst => port2_from_mem[5][7].ACLR
rst => port2_from_mem[6][0].ACLR
rst => port2_from_mem[6][1].ACLR
rst => port2_from_mem[6][2].ACLR
rst => port2_from_mem[6][3].ACLR
rst => port2_from_mem[6][4].ACLR
rst => port2_from_mem[6][5].ACLR
rst => port2_from_mem[6][6].ACLR
rst => port2_from_mem[6][7].ACLR
rst => port2_from_mem[7][0].ACLR
rst => port2_from_mem[7][1].ACLR
rst => port2_from_mem[7][2].ACLR
rst => port2_from_mem[7][3].ACLR
rst => port2_from_mem[7][4].ACLR
rst => port2_from_mem[7][5].ACLR
rst => port2_from_mem[7][6].ACLR
rst => port2_from_mem[7][7].ACLR
rst => port1_to_mem[0][0].ACLR
rst => port1_to_mem[0][1].ACLR
rst => port1_to_mem[0][2].ACLR
rst => port1_to_mem[0][3].ACLR
rst => port1_to_mem[0][4].ACLR
rst => port1_to_mem[0][5].ACLR
rst => port1_to_mem[0][6].ACLR
rst => port1_to_mem[0][7].ACLR
rst => port1_to_mem[1][0].ACLR
rst => port1_to_mem[1][1].ACLR
rst => port1_to_mem[1][2].ACLR
rst => port1_to_mem[1][3].ACLR
rst => port1_to_mem[1][4].ACLR
rst => port1_to_mem[1][5].ACLR
rst => port1_to_mem[1][6].ACLR
rst => port1_to_mem[1][7].ACLR
rst => port1_to_mem[2][0].ACLR
rst => port1_to_mem[2][1].ACLR
rst => port1_to_mem[2][2].ACLR
rst => port1_to_mem[2][3].ACLR
rst => port1_to_mem[2][4].ACLR
rst => port1_to_mem[2][5].ACLR
rst => port1_to_mem[2][6].ACLR
rst => port1_to_mem[2][7].ACLR
rst => port1_to_mem[3][0].ACLR
rst => port1_to_mem[3][1].ACLR
rst => port1_to_mem[3][2].ACLR
rst => port1_to_mem[3][3].ACLR
rst => port1_to_mem[3][4].ACLR
rst => port1_to_mem[3][5].ACLR
rst => port1_to_mem[3][6].ACLR
rst => port1_to_mem[3][7].ACLR
rst => port1_to_mem[4][0].ACLR
rst => port1_to_mem[4][1].ACLR
rst => port1_to_mem[4][2].ACLR
rst => port1_to_mem[4][3].ACLR
rst => port1_to_mem[4][4].ACLR
rst => port1_to_mem[4][5].ACLR
rst => port1_to_mem[4][6].ACLR
rst => port1_to_mem[4][7].ACLR
rst => port1_to_mem[5][0].ACLR
rst => port1_to_mem[5][1].ACLR
rst => port1_to_mem[5][2].ACLR
rst => port1_to_mem[5][3].ACLR
rst => port1_to_mem[5][4].ACLR
rst => port1_to_mem[5][5].ACLR
rst => port1_to_mem[5][6].ACLR
rst => port1_to_mem[5][7].ACLR
rst => port1_to_mem[6][0].ACLR
rst => port1_to_mem[6][1].ACLR
rst => port1_to_mem[6][2].ACLR
rst => port1_to_mem[6][3].ACLR
rst => port1_to_mem[6][4].ACLR
rst => port1_to_mem[6][5].ACLR
rst => port1_to_mem[6][6].ACLR
rst => port1_to_mem[6][7].ACLR
rst => port1_to_mem[7][0].ACLR
rst => port1_to_mem[7][1].ACLR
rst => port1_to_mem[7][2].ACLR
rst => port1_to_mem[7][3].ACLR
rst => port1_to_mem[7][4].ACLR
rst => port1_to_mem[7][5].ACLR
rst => port1_to_mem[7][6].ACLR
rst => port1_to_mem[7][7].ACLR
rst => port1_from_mem[0][0].ACLR
rst => port1_from_mem[0][1].ACLR
rst => port1_from_mem[0][2].ACLR
rst => port1_from_mem[0][3].ACLR
rst => port1_from_mem[0][4].ACLR
rst => port1_from_mem[0][5].ACLR
rst => port1_from_mem[0][6].ACLR
rst => port1_from_mem[0][7].ACLR
rst => port1_from_mem[1][0].ACLR
rst => port1_from_mem[1][1].ACLR
rst => port1_from_mem[1][2].ACLR
rst => port1_from_mem[1][3].ACLR
rst => port1_from_mem[1][4].ACLR
rst => port1_from_mem[1][5].ACLR
rst => port1_from_mem[1][6].ACLR
rst => port1_from_mem[1][7].ACLR
rst => port1_from_mem[2][0].ACLR
rst => port1_from_mem[2][1].ACLR
rst => port1_from_mem[2][2].ACLR
rst => port1_from_mem[2][3].ACLR
rst => port1_from_mem[2][4].ACLR
rst => port1_from_mem[2][5].ACLR
rst => port1_from_mem[2][6].ACLR
rst => port1_from_mem[2][7].ACLR
rst => port1_from_mem[3][0].ACLR
rst => port1_from_mem[3][1].ACLR
rst => port1_from_mem[3][2].ACLR
rst => port1_from_mem[3][3].ACLR
rst => port1_from_mem[3][4].ACLR
rst => port1_from_mem[3][5].ACLR
rst => port1_from_mem[3][6].ACLR
rst => port1_from_mem[3][7].ACLR
rst => port1_from_mem[4][0].ACLR
rst => port1_from_mem[4][1].ACLR
rst => port1_from_mem[4][2].ACLR
rst => port1_from_mem[4][3].ACLR
rst => port1_from_mem[4][4].ACLR
rst => port1_from_mem[4][5].ACLR
rst => port1_from_mem[4][6].ACLR
rst => port1_from_mem[4][7].ACLR
rst => port1_from_mem[5][0].ACLR
rst => port1_from_mem[5][1].ACLR
rst => port1_from_mem[5][2].ACLR
rst => port1_from_mem[5][3].ACLR
rst => port1_from_mem[5][4].ACLR
rst => port1_from_mem[5][5].ACLR
rst => port1_from_mem[5][6].ACLR
rst => port1_from_mem[5][7].ACLR
rst => port1_from_mem[6][0].ACLR
rst => port1_from_mem[6][1].ACLR
rst => port1_from_mem[6][2].ACLR
rst => port1_from_mem[6][3].ACLR
rst => port1_from_mem[6][4].ACLR
rst => port1_from_mem[6][5].ACLR
rst => port1_from_mem[6][6].ACLR
rst => port1_from_mem[6][7].ACLR
rst => port1_from_mem[7][0].ACLR
rst => port1_from_mem[7][1].ACLR
rst => port1_from_mem[7][2].ACLR
rst => port1_from_mem[7][3].ACLR
rst => port1_from_mem[7][4].ACLR
rst => port1_from_mem[7][5].ACLR
rst => port1_from_mem[7][6].ACLR
rst => port1_from_mem[7][7].ACLR
rst => prev_p2_req.ACLR
rst => prev_p1_req.ACLR
rst => p2_req_flag.ACLR
rst => p1_req_flag.ACLR
rst => state~8.DATAIN
arbiter_p1_address[0] => mem_address_base.DATAB
arbiter_p1_address[1] => mem_address_base.DATAB
arbiter_p1_address[2] => mem_address_base.DATAB
arbiter_p1_address[3] => mem_address_base.DATAB
arbiter_p1_address[4] => mem_address_base.DATAB
arbiter_p1_address[5] => mem_address_base.DATAB
arbiter_p1_address[6] => mem_address_base.DATAB
arbiter_p1_address[7] => mem_address_base.DATAB
arbiter_p1_address[8] => mem_address_base.DATAB
arbiter_p1_address[9] => mem_address_base.DATAB
arbiter_p1_address[10] => mem_address_base.DATAB
arbiter_p1_address[11] => mem_address_base.DATAB
arbiter_p1_address[12] => mem_address_base.DATAB
arbiter_p1_address[13] => mem_address_base.DATAB
arbiter_p1_address[14] => mem_address_base.DATAB
arbiter_p1_address[15] => mem_address_base.DATAB
arbiter_p1_address[16] => mem_address_base.DATAB
arbiter_p1_address[17] => mem_address_base.DATAB
arbiter_p1_to_mem[0] => port1_to_mem.DATAB
arbiter_p1_to_mem[1] => port1_to_mem.DATAB
arbiter_p1_to_mem[2] => port1_to_mem.DATAB
arbiter_p1_to_mem[3] => port1_to_mem.DATAB
arbiter_p1_to_mem[4] => port1_to_mem.DATAB
arbiter_p1_to_mem[5] => port1_to_mem.DATAB
arbiter_p1_to_mem[6] => port1_to_mem.DATAB
arbiter_p1_to_mem[7] => port1_to_mem.DATAB
arbiter_p1_to_mem[8] => port1_to_mem.DATAB
arbiter_p1_to_mem[9] => port1_to_mem.DATAB
arbiter_p1_to_mem[10] => port1_to_mem.DATAB
arbiter_p1_to_mem[11] => port1_to_mem.DATAB
arbiter_p1_to_mem[12] => port1_to_mem.DATAB
arbiter_p1_to_mem[13] => port1_to_mem.DATAB
arbiter_p1_to_mem[14] => port1_to_mem.DATAB
arbiter_p1_to_mem[15] => port1_to_mem.DATAB
arbiter_p1_to_mem[16] => port1_to_mem.DATAB
arbiter_p1_to_mem[17] => port1_to_mem.DATAB
arbiter_p1_to_mem[18] => port1_to_mem.DATAB
arbiter_p1_to_mem[19] => port1_to_mem.DATAB
arbiter_p1_to_mem[20] => port1_to_mem.DATAB
arbiter_p1_to_mem[21] => port1_to_mem.DATAB
arbiter_p1_to_mem[22] => port1_to_mem.DATAB
arbiter_p1_to_mem[23] => port1_to_mem.DATAB
arbiter_p1_to_mem[24] => port1_to_mem.DATAB
arbiter_p1_to_mem[25] => port1_to_mem.DATAB
arbiter_p1_to_mem[26] => port1_to_mem.DATAB
arbiter_p1_to_mem[27] => port1_to_mem.DATAB
arbiter_p1_to_mem[28] => port1_to_mem.DATAB
arbiter_p1_to_mem[29] => port1_to_mem.DATAB
arbiter_p1_to_mem[30] => port1_to_mem.DATAB
arbiter_p1_to_mem[31] => port1_to_mem.DATAB
arbiter_p1_to_mem[32] => port1_to_mem.DATAB
arbiter_p1_to_mem[33] => port1_to_mem.DATAB
arbiter_p1_to_mem[34] => port1_to_mem.DATAB
arbiter_p1_to_mem[35] => port1_to_mem.DATAB
arbiter_p1_to_mem[36] => port1_to_mem.DATAB
arbiter_p1_to_mem[37] => port1_to_mem.DATAB
arbiter_p1_to_mem[38] => port1_to_mem.DATAB
arbiter_p1_to_mem[39] => port1_to_mem.DATAB
arbiter_p1_to_mem[40] => port1_to_mem.DATAB
arbiter_p1_to_mem[41] => port1_to_mem.DATAB
arbiter_p1_to_mem[42] => port1_to_mem.DATAB
arbiter_p1_to_mem[43] => port1_to_mem.DATAB
arbiter_p1_to_mem[44] => port1_to_mem.DATAB
arbiter_p1_to_mem[45] => port1_to_mem.DATAB
arbiter_p1_to_mem[46] => port1_to_mem.DATAB
arbiter_p1_to_mem[47] => port1_to_mem.DATAB
arbiter_p1_to_mem[48] => port1_to_mem.DATAB
arbiter_p1_to_mem[49] => port1_to_mem.DATAB
arbiter_p1_to_mem[50] => port1_to_mem.DATAB
arbiter_p1_to_mem[51] => port1_to_mem.DATAB
arbiter_p1_to_mem[52] => port1_to_mem.DATAB
arbiter_p1_to_mem[53] => port1_to_mem.DATAB
arbiter_p1_to_mem[54] => port1_to_mem.DATAB
arbiter_p1_to_mem[55] => port1_to_mem.DATAB
arbiter_p1_to_mem[56] => port1_to_mem.DATAB
arbiter_p1_to_mem[57] => port1_to_mem.DATAB
arbiter_p1_to_mem[58] => port1_to_mem.DATAB
arbiter_p1_to_mem[59] => port1_to_mem.DATAB
arbiter_p1_to_mem[60] => port1_to_mem.DATAB
arbiter_p1_to_mem[61] => port1_to_mem.DATAB
arbiter_p1_to_mem[62] => port1_to_mem.DATAB
arbiter_p1_to_mem[63] => port1_to_mem.DATAB
arbiter_p1_from_mem[0] <= port1_from_mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[1] <= port1_from_mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[2] <= port1_from_mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[3] <= port1_from_mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[4] <= port1_from_mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[5] <= port1_from_mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[6] <= port1_from_mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[7] <= port1_from_mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[8] <= port1_from_mem[1][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[9] <= port1_from_mem[1][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[10] <= port1_from_mem[1][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[11] <= port1_from_mem[1][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[12] <= port1_from_mem[1][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[13] <= port1_from_mem[1][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[14] <= port1_from_mem[1][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[15] <= port1_from_mem[1][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[16] <= port1_from_mem[2][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[17] <= port1_from_mem[2][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[18] <= port1_from_mem[2][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[19] <= port1_from_mem[2][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[20] <= port1_from_mem[2][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[21] <= port1_from_mem[2][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[22] <= port1_from_mem[2][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[23] <= port1_from_mem[2][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[24] <= port1_from_mem[3][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[25] <= port1_from_mem[3][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[26] <= port1_from_mem[3][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[27] <= port1_from_mem[3][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[28] <= port1_from_mem[3][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[29] <= port1_from_mem[3][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[30] <= port1_from_mem[3][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[31] <= port1_from_mem[3][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[32] <= port1_from_mem[4][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[33] <= port1_from_mem[4][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[34] <= port1_from_mem[4][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[35] <= port1_from_mem[4][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[36] <= port1_from_mem[4][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[37] <= port1_from_mem[4][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[38] <= port1_from_mem[4][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[39] <= port1_from_mem[4][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[40] <= port1_from_mem[5][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[41] <= port1_from_mem[5][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[42] <= port1_from_mem[5][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[43] <= port1_from_mem[5][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[44] <= port1_from_mem[5][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[45] <= port1_from_mem[5][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[46] <= port1_from_mem[5][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[47] <= port1_from_mem[5][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[48] <= port1_from_mem[6][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[49] <= port1_from_mem[6][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[50] <= port1_from_mem[6][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[51] <= port1_from_mem[6][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[52] <= port1_from_mem[6][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[53] <= port1_from_mem[6][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[54] <= port1_from_mem[6][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[55] <= port1_from_mem[6][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[56] <= port1_from_mem[7][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[57] <= port1_from_mem[7][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[58] <= port1_from_mem[7][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[59] <= port1_from_mem[7][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[60] <= port1_from_mem[7][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[61] <= port1_from_mem[7][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[62] <= port1_from_mem[7][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_from_mem[63] <= port1_from_mem[7][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p1_req => always0.IN1
arbiter_p1_req => prev_p1_req.DATAIN
arbiter_p1_wren => memory_p1_wren.DATAB
arbiter_p1_wren => state.DATAB
arbiter_p1_wren => state.DATAB
arbiter_p1_ready <= arbiter_p1_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_address[0] => mem_address_base.DATAB
arbiter_p2_address[1] => mem_address_base.DATAB
arbiter_p2_address[2] => mem_address_base.DATAB
arbiter_p2_address[3] => mem_address_base.DATAB
arbiter_p2_address[4] => mem_address_base.DATAB
arbiter_p2_address[5] => mem_address_base.DATAB
arbiter_p2_address[6] => mem_address_base.DATAB
arbiter_p2_address[7] => mem_address_base.DATAB
arbiter_p2_address[8] => mem_address_base.DATAB
arbiter_p2_address[9] => mem_address_base.DATAB
arbiter_p2_address[10] => mem_address_base.DATAB
arbiter_p2_address[11] => mem_address_base.DATAB
arbiter_p2_address[12] => mem_address_base.DATAB
arbiter_p2_address[13] => mem_address_base.DATAB
arbiter_p2_address[14] => mem_address_base.DATAB
arbiter_p2_address[15] => mem_address_base.DATAB
arbiter_p2_address[16] => mem_address_base.DATAB
arbiter_p2_address[17] => mem_address_base.DATAB
arbiter_p2_to_mem[0] => port2_to_mem.DATAB
arbiter_p2_to_mem[1] => port2_to_mem.DATAB
arbiter_p2_to_mem[2] => port2_to_mem.DATAB
arbiter_p2_to_mem[3] => port2_to_mem.DATAB
arbiter_p2_to_mem[4] => port2_to_mem.DATAB
arbiter_p2_to_mem[5] => port2_to_mem.DATAB
arbiter_p2_to_mem[6] => port2_to_mem.DATAB
arbiter_p2_to_mem[7] => port2_to_mem.DATAB
arbiter_p2_to_mem[8] => port2_to_mem.DATAB
arbiter_p2_to_mem[9] => port2_to_mem.DATAB
arbiter_p2_to_mem[10] => port2_to_mem.DATAB
arbiter_p2_to_mem[11] => port2_to_mem.DATAB
arbiter_p2_to_mem[12] => port2_to_mem.DATAB
arbiter_p2_to_mem[13] => port2_to_mem.DATAB
arbiter_p2_to_mem[14] => port2_to_mem.DATAB
arbiter_p2_to_mem[15] => port2_to_mem.DATAB
arbiter_p2_to_mem[16] => port2_to_mem.DATAB
arbiter_p2_to_mem[17] => port2_to_mem.DATAB
arbiter_p2_to_mem[18] => port2_to_mem.DATAB
arbiter_p2_to_mem[19] => port2_to_mem.DATAB
arbiter_p2_to_mem[20] => port2_to_mem.DATAB
arbiter_p2_to_mem[21] => port2_to_mem.DATAB
arbiter_p2_to_mem[22] => port2_to_mem.DATAB
arbiter_p2_to_mem[23] => port2_to_mem.DATAB
arbiter_p2_to_mem[24] => port2_to_mem.DATAB
arbiter_p2_to_mem[25] => port2_to_mem.DATAB
arbiter_p2_to_mem[26] => port2_to_mem.DATAB
arbiter_p2_to_mem[27] => port2_to_mem.DATAB
arbiter_p2_to_mem[28] => port2_to_mem.DATAB
arbiter_p2_to_mem[29] => port2_to_mem.DATAB
arbiter_p2_to_mem[30] => port2_to_mem.DATAB
arbiter_p2_to_mem[31] => port2_to_mem.DATAB
arbiter_p2_to_mem[32] => port2_to_mem.DATAB
arbiter_p2_to_mem[33] => port2_to_mem.DATAB
arbiter_p2_to_mem[34] => port2_to_mem.DATAB
arbiter_p2_to_mem[35] => port2_to_mem.DATAB
arbiter_p2_to_mem[36] => port2_to_mem.DATAB
arbiter_p2_to_mem[37] => port2_to_mem.DATAB
arbiter_p2_to_mem[38] => port2_to_mem.DATAB
arbiter_p2_to_mem[39] => port2_to_mem.DATAB
arbiter_p2_to_mem[40] => port2_to_mem.DATAB
arbiter_p2_to_mem[41] => port2_to_mem.DATAB
arbiter_p2_to_mem[42] => port2_to_mem.DATAB
arbiter_p2_to_mem[43] => port2_to_mem.DATAB
arbiter_p2_to_mem[44] => port2_to_mem.DATAB
arbiter_p2_to_mem[45] => port2_to_mem.DATAB
arbiter_p2_to_mem[46] => port2_to_mem.DATAB
arbiter_p2_to_mem[47] => port2_to_mem.DATAB
arbiter_p2_to_mem[48] => port2_to_mem.DATAB
arbiter_p2_to_mem[49] => port2_to_mem.DATAB
arbiter_p2_to_mem[50] => port2_to_mem.DATAB
arbiter_p2_to_mem[51] => port2_to_mem.DATAB
arbiter_p2_to_mem[52] => port2_to_mem.DATAB
arbiter_p2_to_mem[53] => port2_to_mem.DATAB
arbiter_p2_to_mem[54] => port2_to_mem.DATAB
arbiter_p2_to_mem[55] => port2_to_mem.DATAB
arbiter_p2_to_mem[56] => port2_to_mem.DATAB
arbiter_p2_to_mem[57] => port2_to_mem.DATAB
arbiter_p2_to_mem[58] => port2_to_mem.DATAB
arbiter_p2_to_mem[59] => port2_to_mem.DATAB
arbiter_p2_to_mem[60] => port2_to_mem.DATAB
arbiter_p2_to_mem[61] => port2_to_mem.DATAB
arbiter_p2_to_mem[62] => port2_to_mem.DATAB
arbiter_p2_to_mem[63] => port2_to_mem.DATAB
arbiter_p2_from_mem[0] <= port2_from_mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[1] <= port2_from_mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[2] <= port2_from_mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[3] <= port2_from_mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[4] <= port2_from_mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[5] <= port2_from_mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[6] <= port2_from_mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[7] <= port2_from_mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[8] <= port2_from_mem[1][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[9] <= port2_from_mem[1][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[10] <= port2_from_mem[1][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[11] <= port2_from_mem[1][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[12] <= port2_from_mem[1][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[13] <= port2_from_mem[1][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[14] <= port2_from_mem[1][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[15] <= port2_from_mem[1][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[16] <= port2_from_mem[2][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[17] <= port2_from_mem[2][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[18] <= port2_from_mem[2][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[19] <= port2_from_mem[2][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[20] <= port2_from_mem[2][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[21] <= port2_from_mem[2][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[22] <= port2_from_mem[2][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[23] <= port2_from_mem[2][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[24] <= port2_from_mem[3][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[25] <= port2_from_mem[3][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[26] <= port2_from_mem[3][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[27] <= port2_from_mem[3][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[28] <= port2_from_mem[3][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[29] <= port2_from_mem[3][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[30] <= port2_from_mem[3][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[31] <= port2_from_mem[3][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[32] <= port2_from_mem[4][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[33] <= port2_from_mem[4][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[34] <= port2_from_mem[4][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[35] <= port2_from_mem[4][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[36] <= port2_from_mem[4][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[37] <= port2_from_mem[4][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[38] <= port2_from_mem[4][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[39] <= port2_from_mem[4][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[40] <= port2_from_mem[5][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[41] <= port2_from_mem[5][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[42] <= port2_from_mem[5][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[43] <= port2_from_mem[5][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[44] <= port2_from_mem[5][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[45] <= port2_from_mem[5][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[46] <= port2_from_mem[5][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[47] <= port2_from_mem[5][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[48] <= port2_from_mem[6][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[49] <= port2_from_mem[6][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[50] <= port2_from_mem[6][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[51] <= port2_from_mem[6][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[52] <= port2_from_mem[6][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[53] <= port2_from_mem[6][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[54] <= port2_from_mem[6][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[55] <= port2_from_mem[6][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[56] <= port2_from_mem[7][0].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[57] <= port2_from_mem[7][1].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[58] <= port2_from_mem[7][2].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[59] <= port2_from_mem[7][3].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[60] <= port2_from_mem[7][4].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[61] <= port2_from_mem[7][5].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[62] <= port2_from_mem[7][6].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_from_mem[63] <= port2_from_mem[7][7].DB_MAX_OUTPUT_PORT_TYPE
arbiter_p2_req => always0.IN1
arbiter_p2_req => prev_p2_req.DATAIN
arbiter_p2_wren => memory_p1_wren.DATAB
arbiter_p2_wren => state.DATAB
arbiter_p2_wren => state.DATAB
arbiter_p2_ready <= arbiter_p2_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_from_mem[0] => port1_from_mem.DATAB
memory_from_mem[0] => port1_from_mem.DATAB
memory_from_mem[0] => port1_from_mem.DATAB
memory_from_mem[0] => port1_from_mem.DATAB
memory_from_mem[0] => port1_from_mem.DATAB
memory_from_mem[0] => port1_from_mem.DATAB
memory_from_mem[0] => port1_from_mem.DATAB
memory_from_mem[0] => port1_from_mem.DATAB
memory_from_mem[0] => port2_from_mem.DATAB
memory_from_mem[0] => port2_from_mem.DATAB
memory_from_mem[0] => port2_from_mem.DATAB
memory_from_mem[0] => port2_from_mem.DATAB
memory_from_mem[0] => port2_from_mem.DATAB
memory_from_mem[0] => port2_from_mem.DATAB
memory_from_mem[0] => port2_from_mem.DATAB
memory_from_mem[0] => port2_from_mem.DATAB
memory_from_mem[1] => port1_from_mem.DATAB
memory_from_mem[1] => port1_from_mem.DATAB
memory_from_mem[1] => port1_from_mem.DATAB
memory_from_mem[1] => port1_from_mem.DATAB
memory_from_mem[1] => port1_from_mem.DATAB
memory_from_mem[1] => port1_from_mem.DATAB
memory_from_mem[1] => port1_from_mem.DATAB
memory_from_mem[1] => port1_from_mem.DATAB
memory_from_mem[1] => port2_from_mem.DATAB
memory_from_mem[1] => port2_from_mem.DATAB
memory_from_mem[1] => port2_from_mem.DATAB
memory_from_mem[1] => port2_from_mem.DATAB
memory_from_mem[1] => port2_from_mem.DATAB
memory_from_mem[1] => port2_from_mem.DATAB
memory_from_mem[1] => port2_from_mem.DATAB
memory_from_mem[1] => port2_from_mem.DATAB
memory_from_mem[2] => port1_from_mem.DATAB
memory_from_mem[2] => port1_from_mem.DATAB
memory_from_mem[2] => port1_from_mem.DATAB
memory_from_mem[2] => port1_from_mem.DATAB
memory_from_mem[2] => port1_from_mem.DATAB
memory_from_mem[2] => port1_from_mem.DATAB
memory_from_mem[2] => port1_from_mem.DATAB
memory_from_mem[2] => port1_from_mem.DATAB
memory_from_mem[2] => port2_from_mem.DATAB
memory_from_mem[2] => port2_from_mem.DATAB
memory_from_mem[2] => port2_from_mem.DATAB
memory_from_mem[2] => port2_from_mem.DATAB
memory_from_mem[2] => port2_from_mem.DATAB
memory_from_mem[2] => port2_from_mem.DATAB
memory_from_mem[2] => port2_from_mem.DATAB
memory_from_mem[2] => port2_from_mem.DATAB
memory_from_mem[3] => port1_from_mem.DATAB
memory_from_mem[3] => port1_from_mem.DATAB
memory_from_mem[3] => port1_from_mem.DATAB
memory_from_mem[3] => port1_from_mem.DATAB
memory_from_mem[3] => port1_from_mem.DATAB
memory_from_mem[3] => port1_from_mem.DATAB
memory_from_mem[3] => port1_from_mem.DATAB
memory_from_mem[3] => port1_from_mem.DATAB
memory_from_mem[3] => port2_from_mem.DATAB
memory_from_mem[3] => port2_from_mem.DATAB
memory_from_mem[3] => port2_from_mem.DATAB
memory_from_mem[3] => port2_from_mem.DATAB
memory_from_mem[3] => port2_from_mem.DATAB
memory_from_mem[3] => port2_from_mem.DATAB
memory_from_mem[3] => port2_from_mem.DATAB
memory_from_mem[3] => port2_from_mem.DATAB
memory_from_mem[4] => port1_from_mem.DATAB
memory_from_mem[4] => port1_from_mem.DATAB
memory_from_mem[4] => port1_from_mem.DATAB
memory_from_mem[4] => port1_from_mem.DATAB
memory_from_mem[4] => port1_from_mem.DATAB
memory_from_mem[4] => port1_from_mem.DATAB
memory_from_mem[4] => port1_from_mem.DATAB
memory_from_mem[4] => port1_from_mem.DATAB
memory_from_mem[4] => port2_from_mem.DATAB
memory_from_mem[4] => port2_from_mem.DATAB
memory_from_mem[4] => port2_from_mem.DATAB
memory_from_mem[4] => port2_from_mem.DATAB
memory_from_mem[4] => port2_from_mem.DATAB
memory_from_mem[4] => port2_from_mem.DATAB
memory_from_mem[4] => port2_from_mem.DATAB
memory_from_mem[4] => port2_from_mem.DATAB
memory_from_mem[5] => port1_from_mem.DATAB
memory_from_mem[5] => port1_from_mem.DATAB
memory_from_mem[5] => port1_from_mem.DATAB
memory_from_mem[5] => port1_from_mem.DATAB
memory_from_mem[5] => port1_from_mem.DATAB
memory_from_mem[5] => port1_from_mem.DATAB
memory_from_mem[5] => port1_from_mem.DATAB
memory_from_mem[5] => port1_from_mem.DATAB
memory_from_mem[5] => port2_from_mem.DATAB
memory_from_mem[5] => port2_from_mem.DATAB
memory_from_mem[5] => port2_from_mem.DATAB
memory_from_mem[5] => port2_from_mem.DATAB
memory_from_mem[5] => port2_from_mem.DATAB
memory_from_mem[5] => port2_from_mem.DATAB
memory_from_mem[5] => port2_from_mem.DATAB
memory_from_mem[5] => port2_from_mem.DATAB
memory_from_mem[6] => port1_from_mem.DATAB
memory_from_mem[6] => port1_from_mem.DATAB
memory_from_mem[6] => port1_from_mem.DATAB
memory_from_mem[6] => port1_from_mem.DATAB
memory_from_mem[6] => port1_from_mem.DATAB
memory_from_mem[6] => port1_from_mem.DATAB
memory_from_mem[6] => port1_from_mem.DATAB
memory_from_mem[6] => port1_from_mem.DATAB
memory_from_mem[6] => port2_from_mem.DATAB
memory_from_mem[6] => port2_from_mem.DATAB
memory_from_mem[6] => port2_from_mem.DATAB
memory_from_mem[6] => port2_from_mem.DATAB
memory_from_mem[6] => port2_from_mem.DATAB
memory_from_mem[6] => port2_from_mem.DATAB
memory_from_mem[6] => port2_from_mem.DATAB
memory_from_mem[6] => port2_from_mem.DATAB
memory_from_mem[7] => port1_from_mem.DATAB
memory_from_mem[7] => port1_from_mem.DATAB
memory_from_mem[7] => port1_from_mem.DATAB
memory_from_mem[7] => port1_from_mem.DATAB
memory_from_mem[7] => port1_from_mem.DATAB
memory_from_mem[7] => port1_from_mem.DATAB
memory_from_mem[7] => port1_from_mem.DATAB
memory_from_mem[7] => port1_from_mem.DATAB
memory_from_mem[7] => port2_from_mem.DATAB
memory_from_mem[7] => port2_from_mem.DATAB
memory_from_mem[7] => port2_from_mem.DATAB
memory_from_mem[7] => port2_from_mem.DATAB
memory_from_mem[7] => port2_from_mem.DATAB
memory_from_mem[7] => port2_from_mem.DATAB
memory_from_mem[7] => port2_from_mem.DATAB
memory_from_mem[7] => port2_from_mem.DATAB
memory_p1_address[0] <= <GND>
memory_p1_address[1] <= <GND>
memory_p1_address[2] <= <GND>
memory_p1_address[3] <= mem_address_base[0].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[4] <= mem_address_base[1].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[5] <= mem_address_base[2].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[6] <= mem_address_base[3].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[7] <= mem_address_base[4].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[8] <= mem_address_base[5].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[9] <= mem_address_base[6].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[10] <= mem_address_base[7].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[11] <= mem_address_base[8].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[12] <= mem_address_base[9].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[13] <= mem_address_base[10].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[14] <= mem_address_base[11].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[15] <= mem_address_base[12].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[16] <= mem_address_base[13].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[17] <= mem_address_base[14].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[18] <= mem_address_base[15].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[19] <= mem_address_base[16].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_address[20] <= mem_address_base[17].DB_MAX_OUTPUT_PORT_TYPE
memory_p1_to_mem[0] <= memory_p1_to_mem[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_p1_to_mem[1] <= memory_p1_to_mem[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_p1_to_mem[2] <= memory_p1_to_mem[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_p1_to_mem[3] <= memory_p1_to_mem[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_p1_to_mem[4] <= memory_p1_to_mem[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_p1_to_mem[5] <= memory_p1_to_mem[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_p1_to_mem[6] <= memory_p1_to_mem[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_p1_to_mem[7] <= memory_p1_to_mem[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_p1_req <= memory_p1_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_p1_wren <= memory_p1_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_p1_ready => arbiter_p1_ready.OUTPUTSELECT
memory_p1_ready => state.OUTPUTSELECT
memory_p1_ready => state.OUTPUTSELECT
memory_p1_ready => state.OUTPUTSELECT
memory_p1_ready => state.OUTPUTSELECT
memory_p1_ready => state.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => port1_from_mem.OUTPUTSELECT
memory_p1_ready => burst_offset.OUTPUTSELECT
memory_p1_ready => burst_offset.OUTPUTSELECT
memory_p1_ready => burst_offset.OUTPUTSELECT
memory_p1_ready => arbiter_p1_ready.OUTPUTSELECT
memory_p1_ready => state.OUTPUTSELECT
memory_p1_ready => state.OUTPUTSELECT
memory_p1_ready => state.OUTPUTSELECT
memory_p1_ready => state.OUTPUTSELECT
memory_p1_ready => state.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_ready => arbiter_p2_ready.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => port2_from_mem.OUTPUTSELECT
memory_p1_ready => arbiter_p2_ready.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_ready => memory_p1_to_mem.OUTPUTSELECT
memory_p1_offset[0] => WideAnd0.IN0
memory_p1_offset[0] => Decoder0.IN2
memory_p1_offset[1] => WideAnd0.IN1
memory_p1_offset[1] => Decoder0.IN1
memory_p1_offset[2] => WideAnd0.IN2
memory_p1_offset[2] => Decoder0.IN0


|R3_PVP|SDRAM8_SP8_B8_I:SDRAM_controller
clk => clk.IN1
rst => rst.IN1
from_mem[0] <= from_mem[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_mem[1] <= from_mem[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_mem[2] <= from_mem[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_mem[3] <= from_mem[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_mem[4] <= from_mem[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_mem[5] <= from_mem[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_mem[6] <= from_mem[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_mem[7] <= from_mem[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_address[0] => address_hold.DATAB
p1_address[1] => address_hold.DATAB
p1_address[2] => address_hold.DATAB
p1_address[3] => address_hold.DATAB
p1_address[4] => address_hold.DATAB
p1_address[5] => address_hold.DATAB
p1_address[6] => address_hold.DATAB
p1_address[7] => address_hold.DATAB
p1_address[8] => address_hold.DATAB
p1_address[9] => address_hold.DATAB
p1_address[10] => address_hold.DATAB
p1_address[11] => address_hold.DATAB
p1_address[12] => address_hold.DATAB
p1_address[13] => address_hold.DATAB
p1_address[14] => address_hold.DATAB
p1_address[15] => address_hold.DATAB
p1_address[16] => address_hold.DATAB
p1_address[17] => address_hold.DATAB
p1_address[18] => address_hold.DATAB
p1_address[19] => address_hold.DATAB
p1_address[20] => address_hold.DATAB
p1_to_mem[0] => Selector76.IN3
p1_to_mem[1] => Selector75.IN3
p1_to_mem[2] => Selector74.IN3
p1_to_mem[3] => Selector73.IN3
p1_to_mem[4] => Selector72.IN3
p1_to_mem[5] => Selector71.IN3
p1_to_mem[6] => Selector70.IN3
p1_to_mem[7] => Selector69.IN3
p1_req => always0.IN1
p1_req => always0.IN1
p1_req => prev_req.DATAA
p1_wren => wren.DATAB
p1_ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
p1_offset[0] <= burst_count[0].DB_MAX_OUTPUT_PORT_TYPE
p1_offset[1] <= burst_count[1].DB_MAX_OUTPUT_PORT_TYPE
p1_offset[2] <= burst_count[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= <VCC>
sdram_cs_n <= <GND>
sdram_wre_n <= sdram_cmd[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cmd[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= sdram_cmd[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_a[0] <= sdram_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_a[1] <= sdram_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_a[2] <= sdram_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_a[3] <= sdram_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_a[4] <= sdram_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_a[5] <= sdram_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_a[6] <= sdram_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_a[7] <= sdram_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_a[8] <= sdram_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_a[9] <= sdram_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_a[10] <= sdram_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba <= sdram_ba~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dqm <= sdram_dqm~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
init_req <= init_pending.DB_MAX_OUTPUT_PORT_TYPE
init_ready => comb.IN1
init_ready => always0.IN1
init_ready => prev_init_ready.DATAA
init_stop[0] => init_comp.IN1
init_stop[1] => init_comp.IN1
init_stop[2] => init_comp.IN1
init_stop[3] => init_comp.IN1
init_stop[4] => init_comp.IN1
init_stop[5] => init_comp.IN1
init_stop[6] => init_comp.IN1
init_stop[7] => init_comp.IN1
init_stop[8] => init_comp.IN1
init_stop[9] => init_comp.IN1
init_stop[10] => init_comp.IN1
init_stop[11] => init_comp.IN1
init_stop[12] => init_comp.IN1
init_stop[13] => init_comp.IN1
init_stop[14] => init_comp.IN1
init_stop[15] => init_comp.IN1
init_stop[16] => init_comp.IN1
init_stop[17] => init_comp.IN1
init_stop[18] => init_comp.IN1
init_stop[19] => init_comp.IN1
init_stop[20] => init_comp.IN1
init_address[0] <= init_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[1] <= init_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[2] <= init_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[3] <= init_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[4] <= init_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[5] <= init_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[6] <= init_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[7] <= init_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[8] <= init_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[9] <= init_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[10] <= init_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[11] <= init_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[12] <= init_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[13] <= init_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[14] <= init_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[15] <= init_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[16] <= init_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[17] <= init_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[18] <= init_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[19] <= init_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_address[20] <= init_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data[0] => init_data[0].IN1
init_data[1] => init_data[1].IN1
init_data[2] => init_data[2].IN1
init_data[3] => init_data[3].IN1
init_data[4] => init_data[4].IN1
init_data[5] => init_data[5].IN1
init_data[6] => init_data[6].IN1
init_data[7] => init_data[7].IN1


|R3_PVP|SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst
clk => queue_mem.we_a.CLK
clk => queue_mem.waddr_a[2].CLK
clk => queue_mem.waddr_a[1].CLK
clk => queue_mem.waddr_a[0].CLK
clk => queue_mem.data_a[7].CLK
clk => queue_mem.data_a[6].CLK
clk => queue_mem.data_a[5].CLK
clk => queue_mem.data_a[4].CLK
clk => queue_mem.data_a[3].CLK
clk => queue_mem.data_a[2].CLK
clk => queue_mem.data_a[1].CLK
clk => queue_mem.data_a[0].CLK
clk => write_addr[0].CLK
clk => write_addr[1].CLK
clk => write_addr[2].CLK
clk => write_addr[3].CLK
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => read_addr[2].CLK
clk => read_addr[3].CLK
clk => queue_mem.CLK0
reset => read_addr.OUTPUTSELECT
reset => read_addr.OUTPUTSELECT
reset => read_addr.OUTPUTSELECT
reset => read_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => queue_mem.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => queue_mem.DATAA
pop => read_addr.OUTPUTSELECT
pop => read_addr.OUTPUTSELECT
pop => read_addr.OUTPUTSELECT
pop => read_addr.OUTPUTSELECT
full <= full.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
din[0] => queue_mem.data_a[0].DATAIN
din[0] => queue_mem.DATAIN
din[1] => queue_mem.data_a[1].DATAIN
din[1] => queue_mem.DATAIN1
din[2] => queue_mem.data_a[2].DATAIN
din[2] => queue_mem.DATAIN2
din[3] => queue_mem.data_a[3].DATAIN
din[3] => queue_mem.DATAIN3
din[4] => queue_mem.data_a[4].DATAIN
din[4] => queue_mem.DATAIN4
din[5] => queue_mem.data_a[5].DATAIN
din[5] => queue_mem.DATAIN5
din[6] => queue_mem.data_a[6].DATAIN
din[6] => queue_mem.DATAIN6
din[7] => queue_mem.data_a[7].DATAIN
din[7] => queue_mem.DATAIN7
dout[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|PRG_ROM:PRG_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|R3_PVP|PRG_ROM:PRG_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vha1:auto_generated.address_a[0]
address_a[1] => altsyncram_vha1:auto_generated.address_a[1]
address_a[2] => altsyncram_vha1:auto_generated.address_a[2]
address_a[3] => altsyncram_vha1:auto_generated.address_a[3]
address_a[4] => altsyncram_vha1:auto_generated.address_a[4]
address_a[5] => altsyncram_vha1:auto_generated.address_a[5]
address_a[6] => altsyncram_vha1:auto_generated.address_a[6]
address_a[7] => altsyncram_vha1:auto_generated.address_a[7]
address_a[8] => altsyncram_vha1:auto_generated.address_a[8]
address_a[9] => altsyncram_vha1:auto_generated.address_a[9]
address_a[10] => altsyncram_vha1:auto_generated.address_a[10]
address_a[11] => altsyncram_vha1:auto_generated.address_a[11]
address_a[12] => altsyncram_vha1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vha1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vha1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vha1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vha1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vha1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vha1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vha1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vha1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vha1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|R3_PVP|PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|R3_PVP|I2C_ri:i2c_ri_inst
clk => I2C_phy:i2c_phy_inst.clk
clk => master_ack.CLK
clk => data_from_master[0].CLK
clk => data_from_master[1].CLK
clk => data_from_master[2].CLK
clk => data_from_master[3].CLK
clk => data_from_master[4].CLK
clk => data_from_master[5].CLK
clk => data_from_master[6].CLK
clk => data_from_master[7].CLK
clk => to_CPU[0]~reg0.CLK
clk => to_CPU[1]~reg0.CLK
clk => to_CPU[2]~reg0.CLK
clk => to_CPU[3]~reg0.CLK
clk => to_CPU[4]~reg0.CLK
clk => to_CPU[5]~reg0.CLK
clk => to_CPU[6]~reg0.CLK
clk => to_CPU[7]~reg0.CLK
clk => ready_flag.CLK
clk => write_req.CLK
clk => read_req.CLK
clk => stop_req.CLK
clk => start_req.CLK
reset => start_req.OUTPUTSELECT
reset => stop_req.OUTPUTSELECT
reset => read_req.OUTPUTSELECT
reset => write_req.OUTPUTSELECT
reset => ready_flag.OUTPUTSELECT
reset => to_CPU.OUTPUTSELECT
reset => to_CPU.OUTPUTSELECT
reset => to_CPU.OUTPUTSELECT
reset => to_CPU.OUTPUTSELECT
reset => to_CPU.OUTPUTSELECT
reset => to_CPU.OUTPUTSELECT
reset => to_CPU.OUTPUTSELECT
reset => to_CPU.OUTPUTSELECT
reset => I2C_phy:i2c_phy_inst.rst
reset => master_ack.ENA
reset => data_from_master[0].ENA
reset => data_from_master[1].ENA
reset => data_from_master[2].ENA
reset => data_from_master[3].ENA
reset => data_from_master[4].ENA
reset => data_from_master[5].ENA
reset => data_from_master[6].ENA
reset => data_from_master[7].ENA
a => to_CPU.OUTPUTSELECT
a => to_CPU.OUTPUTSELECT
a => to_CPU.OUTPUTSELECT
a => to_CPU.OUTPUTSELECT
a => to_CPU.OUTPUTSELECT
a => to_CPU.OUTPUTSELECT
a => to_CPU.OUTPUTSELECT
a => to_CPU.OUTPUTSELECT
a => always0.IN1
a => always0.IN1
a => always0.IN1
ce => always0.IN0
ce => always0.IN0
wren => always0.IN1
ren => always0.IN1
i2c_int <= I2C_phy:i2c_phy_inst.ready
to_CPU[0] <= to_CPU[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[1] <= to_CPU[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[2] <= to_CPU[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[3] <= to_CPU[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[4] <= to_CPU[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[5] <= to_CPU[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[6] <= to_CPU[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[7] <= to_CPU[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_CPU[0] => data_from_master.DATAB
from_CPU[0] => start_req.DATAB
from_CPU[1] => data_from_master.DATAB
from_CPU[1] => stop_req.DATAB
from_CPU[2] => data_from_master.DATAB
from_CPU[2] => read_req.DATAB
from_CPU[3] => data_from_master.DATAB
from_CPU[3] => write_req.DATAB
from_CPU[4] => data_from_master.DATAB
from_CPU[4] => master_ack.DATAB
from_CPU[5] => data_from_master.DATAB
from_CPU[6] => data_from_master.DATAB
from_CPU[7] => data_from_master.DATAB
i2c_sda <> I2C_phy:i2c_phy_inst.i2c_sda
i2c_scl <> I2C_phy:i2c_phy_inst.i2c_scl


|R3_PVP|I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst
clk => rx_frame[0].CLK
clk => rx_frame[1].CLK
clk => rx_frame[2].CLK
clk => rx_frame[3].CLK
clk => rx_frame[4].CLK
clk => rx_frame[5].CLK
clk => rx_frame[6].CLK
clk => rx_frame[7].CLK
clk => rx_frame[8].CLK
clk => read_req_flag.CLK
clk => write_req_flag.CLK
clk => stop_req_flag.CLK
clk => start_req_flag.CLK
clk => prev_read_req.CLK
clk => prev_write_req.CLK
clk => prev_stop_req.CLK
clk => prev_start_req.CLK
clk => rx_active.CLK
clk => tx_active.CLK
clk => clk_active.CLK
clk => tx_frame[0].CLK
clk => tx_frame[1].CLK
clk => tx_frame[2].CLK
clk => tx_frame[3].CLK
clk => tx_frame[4].CLK
clk => tx_frame[5].CLK
clk => tx_frame[6].CLK
clk => tx_frame[7].CLK
clk => tx_frame[8].CLK
clk => tx_frame[9].CLK
clk => tx_frame[10].CLK
clk => clk_i2c.CLK
clk => clk_div[0].CLK
clk => clk_div[1].CLK
clk => clk_div[2].CLK
clk => clk_div[3].CLK
clk => clk_div[4].CLK
clk => ready~reg0.CLK
rst => clk_div.OUTPUTSELECT
rst => clk_div.OUTPUTSELECT
rst => clk_div.OUTPUTSELECT
rst => clk_div.OUTPUTSELECT
rst => clk_div.OUTPUTSELECT
rst => clk_i2c.OUTPUTSELECT
rst => tx_frame.OUTPUTSELECT
rst => clk_active.OUTPUTSELECT
rst => tx_active.OUTPUTSELECT
rst => rx_active.OUTPUTSELECT
rst => prev_start_req.OUTPUTSELECT
rst => prev_stop_req.OUTPUTSELECT
rst => prev_write_req.OUTPUTSELECT
rst => prev_read_req.OUTPUTSELECT
rst => start_req_flag.OUTPUTSELECT
rst => stop_req_flag.OUTPUTSELECT
rst => write_req_flag.OUTPUTSELECT
rst => read_req_flag.OUTPUTSELECT
rst => ready.OUTPUTSELECT
rst => rx_frame[0].ENA
rst => rx_frame[1].ENA
rst => rx_frame[2].ENA
rst => rx_frame[3].ENA
rst => rx_frame[4].ENA
rst => rx_frame[5].ENA
rst => rx_frame[6].ENA
rst => rx_frame[7].ENA
rst => rx_frame[8].ENA
rst => tx_frame[0].ENA
rst => tx_frame[1].ENA
rst => tx_frame[2].ENA
rst => tx_frame[3].ENA
rst => tx_frame[4].ENA
rst => tx_frame[5].ENA
rst => tx_frame[6].ENA
rst => tx_frame[7].ENA
rst => tx_frame[8].ENA
rst => tx_frame[9].ENA
start_req => always0.IN1
start_req => prev_start_req.DATAA
stop_req => always0.IN1
stop_req => prev_stop_req.DATAA
write_req => always0.IN1
write_req => prev_write_req.DATAA
read_req => always0.IN1
read_req => prev_read_req.DATAA
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_ack => tx_frame.DATAB
slave_ack <= rx_frame[0].DB_MAX_OUTPUT_PORT_TYPE
data_from_master[0] => tx_frame.DATAB
data_from_master[1] => tx_frame.DATAB
data_from_master[2] => tx_frame.DATAB
data_from_master[3] => tx_frame.DATAB
data_from_master[4] => tx_frame.DATAB
data_from_master[5] => tx_frame.DATAB
data_from_master[6] => tx_frame.DATAB
data_from_master[7] => tx_frame.DATAB
data_from_slave[0] <= rx_frame[1].DB_MAX_OUTPUT_PORT_TYPE
data_from_slave[1] <= rx_frame[2].DB_MAX_OUTPUT_PORT_TYPE
data_from_slave[2] <= rx_frame[3].DB_MAX_OUTPUT_PORT_TYPE
data_from_slave[3] <= rx_frame[4].DB_MAX_OUTPUT_PORT_TYPE
data_from_slave[4] <= rx_frame[5].DB_MAX_OUTPUT_PORT_TYPE
data_from_slave[5] <= rx_frame[6].DB_MAX_OUTPUT_PORT_TYPE
data_from_slave[6] <= rx_frame[7].DB_MAX_OUTPUT_PORT_TYPE
data_from_slave[7] <= rx_frame[8].DB_MAX_OUTPUT_PORT_TYPE
i2c_sda <> i2c_sda
i2c_scl <> i2c_scl


|R3_PVP|serial:serial_inst
clk => clk.IN3
reset => reset.IN3
A => to_CPU.OUTPUTSELECT
A => to_CPU.OUTPUTSELECT
A => to_CPU.OUTPUTSELECT
A => to_CPU.OUTPUTSELECT
A => to_CPU.OUTPUTSELECT
A => to_CPU.OUTPUTSELECT
A => to_CPU.OUTPUTSELECT
A => to_CPU.OUTPUTSELECT
A => always0.IN1
A => data_write.IN1
A => data_read.IN1
CE => data_write.IN0
CE => data_read.IN0
CE => always0.IN0
WREN => data_write.IN1
REN => data_read.IN1
REN => always0.IN1
rx => rx.IN1
tx <= UART:UART_inst.tx
rx_int <= rx_ready.DB_MAX_OUTPUT_PORT_TYPE
tx_int <= queue_8_8:tx_queue.empty
to_CPU[0] <= to_CPU[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[1] <= to_CPU[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[2] <= to_CPU[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[3] <= to_CPU[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[4] <= to_CPU[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[5] <= to_CPU[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[6] <= to_CPU[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[7] <= to_CPU[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_CPU[0] => from_CPU[0].IN1
from_CPU[1] => from_CPU[1].IN1
from_CPU[2] => from_CPU[2].IN1
from_CPU[3] => from_CPU[3].IN1
from_CPU[4] => from_CPU[4].IN1
from_CPU[5] => from_CPU[5].IN1
from_CPU[6] => from_CPU[6].IN1
from_CPU[7] => from_CPU[7].IN1


|R3_PVP|serial:serial_inst|queue_8_8:tx_queue
clk => queue_mem.we_a.CLK
clk => queue_mem.waddr_a[2].CLK
clk => queue_mem.waddr_a[1].CLK
clk => queue_mem.waddr_a[0].CLK
clk => queue_mem.data_a[7].CLK
clk => queue_mem.data_a[6].CLK
clk => queue_mem.data_a[5].CLK
clk => queue_mem.data_a[4].CLK
clk => queue_mem.data_a[3].CLK
clk => queue_mem.data_a[2].CLK
clk => queue_mem.data_a[1].CLK
clk => queue_mem.data_a[0].CLK
clk => write_addr[0].CLK
clk => write_addr[1].CLK
clk => write_addr[2].CLK
clk => write_addr[3].CLK
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => read_addr[2].CLK
clk => read_addr[3].CLK
clk => queue_mem.CLK0
reset => read_addr.OUTPUTSELECT
reset => read_addr.OUTPUTSELECT
reset => read_addr.OUTPUTSELECT
reset => read_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => queue_mem.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => queue_mem.DATAA
pop => read_addr.OUTPUTSELECT
pop => read_addr.OUTPUTSELECT
pop => read_addr.OUTPUTSELECT
pop => read_addr.OUTPUTSELECT
full <= full.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
din[0] => queue_mem.data_a[0].DATAIN
din[0] => queue_mem.DATAIN
din[1] => queue_mem.data_a[1].DATAIN
din[1] => queue_mem.DATAIN1
din[2] => queue_mem.data_a[2].DATAIN
din[2] => queue_mem.DATAIN2
din[3] => queue_mem.data_a[3].DATAIN
din[3] => queue_mem.DATAIN3
din[4] => queue_mem.data_a[4].DATAIN
din[4] => queue_mem.DATAIN4
din[5] => queue_mem.data_a[5].DATAIN
din[5] => queue_mem.DATAIN5
din[6] => queue_mem.data_a[6].DATAIN
din[6] => queue_mem.DATAIN6
din[7] => queue_mem.data_a[7].DATAIN
din[7] => queue_mem.DATAIN7
dout[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|serial:serial_inst|queue_8_8:rx_queue
clk => queue_mem.we_a.CLK
clk => queue_mem.waddr_a[2].CLK
clk => queue_mem.waddr_a[1].CLK
clk => queue_mem.waddr_a[0].CLK
clk => queue_mem.data_a[7].CLK
clk => queue_mem.data_a[6].CLK
clk => queue_mem.data_a[5].CLK
clk => queue_mem.data_a[4].CLK
clk => queue_mem.data_a[3].CLK
clk => queue_mem.data_a[2].CLK
clk => queue_mem.data_a[1].CLK
clk => queue_mem.data_a[0].CLK
clk => write_addr[0].CLK
clk => write_addr[1].CLK
clk => write_addr[2].CLK
clk => write_addr[3].CLK
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => read_addr[2].CLK
clk => read_addr[3].CLK
clk => queue_mem.CLK0
reset => read_addr.OUTPUTSELECT
reset => read_addr.OUTPUTSELECT
reset => read_addr.OUTPUTSELECT
reset => read_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => queue_mem.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => queue_mem.DATAA
pop => read_addr.OUTPUTSELECT
pop => read_addr.OUTPUTSELECT
pop => read_addr.OUTPUTSELECT
pop => read_addr.OUTPUTSELECT
full <= full.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
din[0] => queue_mem.data_a[0].DATAIN
din[0] => queue_mem.DATAIN
din[1] => queue_mem.data_a[1].DATAIN
din[1] => queue_mem.DATAIN1
din[2] => queue_mem.data_a[2].DATAIN
din[2] => queue_mem.DATAIN2
din[3] => queue_mem.data_a[3].DATAIN
din[3] => queue_mem.DATAIN3
din[4] => queue_mem.data_a[4].DATAIN
din[4] => queue_mem.DATAIN4
din[5] => queue_mem.data_a[5].DATAIN
din[5] => queue_mem.DATAIN5
din[6] => queue_mem.data_a[6].DATAIN
din[6] => queue_mem.DATAIN6
din[7] => queue_mem.data_a[7].DATAIN
din[7] => queue_mem.DATAIN7
dout[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|serial:serial_inst|UART:UART_inst
clk => rx_frame[0].CLK
clk => rx_frame[1].CLK
clk => rx_frame[2].CLK
clk => rx_frame[3].CLK
clk => rx_frame[4].CLK
clk => rx_frame[5].CLK
clk => rx_frame[6].CLK
clk => rx_frame[7].CLK
clk => rx_frame[8].CLK
clk => rx_frame[9].CLK
clk => tx_frame[0].CLK
clk => tx_frame[1].CLK
clk => tx_frame[2].CLK
clk => tx_frame[3].CLK
clk => tx_frame[4].CLK
clk => tx_frame[5].CLK
clk => tx_frame[6].CLK
clk => tx_frame[7].CLK
clk => tx_frame[8].CLK
clk => tx_frame[9].CLK
clk => rx_data[0]~reg0.CLK
clk => rx_data[1]~reg0.CLK
clk => rx_data[2]~reg0.CLK
clk => rx_data[3]~reg0.CLK
clk => rx_data[4]~reg0.CLK
clk => rx_data[5]~reg0.CLK
clk => rx_data[6]~reg0.CLK
clk => rx_data[7]~reg0.CLK
clk => rx_ready~reg0.CLK
clk => tx_ready~reg0.CLK
clk => tx_timer[0].CLK
clk => tx_timer[1].CLK
clk => tx_timer[2].CLK
clk => tx_timer[3].CLK
clk => tx_timer[4].CLK
clk => tx_timer[5].CLK
clk => tx_timer[6].CLK
clk => tx_timer[7].CLK
clk => tx_timer[8].CLK
clk => tx_active.CLK
clk => rx_active.CLK
clk => rx_timer[0].CLK
clk => rx_timer[1].CLK
clk => rx_timer[2].CLK
clk => rx_timer[3].CLK
clk => rx_timer[4].CLK
clk => rx_timer[5].CLK
clk => rx_timer[6].CLK
clk => rx_timer[7].CLK
clk => rx_timer[8].CLK
clk => prev_tx_req.CLK
clk => rx_s.CLK
reset => rx_timer.OUTPUTSELECT
reset => rx_timer.OUTPUTSELECT
reset => rx_timer.OUTPUTSELECT
reset => rx_timer.OUTPUTSELECT
reset => rx_timer.OUTPUTSELECT
reset => rx_timer.OUTPUTSELECT
reset => rx_timer.OUTPUTSELECT
reset => rx_timer.OUTPUTSELECT
reset => rx_timer.OUTPUTSELECT
reset => rx_active.OUTPUTSELECT
reset => tx_active.OUTPUTSELECT
reset => tx_timer.OUTPUTSELECT
reset => tx_timer.OUTPUTSELECT
reset => tx_timer.OUTPUTSELECT
reset => tx_timer.OUTPUTSELECT
reset => tx_timer.OUTPUTSELECT
reset => tx_timer.OUTPUTSELECT
reset => tx_timer.OUTPUTSELECT
reset => tx_timer.OUTPUTSELECT
reset => tx_timer.OUTPUTSELECT
reset => tx_ready.OUTPUTSELECT
reset => rx_ready.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => tx_frame.OUTPUTSELECT
reset => tx_frame.OUTPUTSELECT
reset => tx_frame.OUTPUTSELECT
reset => tx_frame.OUTPUTSELECT
reset => tx_frame.OUTPUTSELECT
reset => tx_frame.OUTPUTSELECT
reset => tx_frame.OUTPUTSELECT
reset => tx_frame.OUTPUTSELECT
reset => tx_frame.OUTPUTSELECT
reset => tx_frame.OUTPUTSELECT
reset => rx_frame.OUTPUTSELECT
reset => rx_frame.OUTPUTSELECT
reset => rx_frame.OUTPUTSELECT
reset => rx_frame.OUTPUTSELECT
reset => rx_frame.OUTPUTSELECT
reset => rx_frame.OUTPUTSELECT
reset => rx_frame.OUTPUTSELECT
reset => rx_frame.OUTPUTSELECT
reset => rx_frame.OUTPUTSELECT
reset => rx_frame.OUTPUTSELECT
tx_req => always0.IN1
tx_req => prev_tx_req.DATAIN
tx_data[0] => tx_frame.DATAB
tx_data[1] => tx_frame.DATAB
tx_data[2] => tx_frame.DATAB
tx_data[3] => tx_frame.DATAB
tx_data[4] => tx_frame.DATAB
tx_data[5] => tx_frame.DATAB
tx_data[6] => tx_frame.DATAB
tx_data[7] => tx_frame.DATAB
rx => rx_s.DATAIN
tx <= tx_frame[0].DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_ready <= tx_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ready <= rx_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|keyboard:keyboard_inst
clk => clk.IN3
reset => reset.IN3
A => to_CPU.OUTPUTSELECT
A => to_CPU.OUTPUTSELECT
A => to_CPU.OUTPUTSELECT
A => to_CPU.OUTPUTSELECT
A => to_CPU.OUTPUTSELECT
A => to_CPU.OUTPUTSELECT
A => to_CPU.OUTPUTSELECT
A => to_CPU.OUTPUTSELECT
A => always0.IN1
A => data_write.IN1
A => data_read.IN1
CE => data_write.IN0
CE => data_read.IN0
CE => always0.IN0
WREN => data_write.IN1
REN => data_read.IN1
REN => always0.IN1
ps2_clk_d => ps2_clk_d.IN1
ps2_data_d => ps2_data_d.IN1
ps2_clk_q <= ps2_host:ps2_host_inst.port6
ps2_data_q <= ps2_host:ps2_host_inst.port7
rx_int <= rx_ready.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[0] <= to_CPU[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[1] <= to_CPU[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[2] <= to_CPU[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[3] <= to_CPU[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[4] <= to_CPU[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[5] <= to_CPU[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[6] <= to_CPU[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_CPU[7] <= to_CPU[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_CPU[0] => from_CPU[0].IN1
from_CPU[1] => from_CPU[1].IN1
from_CPU[2] => from_CPU[2].IN1
from_CPU[3] => from_CPU[3].IN1
from_CPU[4] => from_CPU[4].IN1
from_CPU[5] => from_CPU[5].IN1
from_CPU[6] => from_CPU[6].IN1
from_CPU[7] => from_CPU[7].IN1


|R3_PVP|keyboard:keyboard_inst|queue_8_8:tx_queue
clk => queue_mem.we_a.CLK
clk => queue_mem.waddr_a[2].CLK
clk => queue_mem.waddr_a[1].CLK
clk => queue_mem.waddr_a[0].CLK
clk => queue_mem.data_a[7].CLK
clk => queue_mem.data_a[6].CLK
clk => queue_mem.data_a[5].CLK
clk => queue_mem.data_a[4].CLK
clk => queue_mem.data_a[3].CLK
clk => queue_mem.data_a[2].CLK
clk => queue_mem.data_a[1].CLK
clk => queue_mem.data_a[0].CLK
clk => write_addr[0].CLK
clk => write_addr[1].CLK
clk => write_addr[2].CLK
clk => write_addr[3].CLK
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => read_addr[2].CLK
clk => read_addr[3].CLK
clk => queue_mem.CLK0
reset => read_addr.OUTPUTSELECT
reset => read_addr.OUTPUTSELECT
reset => read_addr.OUTPUTSELECT
reset => read_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => queue_mem.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => queue_mem.DATAA
pop => read_addr.OUTPUTSELECT
pop => read_addr.OUTPUTSELECT
pop => read_addr.OUTPUTSELECT
pop => read_addr.OUTPUTSELECT
full <= full.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
din[0] => queue_mem.data_a[0].DATAIN
din[0] => queue_mem.DATAIN
din[1] => queue_mem.data_a[1].DATAIN
din[1] => queue_mem.DATAIN1
din[2] => queue_mem.data_a[2].DATAIN
din[2] => queue_mem.DATAIN2
din[3] => queue_mem.data_a[3].DATAIN
din[3] => queue_mem.DATAIN3
din[4] => queue_mem.data_a[4].DATAIN
din[4] => queue_mem.DATAIN4
din[5] => queue_mem.data_a[5].DATAIN
din[5] => queue_mem.DATAIN5
din[6] => queue_mem.data_a[6].DATAIN
din[6] => queue_mem.DATAIN6
din[7] => queue_mem.data_a[7].DATAIN
din[7] => queue_mem.DATAIN7
dout[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|keyboard:keyboard_inst|queue_8_8:rx_queue
clk => queue_mem.we_a.CLK
clk => queue_mem.waddr_a[2].CLK
clk => queue_mem.waddr_a[1].CLK
clk => queue_mem.waddr_a[0].CLK
clk => queue_mem.data_a[7].CLK
clk => queue_mem.data_a[6].CLK
clk => queue_mem.data_a[5].CLK
clk => queue_mem.data_a[4].CLK
clk => queue_mem.data_a[3].CLK
clk => queue_mem.data_a[2].CLK
clk => queue_mem.data_a[1].CLK
clk => queue_mem.data_a[0].CLK
clk => write_addr[0].CLK
clk => write_addr[1].CLK
clk => write_addr[2].CLK
clk => write_addr[3].CLK
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => read_addr[2].CLK
clk => read_addr[3].CLK
clk => queue_mem.CLK0
reset => read_addr.OUTPUTSELECT
reset => read_addr.OUTPUTSELECT
reset => read_addr.OUTPUTSELECT
reset => read_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => write_addr.OUTPUTSELECT
reset => queue_mem.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => write_addr.OUTPUTSELECT
push => queue_mem.DATAA
pop => read_addr.OUTPUTSELECT
pop => read_addr.OUTPUTSELECT
pop => read_addr.OUTPUTSELECT
pop => read_addr.OUTPUTSELECT
full <= full.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
din[0] => queue_mem.data_a[0].DATAIN
din[0] => queue_mem.DATAIN
din[1] => queue_mem.data_a[1].DATAIN
din[1] => queue_mem.DATAIN1
din[2] => queue_mem.data_a[2].DATAIN
din[2] => queue_mem.DATAIN2
din[3] => queue_mem.data_a[3].DATAIN
din[3] => queue_mem.DATAIN3
din[4] => queue_mem.data_a[4].DATAIN
din[4] => queue_mem.DATAIN4
din[5] => queue_mem.data_a[5].DATAIN
din[5] => queue_mem.DATAIN5
din[6] => queue_mem.data_a[6].DATAIN
din[6] => queue_mem.DATAIN6
din[7] => queue_mem.data_a[7].DATAIN
din[7] => queue_mem.DATAIN7
dout[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|keyboard:keyboard_inst|ps2_host:ps2_host_inst
clk => tx_ready~reg0.CLK
clk => tx_done.CLK
clk => ps2_data_q~reg0.CLK
clk => ps2_clk_q~reg0.CLK
clk => rx_inhibit.CLK
clk => rx_ready~reg0.CLK
clk => rx_data[0]~reg0.CLK
clk => rx_data[1]~reg0.CLK
clk => rx_data[2]~reg0.CLK
clk => rx_data[3]~reg0.CLK
clk => rx_data[4]~reg0.CLK
clk => rx_data[5]~reg0.CLK
clk => rx_data[6]~reg0.CLK
clk => rx_data[7]~reg0.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => tx_shift_reg[0].CLK
clk => tx_shift_reg[1].CLK
clk => tx_shift_reg[2].CLK
clk => tx_shift_reg[3].CLK
clk => tx_shift_reg[4].CLK
clk => tx_shift_reg[5].CLK
clk => tx_shift_reg[6].CLK
clk => tx_shift_reg[7].CLK
clk => tx_shift_reg[8].CLK
clk => tx_shift_reg[9].CLK
clk => rx_shift_reg[0].CLK
clk => rx_shift_reg[1].CLK
clk => rx_shift_reg[2].CLK
clk => rx_shift_reg[3].CLK
clk => rx_shift_reg[4].CLK
clk => rx_shift_reg[5].CLK
clk => rx_shift_reg[6].CLK
clk => rx_shift_reg[7].CLK
clk => rx_shift_reg[8].CLK
clk => rx_shift_reg[9].CLK
clk => rx_shift_reg[10].CLK
clk => rx_shift_reg[11].CLK
clk => prev_tx_last.CLK
clk => prev_tx_req.CLK
clk => prev_ps2_clk.CLK
clk => ps2_data_s.CLK
clk => ps2_clk_s.CLK
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => tx_shift_reg.OUTPUTSELECT
rst => tx_shift_reg.OUTPUTSELECT
rst => tx_shift_reg.OUTPUTSELECT
rst => tx_shift_reg.OUTPUTSELECT
rst => tx_shift_reg.OUTPUTSELECT
rst => tx_shift_reg.OUTPUTSELECT
rst => tx_shift_reg.OUTPUTSELECT
rst => tx_shift_reg.OUTPUTSELECT
rst => tx_shift_reg.OUTPUTSELECT
rst => tx_shift_reg.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
ps2_clk_d => ps2_clk_s.DATAIN
ps2_data_d => ps2_data_s.DATAIN
tx_data[0] => WideXnor0.IN0
tx_data[0] => tx_shift_reg.DATAB
tx_data[1] => WideXnor0.IN1
tx_data[1] => tx_shift_reg.DATAB
tx_data[2] => WideXnor0.IN2
tx_data[2] => tx_shift_reg.DATAB
tx_data[3] => WideXnor0.IN3
tx_data[3] => tx_shift_reg.DATAB
tx_data[4] => WideXnor0.IN4
tx_data[4] => tx_shift_reg.DATAB
tx_data[5] => WideXnor0.IN5
tx_data[5] => tx_shift_reg.DATAB
tx_data[6] => WideXnor0.IN6
tx_data[6] => tx_shift_reg.DATAB
tx_data[7] => WideXnor0.IN7
tx_data[7] => tx_shift_reg.DATAB
tx_req => always0.IN1
tx_req => prev_tx_req.DATAIN
ps2_clk_q <= ps2_clk_q~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_data_q <= ps2_data_q~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ready <= rx_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_ready <= tx_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|timer:timer_inst
clk => to_cpu[0]~reg0.CLK
clk => to_cpu[1]~reg0.CLK
clk => to_cpu[2]~reg0.CLK
clk => to_cpu[3]~reg0.CLK
clk => to_cpu[4]~reg0.CLK
clk => to_cpu[5]~reg0.CLK
clk => to_cpu[6]~reg0.CLK
clk => to_cpu[7]~reg0.CLK
clk => count_active.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => count_active.OUTPUTSELECT
rst => to_cpu[2]~reg0.ENA
rst => to_cpu[1]~reg0.ENA
rst => to_cpu[0]~reg0.ENA
rst => to_cpu[3]~reg0.ENA
rst => to_cpu[4]~reg0.ENA
rst => to_cpu[5]~reg0.ENA
rst => to_cpu[6]~reg0.ENA
rst => to_cpu[7]~reg0.ENA
ce => count_active.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => to_cpu.OUTPUTSELECT
ce => to_cpu.OUTPUTSELECT
ce => to_cpu.OUTPUTSELECT
ce => to_cpu.OUTPUTSELECT
ce => to_cpu.OUTPUTSELECT
ce => to_cpu.OUTPUTSELECT
ce => to_cpu.OUTPUTSELECT
ce => to_cpu.OUTPUTSELECT
wren => count_active.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
ren => to_cpu.OUTPUTSELECT
ren => to_cpu.OUTPUTSELECT
ren => to_cpu.OUTPUTSELECT
ren => to_cpu.OUTPUTSELECT
ren => to_cpu.OUTPUTSELECT
ren => to_cpu.OUTPUTSELECT
ren => to_cpu.OUTPUTSELECT
ren => to_cpu.OUTPUTSELECT
hsync => Mux3.IN5
vsync => Mux4.IN5
timer_int <= timer_int.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => Mux0.IN5
addr[0] => Decoder0.IN1
addr[0] => Mux1.IN2
addr[0] => Mux2.IN2
addr[0] => Mux3.IN1
addr[0] => Mux4.IN1
addr[0] => Mux5.IN1
addr[0] => Mux6.IN1
addr[0] => Mux7.IN1
addr[0] => Mux8.IN1
addr[1] => Mux0.IN4
addr[1] => Decoder0.IN0
addr[1] => Mux1.IN1
addr[1] => Mux2.IN1
addr[1] => Mux3.IN0
addr[1] => Mux4.IN0
addr[1] => Mux5.IN0
addr[1] => Mux6.IN0
addr[1] => Mux7.IN0
addr[1] => Mux8.IN0
from_cpu[0] => counter.DATAB
from_cpu[0] => counter.DATAB
from_cpu[0] => counter.DATAB
from_cpu[1] => counter.DATAB
from_cpu[1] => counter.DATAB
from_cpu[1] => counter.DATAB
from_cpu[2] => counter.DATAB
from_cpu[2] => counter.DATAB
from_cpu[2] => counter.DATAB
from_cpu[3] => counter.DATAB
from_cpu[3] => counter.DATAB
from_cpu[3] => counter.DATAB
from_cpu[4] => counter.DATAB
from_cpu[4] => counter.DATAB
from_cpu[4] => counter.DATAB
from_cpu[5] => counter.DATAB
from_cpu[5] => counter.DATAB
from_cpu[5] => counter.DATAB
from_cpu[6] => counter.DATAB
from_cpu[6] => counter.DATAB
from_cpu[6] => counter.DATAB
from_cpu[7] => counter.DATAB
from_cpu[7] => counter.DATAB
from_cpu[7] => counter.DATAB
to_cpu[0] <= to_cpu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[1] <= to_cpu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[2] <= to_cpu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[3] <= to_cpu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[4] <= to_cpu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[5] <= to_cpu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[6] <= to_cpu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[7] <= to_cpu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|interrupt_controller:intcon_inst
clk => int_addr[0]~reg0.CLK
clk => int_addr[1]~reg0.CLK
clk => int_addr[2]~reg0.CLK
clk => int_rq~reg0.CLK
clk => to_cpu[0]~reg0.CLK
clk => to_cpu[1]~reg0.CLK
clk => to_cpu[2]~reg0.CLK
clk => to_cpu[3]~reg0.CLK
clk => to_cpu[4]~reg0.CLK
clk => to_cpu[5]~reg0.CLK
clk => to_cpu[6]~reg0.CLK
clk => to_cpu[7]~reg0.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => prev_in[0].CLK
clk => prev_in[1].CLK
clk => prev_in[2].CLK
clk => prev_in[3].CLK
clk => prev_in[4].CLK
clk => prev_in[5].CLK
clk => prev_in[6].CLK
clk => prev_in[7].CLK
clk => control[0].CLK
clk => control[1].CLK
clk => control[2].CLK
clk => control[3].CLK
clk => control[4].CLK
clk => control[5].CLK
clk => control[6].CLK
clk => control[7].CLK
clk => status[0].CLK
clk => status[1].CLK
clk => status[2].CLK
clk => status[3].CLK
clk => status[4].CLK
clk => status[5].CLK
clk => status[6].CLK
clk => status[7].CLK
rst => status.OUTPUTSELECT
rst => status.OUTPUTSELECT
rst => status.OUTPUTSELECT
rst => status.OUTPUTSELECT
rst => status.OUTPUTSELECT
rst => status.OUTPUTSELECT
rst => status.OUTPUTSELECT
rst => status.OUTPUTSELECT
rst => control.OUTPUTSELECT
rst => control.OUTPUTSELECT
rst => control.OUTPUTSELECT
rst => control.OUTPUTSELECT
rst => control.OUTPUTSELECT
rst => control.OUTPUTSELECT
rst => control.OUTPUTSELECT
rst => control.OUTPUTSELECT
rst => prev_in.OUTPUTSELECT
rst => prev_in.OUTPUTSELECT
rst => prev_in.OUTPUTSELECT
rst => prev_in.OUTPUTSELECT
rst => prev_in.OUTPUTSELECT
rst => prev_in.OUTPUTSELECT
rst => prev_in.OUTPUTSELECT
rst => prev_in.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => int_addr[0]~reg0.ENA
rst => int_addr[1]~reg0.ENA
rst => int_addr[2]~reg0.ENA
rst => int_rq~reg0.ENA
rst => to_cpu[0]~reg0.ENA
rst => to_cpu[1]~reg0.ENA
rst => to_cpu[2]~reg0.ENA
rst => to_cpu[3]~reg0.ENA
rst => to_cpu[4]~reg0.ENA
rst => to_cpu[5]~reg0.ENA
rst => to_cpu[6]~reg0.ENA
rst => to_cpu[7]~reg0.ENA
ce => always0.IN0
ce => to_cpu.OUTPUTSELECT
ce => to_cpu.OUTPUTSELECT
ce => to_cpu.OUTPUTSELECT
ce => to_cpu.OUTPUTSELECT
ce => to_cpu.OUTPUTSELECT
ce => to_cpu.OUTPUTSELECT
ce => to_cpu.OUTPUTSELECT
ce => to_cpu.OUTPUTSELECT
wren => always0.IN1
in0 => trig[0].IN1
in0 => prev_in.DATAA
in1 => trig[1].IN1
in1 => prev_in.DATAA
in2 => trig[2].IN1
in2 => prev_in.DATAA
in3 => trig[3].IN1
in3 => prev_in.DATAA
in4 => trig[4].IN1
in4 => prev_in.DATAA
in5 => trig[5].IN1
in5 => prev_in.DATAA
in6 => trig[6].IN1
in6 => prev_in.DATAA
in7 => trig[7].IN1
in7 => prev_in.DATAA
ri_addr => always0.IN1
ri_addr => to_cpu.OUTPUTSELECT
ri_addr => to_cpu.OUTPUTSELECT
ri_addr => to_cpu.OUTPUTSELECT
ri_addr => to_cpu.OUTPUTSELECT
ri_addr => to_cpu.OUTPUTSELECT
ri_addr => to_cpu.OUTPUTSELECT
ri_addr => to_cpu.OUTPUTSELECT
ri_addr => to_cpu.OUTPUTSELECT
ri_addr => always0.IN1
from_cpu[0] => control.DATAB
from_cpu[0] => status.IN1
from_cpu[1] => control.DATAB
from_cpu[1] => status.IN1
from_cpu[2] => control.DATAB
from_cpu[2] => status.IN1
from_cpu[3] => control.DATAB
from_cpu[3] => status.IN1
from_cpu[4] => control.DATAB
from_cpu[4] => status.IN1
from_cpu[5] => control.DATAB
from_cpu[5] => status.IN1
from_cpu[6] => control.DATAB
from_cpu[6] => status.IN1
from_cpu[7] => control.DATAB
from_cpu[7] => status.IN1
to_cpu[0] <= to_cpu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[1] <= to_cpu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[2] <= to_cpu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[3] <= to_cpu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[4] <= to_cpu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[5] <= to_cpu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[6] <= to_cpu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[7] <= to_cpu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_addr[0] <= int_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_addr[1] <= int_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_addr[2] <= int_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_rq <= int_rq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|MSC:MSC_inst
clk => prev_p2_flush_reg.CLK
clk => p2_flush_reg.CLK
clk => prev_p2_reset_reg.CLK
clk => p2_reset_reg.CLK
clk => prev_p1_reset_reg.CLK
clk => p1_reset_reg.CLK
clk => p2_control_enable.CLK
clk => p1_control_enable.CLK
clk => data_page[0].CLK
clk => data_page[1].CLK
clk => data_page[2].CLK
clk => data_page[3].CLK
clk => data_page[4].CLK
clk => data_page[5].CLK
clk => data_page[6].CLK
clk => program_page[0].CLK
clk => program_page[1].CLK
clk => program_page[2].CLK
clk => program_page[3].CLK
clk => program_page[4].CLK
clk => program_page[5].CLK
clk => p2_flush_req.CLK
clk => p2_reset_req.CLK
clk => p1_reset_req.CLK
clk => p1_active.CLK
clk => p2_active.CLK
clk => prev_p1_req.CLK
clk => prev_p2_req.CLK
rst => p1_reset.IN1
rst => p2_reset.IN1
rst => prev_p2_flush_reg.ACLR
rst => p2_flush_reg.ACLR
rst => prev_p2_reset_reg.ACLR
rst => p2_reset_reg.ACLR
rst => prev_p1_reset_reg.ACLR
rst => p1_reset_reg.ACLR
rst => p2_control_enable.ACLR
rst => p1_control_enable.ACLR
rst => data_page[0].ACLR
rst => data_page[1].ACLR
rst => data_page[2].ACLR
rst => data_page[3].ACLR
rst => data_page[4].ACLR
rst => data_page[5].ACLR
rst => data_page[6].ACLR
rst => program_page[0].ACLR
rst => program_page[1].ACLR
rst => program_page[2].ACLR
rst => program_page[3].ACLR
rst => program_page[4].ACLR
rst => program_page[5].ACLR
rst => p2_flush_req.ACLR
rst => p2_reset_req.PRESET
rst => p1_reset_req.PRESET
rst => p1_active.ACLR
rst => p2_active.ACLR
rst => prev_p1_req.ACLR
rst => prev_p2_req.ACLR
wren => p2_reset_reg.OUTPUTSELECT
wren => p2_flush_reg.OUTPUTSELECT
wren => p1_reset_reg.OUTPUTSELECT
wren => program_page[5].ENA
wren => program_page[4].ENA
wren => program_page[3].ENA
wren => program_page[2].ENA
wren => program_page[1].ENA
wren => program_page[0].ENA
wren => data_page[6].ENA
wren => data_page[5].ENA
wren => data_page[4].ENA
wren => data_page[3].ENA
wren => data_page[2].ENA
wren => data_page[1].ENA
wren => data_page[0].ENA
wren => p1_control_enable.ENA
wren => p2_control_enable.ENA
A[0] => Decoder0.IN1
A[1] => Decoder0.IN0
data[0] => p1_reset_reg.DATAB
data[0] => program_page.DATAB
data[0] => p2_reset_reg.DATAB
data[0] => data_page.DATAB
data[1] => program_page.DATAB
data[1] => p2_flush_reg.DATAB
data[1] => data_page.DATAB
data[2] => program_page.DATAB
data[2] => data_page.DATAB
data[3] => program_page.DATAB
data[3] => data_page.DATAB
data[3] => p2_control_enable.DATAB
data[3] => p1_control_enable.DATAB
data[4] => program_page.DATAB
data[4] => data_page.DATAB
data[5] => program_page.DATAB
data[5] => data_page.DATAB
data[6] => data_page.DATAB
p1_page[0] <= program_page[0].DB_MAX_OUTPUT_PORT_TYPE
p1_page[1] <= program_page[1].DB_MAX_OUTPUT_PORT_TYPE
p1_page[2] <= program_page[2].DB_MAX_OUTPUT_PORT_TYPE
p1_page[3] <= program_page[3].DB_MAX_OUTPUT_PORT_TYPE
p1_page[4] <= program_page[4].DB_MAX_OUTPUT_PORT_TYPE
p1_page[5] <= program_page[5].DB_MAX_OUTPUT_PORT_TYPE
p2_page[0] <= data_page[0].DB_MAX_OUTPUT_PORT_TYPE
p2_page[1] <= data_page[1].DB_MAX_OUTPUT_PORT_TYPE
p2_page[2] <= data_page[2].DB_MAX_OUTPUT_PORT_TYPE
p2_page[3] <= data_page[3].DB_MAX_OUTPUT_PORT_TYPE
p2_page[4] <= data_page[4].DB_MAX_OUTPUT_PORT_TYPE
p2_page[5] <= data_page[5].DB_MAX_OUTPUT_PORT_TYPE
p2_page[6] <= data_page[6].DB_MAX_OUTPUT_PORT_TYPE
p1_reset <= p1_reset.DB_MAX_OUTPUT_PORT_TYPE
p2_reset <= p2_reset.DB_MAX_OUTPUT_PORT_TYPE
p2_flush <= p2_flush.DB_MAX_OUTPUT_PORT_TYPE
p2_req => p2_idle.IN1
p2_req => always0.IN1
p2_req => prev_p2_req.DATAIN
p1_req => p1_idle.IN1
p1_req => always0.IN1
p1_req => prev_p1_req.DATAIN
p2_ready => p2_idle.IN1
p2_ready => p2_active.OUTPUTSELECT
p1_ready => p1_idle.IN1
p1_ready => p1_active.OUTPUTSELECT


|R3_PVP|VGA:VGA_inst
clk_sys => clk_sys.IN1
clk_25 => clk_25.IN1
rst => rst.IN1
VGA_MS => VGA_mode.OUTPUTSELECT
VGA_WrEn => VGA_WrEn.IN1
VGA_Din[0] => VGA_Din[0].IN1
VGA_Din[1] => VGA_Din[1].IN1
VGA_Din[2] => VGA_Din[2].IN1
VGA_Din[3] => VGA_Din[3].IN1
VGA_Din[4] => VGA_Din[4].IN1
VGA_Din[5] => VGA_Din[5].IN1
VGA_Din[6] => VGA_Din[6].IN1
VGA_Din[7] => VGA_Din[7].IN1
VGA_A[0] => VGA_A[0].IN1
VGA_A[1] => VGA_A[1].IN1
VGA_A[2] => VGA_A[2].IN1
VGA_A[3] => VGA_A[3].IN1
VGA_A[4] => VGA_A[4].IN1
VGA_A[5] => VGA_A[5].IN1
VGA_A[6] => VGA_A[6].IN1
VGA_A[7] => VGA_A[7].IN1
VGA_A[8] => VGA_A[8].IN1
VGA_A[9] => VGA_A[9].IN1
VGA_A[10] => VGA_A[10].IN1
VGA_A[11] => VGA_A[11].IN1
VGA_Dout[0] <= VGA_RAM:RAM_VGA.q_a
VGA_Dout[1] <= VGA_RAM:RAM_VGA.q_a
VGA_Dout[2] <= VGA_RAM:RAM_VGA.q_a
VGA_Dout[3] <= VGA_RAM:RAM_VGA.q_a
VGA_Dout[4] <= VGA_RAM:RAM_VGA.q_a
VGA_Dout[5] <= VGA_RAM:RAM_VGA.q_a
VGA_Dout[6] <= VGA_RAM:RAM_VGA.q_a
VGA_Dout[7] <= VGA_RAM:RAM_VGA.q_a
R[0] <= MC6847_gen3:VDG.port7
R[1] <= MC6847_gen3:VDG.port7
G[0] <= MC6847_gen3:VDG.port8
G[1] <= MC6847_gen3:VDG.port8
B[0] <= MC6847_gen3:VDG.port9
B[1] <= MC6847_gen3:VDG.port9
HSYNC <= MC6847_gen3:VDG.port10
VSYNC <= MC6847_gen3:VDG.port11


|R3_PVP|VGA:VGA_inst|VGA_RAM:RAM_VGA
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|R3_PVP|VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component
wren_a => altsyncram_60i2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_60i2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_60i2:auto_generated.data_a[0]
data_a[1] => altsyncram_60i2:auto_generated.data_a[1]
data_a[2] => altsyncram_60i2:auto_generated.data_a[2]
data_a[3] => altsyncram_60i2:auto_generated.data_a[3]
data_a[4] => altsyncram_60i2:auto_generated.data_a[4]
data_a[5] => altsyncram_60i2:auto_generated.data_a[5]
data_a[6] => altsyncram_60i2:auto_generated.data_a[6]
data_a[7] => altsyncram_60i2:auto_generated.data_a[7]
data_b[0] => altsyncram_60i2:auto_generated.data_b[0]
data_b[1] => altsyncram_60i2:auto_generated.data_b[1]
data_b[2] => altsyncram_60i2:auto_generated.data_b[2]
data_b[3] => altsyncram_60i2:auto_generated.data_b[3]
data_b[4] => altsyncram_60i2:auto_generated.data_b[4]
data_b[5] => altsyncram_60i2:auto_generated.data_b[5]
data_b[6] => altsyncram_60i2:auto_generated.data_b[6]
data_b[7] => altsyncram_60i2:auto_generated.data_b[7]
address_a[0] => altsyncram_60i2:auto_generated.address_a[0]
address_a[1] => altsyncram_60i2:auto_generated.address_a[1]
address_a[2] => altsyncram_60i2:auto_generated.address_a[2]
address_a[3] => altsyncram_60i2:auto_generated.address_a[3]
address_a[4] => altsyncram_60i2:auto_generated.address_a[4]
address_a[5] => altsyncram_60i2:auto_generated.address_a[5]
address_a[6] => altsyncram_60i2:auto_generated.address_a[6]
address_a[7] => altsyncram_60i2:auto_generated.address_a[7]
address_a[8] => altsyncram_60i2:auto_generated.address_a[8]
address_a[9] => altsyncram_60i2:auto_generated.address_a[9]
address_a[10] => altsyncram_60i2:auto_generated.address_a[10]
address_a[11] => altsyncram_60i2:auto_generated.address_a[11]
address_b[0] => altsyncram_60i2:auto_generated.address_b[0]
address_b[1] => altsyncram_60i2:auto_generated.address_b[1]
address_b[2] => altsyncram_60i2:auto_generated.address_b[2]
address_b[3] => altsyncram_60i2:auto_generated.address_b[3]
address_b[4] => altsyncram_60i2:auto_generated.address_b[4]
address_b[5] => altsyncram_60i2:auto_generated.address_b[5]
address_b[6] => altsyncram_60i2:auto_generated.address_b[6]
address_b[7] => altsyncram_60i2:auto_generated.address_b[7]
address_b[8] => altsyncram_60i2:auto_generated.address_b[8]
address_b[9] => altsyncram_60i2:auto_generated.address_b[9]
address_b[10] => altsyncram_60i2:auto_generated.address_b[10]
address_b[11] => altsyncram_60i2:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_60i2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_60i2:auto_generated.q_a[0]
q_a[1] <= altsyncram_60i2:auto_generated.q_a[1]
q_a[2] <= altsyncram_60i2:auto_generated.q_a[2]
q_a[3] <= altsyncram_60i2:auto_generated.q_a[3]
q_a[4] <= altsyncram_60i2:auto_generated.q_a[4]
q_a[5] <= altsyncram_60i2:auto_generated.q_a[5]
q_a[6] <= altsyncram_60i2:auto_generated.q_a[6]
q_a[7] <= altsyncram_60i2:auto_generated.q_a[7]
q_b[0] <= altsyncram_60i2:auto_generated.q_b[0]
q_b[1] <= altsyncram_60i2:auto_generated.q_b[1]
q_b[2] <= altsyncram_60i2:auto_generated.q_b[2]
q_b[3] <= altsyncram_60i2:auto_generated.q_b[3]
q_b[4] <= altsyncram_60i2:auto_generated.q_b[4]
q_b[5] <= altsyncram_60i2:auto_generated.q_b[5]
q_b[6] <= altsyncram_60i2:auto_generated.q_b[6]
q_b[7] <= altsyncram_60i2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|R3_PVP|VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|R3_PVP|VGA:VGA_inst|MC6847_gen3:VDG
clk_25 => clk_25.IN1
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => active_rows.OUTPUTSELECT
reset => active_area.OUTPUTSELECT
reset => horiz_scaler.OUTPUTSELECT
reset => horiz_scaler.OUTPUTSELECT
reset => horiz_scaler.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => cell_line.OUTPUTSELECT
reset => cell_line.OUTPUTSELECT
reset => cell_line.OUTPUTSELECT
reset => cell_line.OUTPUTSELECT
reset => cell_count.OUTPUTSELECT
reset => cell_count.OUTPUTSELECT
reset => cell_count.OUTPUTSELECT
reset => cell_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => vert_scaler.OUTPUTSELECT
reset => vert_scaler.OUTPUTSELECT
reset => vert_scaler.OUTPUTSELECT
AG => AG_s.DATAB
SA => SA_s.DATAB
INV => INV_s.DATAB
DD[0] => DD[0].IN1
DD[1] => DD[1].IN1
DD[2] => DD[2].IN1
DD[3] => DD[3].IN1
DD[4] => DD[4].IN1
DD[5] => DD[5].IN1
DD[6] => DD_s.DATAB
DD[7] => DD_s.DATAB
DA[0] <= DA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[1] <= DA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[2] <= DA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[3] <= DA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[4] <= DA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[5] <= DA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[6] <= DA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[7] <= DA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[8] <= DA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[9] <= DA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[10] <= DA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[11] <= DA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[0] <= R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HSYNC <= HSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSYNC <= VSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|R3_PVP|VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_57a1:auto_generated.address_a[0]
address_a[1] => altsyncram_57a1:auto_generated.address_a[1]
address_a[2] => altsyncram_57a1:auto_generated.address_a[2]
address_a[3] => altsyncram_57a1:auto_generated.address_a[3]
address_a[4] => altsyncram_57a1:auto_generated.address_a[4]
address_a[5] => altsyncram_57a1:auto_generated.address_a[5]
address_a[6] => altsyncram_57a1:auto_generated.address_a[6]
address_a[7] => altsyncram_57a1:auto_generated.address_a[7]
address_a[8] => altsyncram_57a1:auto_generated.address_a[8]
address_a[9] => altsyncram_57a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_57a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_57a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_57a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_57a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_57a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_57a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_57a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_57a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_57a1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|R3_PVP|VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|R3_PVP|RIPTIDE_III:CPU_inst
clk => clk.IN8
n_halt => HALT.DATAIN
p_cache_miss => p_cache_miss.IN2
d_cache_miss => d_cache_miss.IN1
n_reset => RST_hold.DATAIN
n_reset => RST.IN1
int_rq => prev_int_rq.IN1
int_rq => interrupt.IN1
int_addr[0] => int_addr[0].IN1
int_addr[1] => int_addr[1].IN1
int_addr[2] => int_addr[2].IN1
I[0] => I[0].IN1
I[1] => I[1].IN1
I[2] => I[2].IN1
I[3] => I[3].IN1
I[4] => I[4].IN1
I[5] => I[5].IN1
I[6] => I[6].IN1
I[7] => I[7].IN1
I[8] => I[8].IN1
I[9] => I[9].IN1
I[10] => I[10].IN1
I[11] => I[11].IN1
I[12] => I[12].IN1
I[13] => I[13].IN1
I[14] => I[14].IN1
I[15] => I[15].IN1
A[0] <= PC:PC0.A
A[1] <= PC:PC0.A
A[2] <= PC:PC0.A
A[3] <= PC:PC0.A
A[4] <= PC:PC0.A
A[5] <= PC:PC0.A
A[6] <= PC:PC0.A
A[7] <= PC:PC0.A
A[8] <= PC:PC0.A
A[9] <= PC:PC0.A
A[10] <= PC:PC0.A
A[11] <= PC:PC0.A
A[12] <= PC:PC0.A
A[13] <= PC:PC0.A
A[14] <= PC:PC0.A
A[15] <= PC:PC0.A
address[0] <= reg_file:reg_file0.ivr
address[1] <= reg_file:reg_file0.ivr
address[2] <= reg_file:reg_file0.ivr
address[3] <= reg_file:reg_file0.ivr
address[4] <= reg_file:reg_file0.ivr
address[5] <= reg_file:reg_file0.ivr
address[6] <= reg_file:reg_file0.ivr
address[7] <= reg_file:reg_file0.ivr
address[8] <= reg_file:reg_file0.ivl
address[9] <= reg_file:reg_file0.ivl
address[10] <= reg_file:reg_file0.ivl
address[11] <= reg_file:reg_file0.ivl
address[12] <= reg_file:reg_file0.ivl
address[13] <= reg_file:reg_file0.ivl
address[14] <= reg_file:reg_file0.ivl
address[15] <= reg_file:reg_file0.ivl
data_out[0] <= shift_merge:shift_merge0.data_out
data_out[1] <= shift_merge:shift_merge0.data_out
data_out[2] <= shift_merge:shift_merge0.data_out
data_out[3] <= shift_merge:shift_merge0.data_out
data_out[4] <= shift_merge:shift_merge0.data_out
data_out[5] <= shift_merge:shift_merge0.data_out
data_out[6] <= shift_merge:shift_merge0.data_out
data_out[7] <= shift_merge:shift_merge0.data_out
data_out[8] <= shift_merge:shift_merge0.data_out
data_out[9] <= shift_merge:shift_merge0.data_out
data_out[10] <= shift_merge:shift_merge0.data_out
data_out[11] <= shift_merge:shift_merge0.data_out
data_out[12] <= shift_merge:shift_merge0.data_out
data_out[13] <= shift_merge:shift_merge0.data_out
data_out[14] <= shift_merge:shift_merge0.data_out
data_out[15] <= shift_merge:shift_merge0.data_out
data_in[0] => IV_in.DATAB
data_in[1] => IV_in.DATAB
data_in[2] => IV_in.DATAB
data_in[3] => IV_in.DATAB
data_in[4] => IV_in.DATAB
data_in[5] => IV_in.DATAB
data_in[6] => IV_in.DATAB
data_in[7] => IV_in.DATAB
data_in[8] => IV_in.DATAA
data_in[9] => IV_in.DATAA
data_in[10] => IV_in.DATAA
data_in[11] => IV_in.DATAA
data_in[12] => IV_in.DATAA
data_in[13] => IV_in.DATAA
data_in[14] => IV_in.DATAA
data_in[15] => IV_in.DATAA
IO_WC <= WC6.DB_MAX_OUTPUT_PORT_TYPE
IO_RC <= IO_RC.DB_MAX_OUTPUT_PORT_TYPE
IO_n_LB_w <= n_LB_w6.DB_MAX_OUTPUT_PORT_TYPE
IO_n_LB_r <= n_LB_r.DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|RIPTIDE_III:CPU_inst|reg_file:reg_file0
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
clk => aux[0].CLK
clk => aux[1].CLK
clk => aux[2].CLK
clk => aux[3].CLK
clk => aux[4].CLK
clk => aux[5].CLK
clk => aux[6].CLK
clk => aux[7].CLK
clk => r1[0].CLK
clk => r1[1].CLK
clk => r1[2].CLK
clk => r1[3].CLK
clk => r1[4].CLK
clk => r1[5].CLK
clk => r1[6].CLK
clk => r1[7].CLK
clk => r2[0].CLK
clk => r2[1].CLK
clk => r2[2].CLK
clk => r2[3].CLK
clk => r2[4].CLK
clk => r2[5].CLK
clk => r2[6].CLK
clk => r2[7].CLK
clk => r3[0].CLK
clk => r3[1].CLK
clk => r3[2].CLK
clk => r3[3].CLK
clk => r3[4].CLK
clk => r3[5].CLK
clk => r3[6].CLK
clk => r3[7].CLK
clk => r4[0].CLK
clk => r4[1].CLK
clk => r4[2].CLK
clk => r4[3].CLK
clk => r4[4].CLK
clk => r4[5].CLK
clk => r4[6].CLK
clk => r4[7].CLK
clk => r5[0].CLK
clk => r5[1].CLK
clk => r5[2].CLK
clk => r5[3].CLK
clk => r5[4].CLK
clk => r5[5].CLK
clk => r5[6].CLK
clk => r5[7].CLK
clk => r6[0].CLK
clk => r6[1].CLK
clk => r6[2].CLK
clk => r6[3].CLK
clk => r6[4].CLK
clk => r6[5].CLK
clk => r6[6].CLK
clk => r6[7].CLK
clk => ivl_reg[0].CLK
clk => ivl_reg[1].CLK
clk => ivl_reg[2].CLK
clk => ivl_reg[3].CLK
clk => ivl_reg[4].CLK
clk => ivl_reg[5].CLK
clk => ivl_reg[6].CLK
clk => ivl_reg[7].CLK
clk => r11[0].CLK
clk => r11[1].CLK
clk => r11[2].CLK
clk => r11[3].CLK
clk => r11[4].CLK
clk => r11[5].CLK
clk => r11[6].CLK
clk => r11[7].CLK
clk => r12[0].CLK
clk => r12[1].CLK
clk => r12[2].CLK
clk => r12[3].CLK
clk => r12[4].CLK
clk => r12[5].CLK
clk => r12[6].CLK
clk => r12[7].CLK
clk => r13[0].CLK
clk => r13[1].CLK
clk => r13[2].CLK
clk => r13[3].CLK
clk => r13[4].CLK
clk => r13[5].CLK
clk => r13[6].CLK
clk => r13[7].CLK
clk => r14[0].CLK
clk => r14[1].CLK
clk => r14[2].CLK
clk => r14[3].CLK
clk => r14[4].CLK
clk => r14[5].CLK
clk => r14[6].CLK
clk => r14[7].CLK
clk => r15[0].CLK
clk => r15[1].CLK
clk => r15[2].CLK
clk => r15[3].CLK
clk => r15[4].CLK
clk => r15[5].CLK
clk => r15[6].CLK
clk => r15[7].CLK
clk => r16[0].CLK
clk => r16[1].CLK
clk => r16[2].CLK
clk => r16[3].CLK
clk => r16[4].CLK
clk => r16[5].CLK
clk => r16[6].CLK
clk => r16[7].CLK
clk => ivr_reg[0].CLK
clk => ivr_reg[1].CLK
clk => ivr_reg[2].CLK
clk => ivr_reg[3].CLK
clk => ivr_reg[4].CLK
clk => ivr_reg[5].CLK
clk => ivr_reg[6].CLK
clk => ivr_reg[7].CLK
clk => prev_wren.CLK
clk => prev_w_data[0].CLK
clk => prev_w_data[1].CLK
clk => prev_w_data[2].CLK
clk => prev_w_data[3].CLK
clk => prev_w_data[4].CLK
clk => prev_w_data[5].CLK
clk => prev_w_data[6].CLK
clk => prev_w_data[7].CLK
clk => prev_a_address[0].CLK
clk => prev_a_address[1].CLK
clk => prev_a_address[2].CLK
clk => prev_a_address[3].CLK
clk => prev_w_address[0].CLK
clk => prev_w_address[1].CLK
clk => prev_w_address[2].CLK
clk => prev_w_address[3].CLK
data_hazard => r1[4].ENA
data_hazard => r1[3].ENA
data_hazard => r1[2].ENA
data_hazard => r1[1].ENA
data_hazard => r1[0].ENA
data_hazard => aux[7].ENA
data_hazard => aux[6].ENA
data_hazard => aux[5].ENA
data_hazard => aux[4].ENA
data_hazard => aux[3].ENA
data_hazard => aux[2].ENA
data_hazard => aux[1].ENA
data_hazard => aux[0].ENA
data_hazard => a_reg[7].ENA
data_hazard => a_reg[6].ENA
data_hazard => a_reg[5].ENA
data_hazard => a_reg[4].ENA
data_hazard => a_reg[3].ENA
data_hazard => a_reg[2].ENA
data_hazard => a_reg[1].ENA
data_hazard => a_reg[0].ENA
data_hazard => r1[5].ENA
data_hazard => r1[6].ENA
data_hazard => r1[7].ENA
data_hazard => r2[0].ENA
data_hazard => r2[1].ENA
data_hazard => r2[2].ENA
data_hazard => r2[3].ENA
data_hazard => r2[4].ENA
data_hazard => r2[5].ENA
data_hazard => r2[6].ENA
data_hazard => r2[7].ENA
data_hazard => r3[0].ENA
data_hazard => r3[1].ENA
data_hazard => r3[2].ENA
data_hazard => r3[3].ENA
data_hazard => r3[4].ENA
data_hazard => r3[5].ENA
data_hazard => r3[6].ENA
data_hazard => r3[7].ENA
data_hazard => r4[0].ENA
data_hazard => r4[1].ENA
data_hazard => r4[2].ENA
data_hazard => r4[3].ENA
data_hazard => r4[4].ENA
data_hazard => r4[5].ENA
data_hazard => r4[6].ENA
data_hazard => r4[7].ENA
data_hazard => r5[0].ENA
data_hazard => r5[1].ENA
data_hazard => r5[2].ENA
data_hazard => r5[3].ENA
data_hazard => r5[4].ENA
data_hazard => r5[5].ENA
data_hazard => r5[6].ENA
data_hazard => r5[7].ENA
data_hazard => r6[0].ENA
data_hazard => r6[1].ENA
data_hazard => r6[2].ENA
data_hazard => r6[3].ENA
data_hazard => r6[4].ENA
data_hazard => r6[5].ENA
data_hazard => r6[6].ENA
data_hazard => r6[7].ENA
data_hazard => ivl_reg[0].ENA
data_hazard => ivl_reg[1].ENA
data_hazard => ivl_reg[2].ENA
data_hazard => ivl_reg[3].ENA
data_hazard => ivl_reg[4].ENA
data_hazard => ivl_reg[5].ENA
data_hazard => ivl_reg[6].ENA
data_hazard => ivl_reg[7].ENA
data_hazard => r11[0].ENA
data_hazard => r11[1].ENA
data_hazard => r11[2].ENA
data_hazard => r11[3].ENA
data_hazard => r11[4].ENA
data_hazard => r11[5].ENA
data_hazard => r11[6].ENA
data_hazard => r11[7].ENA
data_hazard => r12[0].ENA
data_hazard => r12[1].ENA
data_hazard => r12[2].ENA
data_hazard => r12[3].ENA
data_hazard => r12[4].ENA
data_hazard => r12[5].ENA
data_hazard => r12[6].ENA
data_hazard => r12[7].ENA
data_hazard => r13[0].ENA
data_hazard => r13[1].ENA
data_hazard => r13[2].ENA
data_hazard => r13[3].ENA
data_hazard => r13[4].ENA
data_hazard => r13[5].ENA
data_hazard => r13[6].ENA
data_hazard => r13[7].ENA
data_hazard => r14[0].ENA
data_hazard => r14[1].ENA
data_hazard => r14[2].ENA
data_hazard => r14[3].ENA
data_hazard => r14[4].ENA
data_hazard => r14[5].ENA
data_hazard => r14[6].ENA
data_hazard => r14[7].ENA
data_hazard => r15[0].ENA
data_hazard => r15[1].ENA
data_hazard => r15[2].ENA
data_hazard => r15[3].ENA
data_hazard => r15[4].ENA
data_hazard => r15[5].ENA
data_hazard => r15[6].ENA
data_hazard => r15[7].ENA
data_hazard => r16[0].ENA
data_hazard => r16[1].ENA
data_hazard => r16[2].ENA
data_hazard => r16[3].ENA
data_hazard => r16[4].ENA
data_hazard => r16[5].ENA
data_hazard => r16[6].ENA
data_hazard => r16[7].ENA
data_hazard => ivr_reg[0].ENA
data_hazard => ivr_reg[1].ENA
data_hazard => ivr_reg[2].ENA
data_hazard => ivr_reg[3].ENA
data_hazard => ivr_reg[4].ENA
data_hazard => ivr_reg[5].ENA
data_hazard => ivr_reg[6].ENA
data_hazard => ivr_reg[7].ENA
data_hazard => prev_wren.ENA
data_hazard => prev_w_data[0].ENA
data_hazard => prev_w_data[1].ENA
data_hazard => prev_w_data[2].ENA
data_hazard => prev_w_data[3].ENA
data_hazard => prev_w_data[4].ENA
data_hazard => prev_w_data[5].ENA
data_hazard => prev_w_data[6].ENA
data_hazard => prev_w_data[7].ENA
data_hazard => prev_a_address[0].ENA
data_hazard => prev_a_address[1].ENA
data_hazard => prev_a_address[2].ENA
data_hazard => prev_a_address[3].ENA
data_hazard => prev_w_address[0].ENA
data_hazard => prev_w_address[1].ENA
data_hazard => prev_w_address[2].ENA
data_hazard => prev_w_address[3].ENA
wren => aux_forward.IN1
wren => a_forward0.IN1
wren => ivr_reg.OUTPUTSELECT
wren => ivr_reg.OUTPUTSELECT
wren => ivr_reg.OUTPUTSELECT
wren => ivr_reg.OUTPUTSELECT
wren => ivr_reg.OUTPUTSELECT
wren => ivr_reg.OUTPUTSELECT
wren => ivr_reg.OUTPUTSELECT
wren => ivr_reg.OUTPUTSELECT
wren => r16.OUTPUTSELECT
wren => r16.OUTPUTSELECT
wren => r16.OUTPUTSELECT
wren => r16.OUTPUTSELECT
wren => r16.OUTPUTSELECT
wren => r16.OUTPUTSELECT
wren => r16.OUTPUTSELECT
wren => r16.OUTPUTSELECT
wren => r15.OUTPUTSELECT
wren => r15.OUTPUTSELECT
wren => r15.OUTPUTSELECT
wren => r15.OUTPUTSELECT
wren => r15.OUTPUTSELECT
wren => r15.OUTPUTSELECT
wren => r15.OUTPUTSELECT
wren => r15.OUTPUTSELECT
wren => r14.OUTPUTSELECT
wren => r14.OUTPUTSELECT
wren => r14.OUTPUTSELECT
wren => r14.OUTPUTSELECT
wren => r14.OUTPUTSELECT
wren => r14.OUTPUTSELECT
wren => r14.OUTPUTSELECT
wren => r14.OUTPUTSELECT
wren => r13.OUTPUTSELECT
wren => r13.OUTPUTSELECT
wren => r13.OUTPUTSELECT
wren => r13.OUTPUTSELECT
wren => r13.OUTPUTSELECT
wren => r13.OUTPUTSELECT
wren => r13.OUTPUTSELECT
wren => r13.OUTPUTSELECT
wren => r12.OUTPUTSELECT
wren => r12.OUTPUTSELECT
wren => r12.OUTPUTSELECT
wren => r12.OUTPUTSELECT
wren => r12.OUTPUTSELECT
wren => r12.OUTPUTSELECT
wren => r12.OUTPUTSELECT
wren => r12.OUTPUTSELECT
wren => r11.OUTPUTSELECT
wren => r11.OUTPUTSELECT
wren => r11.OUTPUTSELECT
wren => r11.OUTPUTSELECT
wren => r11.OUTPUTSELECT
wren => r11.OUTPUTSELECT
wren => r11.OUTPUTSELECT
wren => r11.OUTPUTSELECT
wren => ivl_reg.OUTPUTSELECT
wren => ivl_reg.OUTPUTSELECT
wren => ivl_reg.OUTPUTSELECT
wren => ivl_reg.OUTPUTSELECT
wren => ivl_reg.OUTPUTSELECT
wren => ivl_reg.OUTPUTSELECT
wren => ivl_reg.OUTPUTSELECT
wren => ivl_reg.OUTPUTSELECT
wren => r6.OUTPUTSELECT
wren => r6.OUTPUTSELECT
wren => r6.OUTPUTSELECT
wren => r6.OUTPUTSELECT
wren => r6.OUTPUTSELECT
wren => r6.OUTPUTSELECT
wren => r6.OUTPUTSELECT
wren => r6.OUTPUTSELECT
wren => r5.OUTPUTSELECT
wren => r5.OUTPUTSELECT
wren => r5.OUTPUTSELECT
wren => r5.OUTPUTSELECT
wren => r5.OUTPUTSELECT
wren => r5.OUTPUTSELECT
wren => r5.OUTPUTSELECT
wren => r5.OUTPUTSELECT
wren => r4.OUTPUTSELECT
wren => r4.OUTPUTSELECT
wren => r4.OUTPUTSELECT
wren => r4.OUTPUTSELECT
wren => r4.OUTPUTSELECT
wren => r4.OUTPUTSELECT
wren => r4.OUTPUTSELECT
wren => r4.OUTPUTSELECT
wren => r3.OUTPUTSELECT
wren => r3.OUTPUTSELECT
wren => r3.OUTPUTSELECT
wren => r3.OUTPUTSELECT
wren => r3.OUTPUTSELECT
wren => r3.OUTPUTSELECT
wren => r3.OUTPUTSELECT
wren => r3.OUTPUTSELECT
wren => r2.OUTPUTSELECT
wren => r2.OUTPUTSELECT
wren => r2.OUTPUTSELECT
wren => r2.OUTPUTSELECT
wren => r2.OUTPUTSELECT
wren => r2.OUTPUTSELECT
wren => r2.OUTPUTSELECT
wren => r2.OUTPUTSELECT
wren => r1.OUTPUTSELECT
wren => r1.OUTPUTSELECT
wren => r1.OUTPUTSELECT
wren => r1.OUTPUTSELECT
wren => r1.OUTPUTSELECT
wren => r1.OUTPUTSELECT
wren => r1.OUTPUTSELECT
wren => r1.OUTPUTSELECT
wren => aux.OUTPUTSELECT
wren => aux.OUTPUTSELECT
wren => aux.OUTPUTSELECT
wren => aux.OUTPUTSELECT
wren => aux.OUTPUTSELECT
wren => aux.OUTPUTSELECT
wren => aux.OUTPUTSELECT
wren => aux.OUTPUTSELECT
wren => prev_wren.DATAIN
a_address[0] => Mux0.IN4
a_address[0] => Mux1.IN4
a_address[0] => Mux2.IN4
a_address[0] => Mux3.IN4
a_address[0] => Mux4.IN4
a_address[0] => Mux5.IN4
a_address[0] => Mux6.IN4
a_address[0] => Mux7.IN4
a_address[0] => prev_a_address[0].DATAIN
a_address[1] => Mux0.IN3
a_address[1] => Mux1.IN3
a_address[1] => Mux2.IN3
a_address[1] => Mux3.IN3
a_address[1] => Mux4.IN3
a_address[1] => Mux5.IN3
a_address[1] => Mux6.IN3
a_address[1] => Mux7.IN3
a_address[1] => prev_a_address[1].DATAIN
a_address[2] => Mux0.IN2
a_address[2] => Mux1.IN2
a_address[2] => Mux2.IN2
a_address[2] => Mux3.IN2
a_address[2] => Mux4.IN2
a_address[2] => Mux5.IN2
a_address[2] => Mux6.IN2
a_address[2] => Mux7.IN2
a_address[2] => prev_a_address[2].DATAIN
a_address[3] => Mux0.IN1
a_address[3] => Mux1.IN1
a_address[3] => Mux2.IN1
a_address[3] => Mux3.IN1
a_address[3] => Mux4.IN1
a_address[3] => Mux5.IN1
a_address[3] => Mux6.IN1
a_address[3] => Mux7.IN1
a_address[3] => prev_a_address[3].DATAIN
w_address[0] => Equal1.IN3
w_address[0] => Decoder0.IN3
w_address[0] => Equal0.IN3
w_address[0] => prev_w_address[0].DATAIN
w_address[1] => Equal1.IN2
w_address[1] => Decoder0.IN2
w_address[1] => Equal0.IN2
w_address[1] => prev_w_address[1].DATAIN
w_address[2] => Equal1.IN1
w_address[2] => Decoder0.IN1
w_address[2] => Equal0.IN1
w_address[2] => prev_w_address[2].DATAIN
w_address[3] => Equal1.IN0
w_address[3] => Decoder0.IN0
w_address[3] => Equal0.IN0
w_address[3] => prev_w_address[3].DATAIN
w_data[0] => ivr_reg.DATAB
w_data[0] => r16.DATAB
w_data[0] => r15.DATAB
w_data[0] => r14.DATAB
w_data[0] => r13.DATAB
w_data[0] => r12.DATAB
w_data[0] => r11.DATAB
w_data[0] => ivl_reg.DATAB
w_data[0] => r6.DATAB
w_data[0] => r5.DATAB
w_data[0] => r4.DATAB
w_data[0] => r3.DATAB
w_data[0] => r2.DATAB
w_data[0] => r1.DATAB
w_data[0] => aux.DATAB
w_data[0] => a_data.DATAB
w_data[0] => aux_data.DATAB
w_data[0] => prev_w_data[0].DATAIN
w_data[1] => ivr_reg.DATAB
w_data[1] => r16.DATAB
w_data[1] => r15.DATAB
w_data[1] => r14.DATAB
w_data[1] => r13.DATAB
w_data[1] => r12.DATAB
w_data[1] => r11.DATAB
w_data[1] => ivl_reg.DATAB
w_data[1] => r6.DATAB
w_data[1] => r5.DATAB
w_data[1] => r4.DATAB
w_data[1] => r3.DATAB
w_data[1] => r2.DATAB
w_data[1] => r1.DATAB
w_data[1] => aux.DATAB
w_data[1] => a_data.DATAB
w_data[1] => aux_data.DATAB
w_data[1] => prev_w_data[1].DATAIN
w_data[2] => ivr_reg.DATAB
w_data[2] => r16.DATAB
w_data[2] => r15.DATAB
w_data[2] => r14.DATAB
w_data[2] => r13.DATAB
w_data[2] => r12.DATAB
w_data[2] => r11.DATAB
w_data[2] => ivl_reg.DATAB
w_data[2] => r6.DATAB
w_data[2] => r5.DATAB
w_data[2] => r4.DATAB
w_data[2] => r3.DATAB
w_data[2] => r2.DATAB
w_data[2] => r1.DATAB
w_data[2] => aux.DATAB
w_data[2] => a_data.DATAB
w_data[2] => aux_data.DATAB
w_data[2] => prev_w_data[2].DATAIN
w_data[3] => ivr_reg.DATAB
w_data[3] => r16.DATAB
w_data[3] => r15.DATAB
w_data[3] => r14.DATAB
w_data[3] => r13.DATAB
w_data[3] => r12.DATAB
w_data[3] => r11.DATAB
w_data[3] => ivl_reg.DATAB
w_data[3] => r6.DATAB
w_data[3] => r5.DATAB
w_data[3] => r4.DATAB
w_data[3] => r3.DATAB
w_data[3] => r2.DATAB
w_data[3] => r1.DATAB
w_data[3] => aux.DATAB
w_data[3] => a_data.DATAB
w_data[3] => aux_data.DATAB
w_data[3] => prev_w_data[3].DATAIN
w_data[4] => ivr_reg.DATAB
w_data[4] => r16.DATAB
w_data[4] => r15.DATAB
w_data[4] => r14.DATAB
w_data[4] => r13.DATAB
w_data[4] => r12.DATAB
w_data[4] => r11.DATAB
w_data[4] => ivl_reg.DATAB
w_data[4] => r6.DATAB
w_data[4] => r5.DATAB
w_data[4] => r4.DATAB
w_data[4] => r3.DATAB
w_data[4] => r2.DATAB
w_data[4] => r1.DATAB
w_data[4] => aux.DATAB
w_data[4] => a_data.DATAB
w_data[4] => aux_data.DATAB
w_data[4] => prev_w_data[4].DATAIN
w_data[5] => ivr_reg.DATAB
w_data[5] => r16.DATAB
w_data[5] => r15.DATAB
w_data[5] => r14.DATAB
w_data[5] => r13.DATAB
w_data[5] => r12.DATAB
w_data[5] => r11.DATAB
w_data[5] => ivl_reg.DATAB
w_data[5] => r6.DATAB
w_data[5] => r5.DATAB
w_data[5] => r4.DATAB
w_data[5] => r3.DATAB
w_data[5] => r2.DATAB
w_data[5] => r1.DATAB
w_data[5] => aux.DATAB
w_data[5] => a_data.DATAB
w_data[5] => aux_data.DATAB
w_data[5] => prev_w_data[5].DATAIN
w_data[6] => ivr_reg.DATAB
w_data[6] => r16.DATAB
w_data[6] => r15.DATAB
w_data[6] => r14.DATAB
w_data[6] => r13.DATAB
w_data[6] => r12.DATAB
w_data[6] => r11.DATAB
w_data[6] => ivl_reg.DATAB
w_data[6] => r6.DATAB
w_data[6] => r5.DATAB
w_data[6] => r4.DATAB
w_data[6] => r3.DATAB
w_data[6] => r2.DATAB
w_data[6] => r1.DATAB
w_data[6] => aux.DATAB
w_data[6] => a_data.DATAB
w_data[6] => aux_data.DATAB
w_data[6] => prev_w_data[6].DATAIN
w_data[7] => ivr_reg.DATAB
w_data[7] => r16.DATAB
w_data[7] => r15.DATAB
w_data[7] => r14.DATAB
w_data[7] => r13.DATAB
w_data[7] => r12.DATAB
w_data[7] => r11.DATAB
w_data[7] => ivl_reg.DATAB
w_data[7] => r6.DATAB
w_data[7] => r5.DATAB
w_data[7] => r4.DATAB
w_data[7] => r3.DATAB
w_data[7] => r2.DATAB
w_data[7] => r1.DATAB
w_data[7] => aux.DATAB
w_data[7] => a_data.DATAB
w_data[7] => aux_data.DATAB
w_data[7] => prev_w_data[7].DATAIN
a_data[0] <= a_data.DB_MAX_OUTPUT_PORT_TYPE
a_data[1] <= a_data.DB_MAX_OUTPUT_PORT_TYPE
a_data[2] <= a_data.DB_MAX_OUTPUT_PORT_TYPE
a_data[3] <= a_data.DB_MAX_OUTPUT_PORT_TYPE
a_data[4] <= a_data.DB_MAX_OUTPUT_PORT_TYPE
a_data[5] <= a_data.DB_MAX_OUTPUT_PORT_TYPE
a_data[6] <= a_data.DB_MAX_OUTPUT_PORT_TYPE
a_data[7] <= a_data.DB_MAX_OUTPUT_PORT_TYPE
aux_data[0] <= aux_data.DB_MAX_OUTPUT_PORT_TYPE
aux_data[1] <= aux_data.DB_MAX_OUTPUT_PORT_TYPE
aux_data[2] <= aux_data.DB_MAX_OUTPUT_PORT_TYPE
aux_data[3] <= aux_data.DB_MAX_OUTPUT_PORT_TYPE
aux_data[4] <= aux_data.DB_MAX_OUTPUT_PORT_TYPE
aux_data[5] <= aux_data.DB_MAX_OUTPUT_PORT_TYPE
aux_data[6] <= aux_data.DB_MAX_OUTPUT_PORT_TYPE
aux_data[7] <= aux_data.DB_MAX_OUTPUT_PORT_TYPE
ivr[0] <= ivr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ivr[1] <= ivr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ivr[2] <= ivr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ivr[3] <= ivr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
ivr[4] <= ivr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
ivr[5] <= ivr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
ivr[6] <= ivr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
ivr[7] <= ivr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
ivl[0] <= ivl_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ivl[1] <= ivl_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ivl[2] <= ivl_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ivl[3] <= ivl_reg[3].DB_MAX_OUTPUT_PORT_TYPE
ivl[4] <= ivl_reg[4].DB_MAX_OUTPUT_PORT_TYPE
ivl[5] <= ivl_reg[5].DB_MAX_OUTPUT_PORT_TYPE
ivl[6] <= ivl_reg[6].DB_MAX_OUTPUT_PORT_TYPE
ivl[7] <= ivl_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|RIPTIDE_III:CPU_inst|right_rotate:right_rotate0
clk => rotate_reg[0].CLK
clk => rotate_reg[1].CLK
clk => rotate_reg[2].CLK
clk => rotate_reg[3].CLK
clk => rotate_reg[4].CLK
clk => rotate_reg[5].CLK
clk => rotate_reg[6].CLK
clk => rotate_reg[7].CLK
data_hazard => rotate_reg[0].ENA
data_hazard => rotate_reg[1].ENA
data_hazard => rotate_reg[2].ENA
data_hazard => rotate_reg[3].ENA
data_hazard => rotate_reg[4].ENA
data_hazard => rotate_reg[5].ENA
data_hazard => rotate_reg[6].ENA
data_hazard => rotate_reg[7].ENA
rotate_in[0] => Mux0.IN7
rotate_in[0] => Mux1.IN7
rotate_in[0] => Mux2.IN7
rotate_in[0] => Mux3.IN7
rotate_in[0] => Mux4.IN7
rotate_in[0] => Mux5.IN7
rotate_in[0] => Mux6.IN7
rotate_in[0] => Mux7.IN7
rotate_in[1] => Mux0.IN6
rotate_in[1] => Mux1.IN6
rotate_in[1] => Mux2.IN6
rotate_in[1] => Mux3.IN6
rotate_in[1] => Mux4.IN6
rotate_in[1] => Mux5.IN6
rotate_in[1] => Mux6.IN6
rotate_in[1] => Mux7.IN6
rotate_in[2] => Mux0.IN5
rotate_in[2] => Mux1.IN5
rotate_in[2] => Mux2.IN5
rotate_in[2] => Mux3.IN5
rotate_in[2] => Mux4.IN5
rotate_in[2] => Mux5.IN5
rotate_in[2] => Mux6.IN5
rotate_in[2] => Mux7.IN5
rotate_in[3] => Mux0.IN4
rotate_in[3] => Mux1.IN4
rotate_in[3] => Mux2.IN4
rotate_in[3] => Mux3.IN4
rotate_in[3] => Mux4.IN4
rotate_in[3] => Mux5.IN4
rotate_in[3] => Mux6.IN4
rotate_in[3] => Mux7.IN4
rotate_in[4] => Mux0.IN3
rotate_in[4] => Mux1.IN3
rotate_in[4] => Mux2.IN3
rotate_in[4] => Mux3.IN3
rotate_in[4] => Mux4.IN3
rotate_in[4] => Mux5.IN3
rotate_in[4] => Mux6.IN3
rotate_in[4] => Mux7.IN3
rotate_in[5] => Mux0.IN2
rotate_in[5] => Mux1.IN2
rotate_in[5] => Mux2.IN2
rotate_in[5] => Mux3.IN2
rotate_in[5] => Mux4.IN2
rotate_in[5] => Mux5.IN2
rotate_in[5] => Mux6.IN2
rotate_in[5] => Mux7.IN2
rotate_in[6] => Mux0.IN1
rotate_in[6] => Mux1.IN1
rotate_in[6] => Mux2.IN1
rotate_in[6] => Mux3.IN1
rotate_in[6] => Mux4.IN1
rotate_in[6] => Mux5.IN1
rotate_in[6] => Mux6.IN1
rotate_in[6] => Mux7.IN1
rotate_in[7] => Mux0.IN0
rotate_in[7] => Mux1.IN0
rotate_in[7] => Mux2.IN0
rotate_in[7] => Mux3.IN0
rotate_in[7] => Mux4.IN0
rotate_in[7] => Mux5.IN0
rotate_in[7] => Mux6.IN0
rotate_in[7] => Mux7.IN0
rotate_out[0] <= rotate_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rotate_out[1] <= rotate_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rotate_out[2] <= rotate_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rotate_out[3] <= rotate_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rotate_out[4] <= rotate_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rotate_out[5] <= rotate_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rotate_out[6] <= rotate_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rotate_out[7] <= rotate_reg[7].DB_MAX_OUTPUT_PORT_TYPE
R[0] => Mux0.IN10
R[0] => Mux1.IN10
R[0] => Mux2.IN10
R[0] => Mux3.IN10
R[0] => Mux4.IN10
R[0] => Mux5.IN10
R[0] => Mux6.IN10
R[0] => Mux7.IN10
R[1] => Mux0.IN9
R[1] => Mux1.IN9
R[1] => Mux2.IN9
R[1] => Mux3.IN9
R[1] => Mux4.IN9
R[1] => Mux5.IN9
R[1] => Mux6.IN9
R[1] => Mux7.IN9
R[2] => Mux0.IN8
R[2] => Mux1.IN8
R[2] => Mux2.IN8
R[2] => Mux3.IN8
R[2] => Mux4.IN8
R[2] => Mux5.IN8
R[2] => Mux6.IN8
R[2] => Mux7.IN8


|R3_PVP|RIPTIDE_III:CPU_inst|right_rotate:right_rotate1
clk => rotate_reg[0].CLK
clk => rotate_reg[1].CLK
clk => rotate_reg[2].CLK
clk => rotate_reg[3].CLK
clk => rotate_reg[4].CLK
clk => rotate_reg[5].CLK
clk => rotate_reg[6].CLK
clk => rotate_reg[7].CLK
data_hazard => rotate_reg[0].ENA
data_hazard => rotate_reg[1].ENA
data_hazard => rotate_reg[2].ENA
data_hazard => rotate_reg[3].ENA
data_hazard => rotate_reg[4].ENA
data_hazard => rotate_reg[5].ENA
data_hazard => rotate_reg[6].ENA
data_hazard => rotate_reg[7].ENA
rotate_in[0] => Mux0.IN7
rotate_in[0] => Mux1.IN7
rotate_in[0] => Mux2.IN7
rotate_in[0] => Mux3.IN7
rotate_in[0] => Mux4.IN7
rotate_in[0] => Mux5.IN7
rotate_in[0] => Mux6.IN7
rotate_in[0] => Mux7.IN7
rotate_in[1] => Mux0.IN6
rotate_in[1] => Mux1.IN6
rotate_in[1] => Mux2.IN6
rotate_in[1] => Mux3.IN6
rotate_in[1] => Mux4.IN6
rotate_in[1] => Mux5.IN6
rotate_in[1] => Mux6.IN6
rotate_in[1] => Mux7.IN6
rotate_in[2] => Mux0.IN5
rotate_in[2] => Mux1.IN5
rotate_in[2] => Mux2.IN5
rotate_in[2] => Mux3.IN5
rotate_in[2] => Mux4.IN5
rotate_in[2] => Mux5.IN5
rotate_in[2] => Mux6.IN5
rotate_in[2] => Mux7.IN5
rotate_in[3] => Mux0.IN4
rotate_in[3] => Mux1.IN4
rotate_in[3] => Mux2.IN4
rotate_in[3] => Mux3.IN4
rotate_in[3] => Mux4.IN4
rotate_in[3] => Mux5.IN4
rotate_in[3] => Mux6.IN4
rotate_in[3] => Mux7.IN4
rotate_in[4] => Mux0.IN3
rotate_in[4] => Mux1.IN3
rotate_in[4] => Mux2.IN3
rotate_in[4] => Mux3.IN3
rotate_in[4] => Mux4.IN3
rotate_in[4] => Mux5.IN3
rotate_in[4] => Mux6.IN3
rotate_in[4] => Mux7.IN3
rotate_in[5] => Mux0.IN2
rotate_in[5] => Mux1.IN2
rotate_in[5] => Mux2.IN2
rotate_in[5] => Mux3.IN2
rotate_in[5] => Mux4.IN2
rotate_in[5] => Mux5.IN2
rotate_in[5] => Mux6.IN2
rotate_in[5] => Mux7.IN2
rotate_in[6] => Mux0.IN1
rotate_in[6] => Mux1.IN1
rotate_in[6] => Mux2.IN1
rotate_in[6] => Mux3.IN1
rotate_in[6] => Mux4.IN1
rotate_in[6] => Mux5.IN1
rotate_in[6] => Mux6.IN1
rotate_in[6] => Mux7.IN1
rotate_in[7] => Mux0.IN0
rotate_in[7] => Mux1.IN0
rotate_in[7] => Mux2.IN0
rotate_in[7] => Mux3.IN0
rotate_in[7] => Mux4.IN0
rotate_in[7] => Mux5.IN0
rotate_in[7] => Mux6.IN0
rotate_in[7] => Mux7.IN0
rotate_out[0] <= rotate_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rotate_out[1] <= rotate_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rotate_out[2] <= rotate_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rotate_out[3] <= rotate_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rotate_out[4] <= rotate_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rotate_out[5] <= rotate_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rotate_out[6] <= rotate_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rotate_out[7] <= rotate_reg[7].DB_MAX_OUTPUT_PORT_TYPE
R[0] => Mux0.IN10
R[0] => Mux1.IN10
R[0] => Mux2.IN10
R[0] => Mux3.IN10
R[0] => Mux4.IN10
R[0] => Mux5.IN10
R[0] => Mux6.IN10
R[0] => Mux7.IN10
R[1] => Mux0.IN9
R[1] => Mux1.IN9
R[1] => Mux2.IN9
R[1] => Mux3.IN9
R[1] => Mux4.IN9
R[1] => Mux5.IN9
R[1] => Mux6.IN9
R[1] => Mux7.IN9
R[2] => Mux0.IN8
R[2] => Mux1.IN8
R[2] => Mux2.IN8
R[2] => Mux3.IN8
R[2] => Mux4.IN8
R[2] => Mux5.IN8
R[2] => Mux6.IN8
R[2] => Mux7.IN8


|R3_PVP|RIPTIDE_III:CPU_inst|mask_unit:mask0
clk => mask_reg[0].CLK
clk => mask_reg[1].CLK
clk => mask_reg[2].CLK
clk => mask_reg[3].CLK
clk => mask_reg[4].CLK
clk => mask_reg[5].CLK
clk => mask_reg[6].CLK
clk => mask_reg[7].CLK
data_hazard => mask_reg[1].ENA
data_hazard => mask_reg[0].ENA
data_hazard => mask_reg[2].ENA
data_hazard => mask_reg[3].ENA
data_hazard => mask_reg[4].ENA
data_hazard => mask_reg[5].ENA
data_hazard => mask_reg[6].ENA
data_hazard => mask_reg[7].ENA
mask_in[0] => mask_reg[0].DATAIN
mask_in[1] => mask_reg.DATAA
mask_in[2] => mask_reg.DATAA
mask_in[3] => mask_reg.DATAA
mask_in[4] => mask_reg.DATAB
mask_in[5] => mask_reg.DATAB
mask_in[6] => mask_reg.DATAB
mask_in[7] => mask_reg.DATAB
L_select[0] => Decoder0.IN2
L_select[1] => Decoder0.IN1
L_select[2] => Decoder0.IN0
mask_out[0] <= mask_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mask_out[1] <= mask_reg[1].DB_MAX_OUTPUT_PORT_TYPE
mask_out[2] <= mask_reg[2].DB_MAX_OUTPUT_PORT_TYPE
mask_out[3] <= mask_reg[3].DB_MAX_OUTPUT_PORT_TYPE
mask_out[4] <= mask_reg[4].DB_MAX_OUTPUT_PORT_TYPE
mask_out[5] <= mask_reg[5].DB_MAX_OUTPUT_PORT_TYPE
mask_out[6] <= mask_reg[6].DB_MAX_OUTPUT_PORT_TYPE
mask_out[7] <= mask_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|RIPTIDE_III:CPU_inst|ALU:ALU0
clk => OVF_reg.CLK
clk => alu_reg[0].CLK
clk => alu_reg[1].CLK
clk => alu_reg[2].CLK
clk => alu_reg[3].CLK
clk => alu_reg[4].CLK
clk => alu_reg[5].CLK
clk => alu_reg[6].CLK
clk => alu_reg[7].CLK
data_hazard => always0.IN1
data_hazard => alu_reg[0].ENA
data_hazard => alu_reg[1].ENA
data_hazard => alu_reg[2].ENA
data_hazard => alu_reg[3].ENA
data_hazard => alu_reg[4].ENA
data_hazard => alu_reg[5].ENA
data_hazard => alu_reg[6].ENA
data_hazard => alu_reg[7].ENA
op[0] => Mux0.IN6
op[0] => Mux1.IN6
op[0] => Mux2.IN6
op[0] => Mux3.IN6
op[0] => Mux4.IN6
op[0] => Mux5.IN6
op[0] => Mux6.IN6
op[0] => Mux7.IN6
op[0] => Equal0.IN0
op[1] => Mux0.IN5
op[1] => Mux1.IN5
op[1] => Mux2.IN5
op[1] => Mux3.IN5
op[1] => Mux4.IN5
op[1] => Mux5.IN5
op[1] => Mux6.IN5
op[1] => Mux7.IN5
op[1] => Equal0.IN2
op[2] => Mux0.IN4
op[2] => Mux1.IN4
op[2] => Mux2.IN4
op[2] => Mux3.IN4
op[2] => Mux4.IN4
op[2] => Mux5.IN4
op[2] => Mux6.IN4
op[2] => Mux7.IN4
op[2] => Equal0.IN1
in_a[0] => Add0.IN8
in_a[0] => alu_reg.IN0
in_a[0] => alu_reg.IN0
in_a[0] => Mux7.IN7
in_a[1] => Add0.IN7
in_a[1] => alu_reg.IN0
in_a[1] => alu_reg.IN0
in_a[1] => Mux6.IN7
in_a[2] => Add0.IN6
in_a[2] => alu_reg.IN0
in_a[2] => alu_reg.IN0
in_a[2] => Mux5.IN7
in_a[3] => Add0.IN5
in_a[3] => alu_reg.IN0
in_a[3] => alu_reg.IN0
in_a[3] => Mux4.IN7
in_a[4] => Add0.IN4
in_a[4] => alu_reg.IN0
in_a[4] => alu_reg.IN0
in_a[4] => Mux3.IN7
in_a[5] => Add0.IN3
in_a[5] => alu_reg.IN0
in_a[5] => alu_reg.IN0
in_a[5] => Mux2.IN7
in_a[6] => Add0.IN2
in_a[6] => alu_reg.IN0
in_a[6] => alu_reg.IN0
in_a[6] => Mux1.IN7
in_a[7] => Add0.IN1
in_a[7] => alu_reg.IN0
in_a[7] => alu_reg.IN0
in_a[7] => Mux0.IN7
in_b[0] => Add0.IN16
in_b[0] => alu_reg.IN1
in_b[0] => alu_reg.IN1
in_b[0] => Mux7.IN8
in_b[1] => Add0.IN15
in_b[1] => alu_reg.IN1
in_b[1] => alu_reg.IN1
in_b[1] => Mux6.IN8
in_b[2] => Add0.IN14
in_b[2] => alu_reg.IN1
in_b[2] => alu_reg.IN1
in_b[2] => Mux5.IN8
in_b[3] => Add0.IN13
in_b[3] => alu_reg.IN1
in_b[3] => alu_reg.IN1
in_b[3] => Mux4.IN8
in_b[4] => Add0.IN12
in_b[4] => alu_reg.IN1
in_b[4] => alu_reg.IN1
in_b[4] => Mux3.IN8
in_b[5] => Add0.IN11
in_b[5] => alu_reg.IN1
in_b[5] => alu_reg.IN1
in_b[5] => Mux2.IN8
in_b[6] => Add0.IN10
in_b[6] => alu_reg.IN1
in_b[6] => alu_reg.IN1
in_b[6] => Mux1.IN8
in_b[7] => Add0.IN9
in_b[7] => alu_reg.IN1
in_b[7] => alu_reg.IN1
in_b[7] => Mux0.IN8
alu_out[0] <= alu_reg[0].DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_reg[1].DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_reg[2].DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_reg[3].DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_reg[4].DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_reg[5].DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_reg[6].DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_reg[7].DB_MAX_OUTPUT_PORT_TYPE
OVF_out <= OVF_reg.DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|RIPTIDE_III:CPU_inst|shift_merge:shift_merge0
clk => merge_in[0].CLK
clk => merge_in[1].CLK
clk => merge_in[2].CLK
clk => merge_in[3].CLK
clk => merge_in[4].CLK
clk => merge_in[5].CLK
clk => merge_in[6].CLK
clk => merge_in[7].CLK
clk => LBD_reg[0].CLK
clk => LBD_reg[1].CLK
clk => LBD_reg[2].CLK
clk => LBD_reg[3].CLK
clk => LBD_reg[4].CLK
clk => LBD_reg[5].CLK
clk => LBD_reg[6].CLK
clk => LBD_reg[7].CLK
clk => RBD_reg[0].CLK
clk => RBD_reg[1].CLK
clk => RBD_reg[2].CLK
clk => RBD_reg[3].CLK
clk => RBD_reg[4].CLK
clk => RBD_reg[5].CLK
clk => RBD_reg[6].CLK
clk => RBD_reg[7].CLK
clk => merge_mask[0].CLK
clk => merge_mask[1].CLK
clk => merge_mask[2].CLK
clk => merge_mask[3].CLK
clk => merge_mask[4].CLK
clk => merge_mask[5].CLK
clk => merge_mask[6].CLK
clk => merge_mask[7].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
data_hazard => merge_in[4].ENA
data_hazard => merge_in[3].ENA
data_hazard => merge_in[2].ENA
data_hazard => merge_in[1].ENA
data_hazard => merge_in[0].ENA
data_hazard => merge_mask[0].ENA
data_hazard => merge_in[5].ENA
data_hazard => merge_in[6].ENA
data_hazard => merge_in[7].ENA
data_hazard => LBD_reg[0].ENA
data_hazard => LBD_reg[1].ENA
data_hazard => LBD_reg[2].ENA
data_hazard => LBD_reg[3].ENA
data_hazard => LBD_reg[4].ENA
data_hazard => LBD_reg[5].ENA
data_hazard => LBD_reg[6].ENA
data_hazard => LBD_reg[7].ENA
data_hazard => RBD_reg[0].ENA
data_hazard => RBD_reg[1].ENA
data_hazard => RBD_reg[2].ENA
data_hazard => RBD_reg[3].ENA
data_hazard => RBD_reg[4].ENA
data_hazard => RBD_reg[5].ENA
data_hazard => RBD_reg[6].ENA
data_hazard => RBD_reg[7].ENA
data_hazard => merge_mask[1].ENA
data_hazard => merge_mask[2].ENA
data_hazard => merge_mask[3].ENA
data_hazard => merge_mask[4].ENA
data_hazard => merge_mask[5].ENA
data_hazard => merge_mask[6].ENA
data_hazard => merge_mask[7].ENA
data_hazard => shift_reg[0].ENA
data_hazard => shift_reg[1].ENA
data_hazard => shift_reg[2].ENA
data_hazard => shift_reg[3].ENA
data_hazard => shift_reg[4].ENA
data_hazard => shift_reg[5].ENA
data_hazard => shift_reg[6].ENA
data_hazard => shift_reg[7].ENA
shift_in[0] => shift_reg[0].DATAIN
shift_in[1] => shift_reg.DATAA
shift_in[2] => shift_reg.DATAA
shift_in[3] => shift_reg.DATAA
shift_in[4] => shift_reg.DATAB
shift_in[5] => shift_reg.DATAB
shift_in[6] => shift_reg.DATAB
shift_in[7] => shift_reg.DATAB
D0[0] => Mux0.IN10
D0[0] => Mux1.IN10
D0[0] => Mux2.IN10
D0[0] => Mux3.IN10
D0[0] => Mux4.IN10
D0[0] => Mux5.IN10
D0[0] => Mux6.IN10
D0[0] => Mux7.IN10
D0[1] => Mux0.IN9
D0[1] => Mux1.IN9
D0[1] => Mux2.IN9
D0[1] => Mux3.IN9
D0[1] => Mux4.IN9
D0[1] => Mux5.IN9
D0[1] => Mux6.IN9
D0[1] => Mux7.IN9
D0[2] => Mux0.IN8
D0[2] => Mux1.IN8
D0[2] => Mux2.IN8
D0[2] => Mux3.IN8
D0[2] => Mux4.IN8
D0[2] => Mux5.IN8
D0[2] => Mux6.IN8
D0[2] => Mux7.IN8
L_select[0] => Decoder0.IN2
L_select[1] => Decoder0.IN1
L_select[2] => Decoder0.IN0
latch_wren => always2.IN0
latch_wren => always2.IN0
latch_address_w => always2.IN1
latch_address_w => always2.IN1
latch_address_r => merge_in.OUTPUTSELECT
latch_address_r => merge_in.OUTPUTSELECT
latch_address_r => merge_in.OUTPUTSELECT
latch_address_r => merge_in.OUTPUTSELECT
latch_address_r => merge_in.OUTPUTSELECT
latch_address_r => merge_in.OUTPUTSELECT
latch_address_r => merge_in.OUTPUTSELECT
latch_address_r => merge_in.OUTPUTSELECT
data_out[0] <= RBD_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= RBD_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= RBD_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= RBD_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= RBD_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= RBD_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= RBD_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= RBD_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= LBD_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= LBD_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= LBD_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= LBD_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= LBD_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= LBD_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= LBD_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= LBD_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|RIPTIDE_III:CPU_inst|PC:PC0
clk => clk.IN1
rst => rst.IN1
NZT2 => stack_pop.IN1
NZT2 => take_branch.IN1
XEC2 => adder_out.IN0
XEC2 => adder_out.IN0
XEC2 => adder_out.IN0
XEC2 => adder_out.IN0
XEC2 => adder_out.IN0
XEC2 => adder_out.IN0
XEC2 => adder_out.IN0
XEC2 => adder_out.IN0
XEC2 => stack_pop.IN1
XEC2 => take_branch.IN1
XEC2 => always2.IN1
XEC2 => always2.IN0
XEC2 => prev_XEC.DATAIN
XEC2 => xec_return_addr[0].ENA
XEC2 => xec_return_addr[1].ENA
XEC2 => xec_return_addr[2].ENA
XEC2 => xec_return_addr[3].ENA
XEC2 => xec_return_addr[4].ENA
XEC2 => xec_return_addr[5].ENA
XEC2 => xec_return_addr[6].ENA
XEC2 => xec_return_addr[7].ENA
XEC2 => xec_return_addr[8].ENA
XEC2 => xec_return_addr[9].ENA
XEC2 => xec_return_addr[10].ENA
XEC2 => xec_return_addr[11].ENA
XEC2 => xec_return_addr[12].ENA
XEC2 => xec_return_addr[13].ENA
XEC2 => xec_return_addr[14].ENA
XEC2 => xec_return_addr[15].ENA
JMP => take_branch.IN0
JMP => always2.IN1
JMP => always2.IN1
JMP => PC_reg.OUTPUTSELECT
JMP => PC_reg.OUTPUTSELECT
JMP => PC_reg.OUTPUTSELECT
JMP => PC_reg.OUTPUTSELECT
JMP => PC_reg.OUTPUTSELECT
JMP => PC_reg.OUTPUTSELECT
JMP => PC_reg.OUTPUTSELECT
JMP => PC_reg.OUTPUTSELECT
JMP => PC_reg.OUTPUTSELECT
JMP => PC_reg.OUTPUTSELECT
JMP => PC_reg.OUTPUTSELECT
JMP => PC_reg.OUTPUTSELECT
JMP => PC_reg.OUTPUTSELECT
JMP => PC_reg.OUTPUTSELECT
JMP => PC_reg.OUTPUTSELECT
JMP => PC_reg.OUTPUTSELECT
CALL2 => take_branch.IN1
CALL2 => comb.IN0
CALL2 => always2.IN1
CALL2 => always2.IN1
CALL2 => PC_reg.OUTPUTSELECT
CALL2 => PC_reg.OUTPUTSELECT
CALL2 => PC_reg.OUTPUTSELECT
CALL2 => PC_reg.OUTPUTSELECT
CALL2 => PC_reg.OUTPUTSELECT
CALL2 => PC_reg.OUTPUTSELECT
CALL2 => PC_reg.OUTPUTSELECT
CALL2 => PC_reg.OUTPUTSELECT
CALL2 => stack_pop.IN1
RET => stack_pop.IN0
RET => take_branch.IN1
RET => always2.IN0
interrupt => stack_in.OUTPUTSELECT
interrupt => stack_in.OUTPUTSELECT
interrupt => stack_in.OUTPUTSELECT
interrupt => stack_in.OUTPUTSELECT
interrupt => stack_in.OUTPUTSELECT
interrupt => stack_in.OUTPUTSELECT
interrupt => stack_in.OUTPUTSELECT
interrupt => stack_in.OUTPUTSELECT
interrupt => stack_in.OUTPUTSELECT
interrupt => stack_in.OUTPUTSELECT
interrupt => stack_in.OUTPUTSELECT
interrupt => stack_in.OUTPUTSELECT
interrupt => stack_in.OUTPUTSELECT
interrupt => stack_in.OUTPUTSELECT
interrupt => stack_in.OUTPUTSELECT
interrupt => stack_in.OUTPUTSELECT
interrupt => take_branch.IN1
interrupt => pipeline_flush.IN1
interrupt => comb.IN1
interrupt => always2.IN1
interrupt => always2.IN1
interrupt => PC_reg.OUTPUTSELECT
interrupt => PC_reg.OUTPUTSELECT
interrupt => PC_reg.OUTPUTSELECT
interrupt => PC_reg.OUTPUTSELECT
interrupt => PC_reg.OUTPUTSELECT
interrupt => PC_reg.OUTPUTSELECT
interrupt => PC_reg.OUTPUTSELECT
interrupt => PC_reg.OUTPUTSELECT
interrupt => PC_reg.OUTPUTSELECT
interrupt => PC_reg.OUTPUTSELECT
interrupt => PC_reg.OUTPUTSELECT
interrupt => PC_reg.OUTPUTSELECT
interrupt => PC_reg.OUTPUTSELECT
interrupt => PC_reg.OUTPUTSELECT
interrupt => PC_reg.OUTPUTSELECT
interrupt => PC_reg.OUTPUTSELECT
interrupt => stack_pop.IN1
interrupt => always2.IN1
int_addr[0] => PC_reg.DATAB
int_addr[1] => PC_reg.DATAB
int_addr[2] => PC_reg.DATAB
hazard => always1.IN1
hazard => A_current_I.OUTPUTSELECT
hazard => A_current_I.OUTPUTSELECT
hazard => A_current_I.OUTPUTSELECT
hazard => A_current_I.OUTPUTSELECT
hazard => A_current_I.OUTPUTSELECT
hazard => A_current_I.OUTPUTSELECT
hazard => A_current_I.OUTPUTSELECT
hazard => A_current_I.OUTPUTSELECT
hazard => A_current_I.OUTPUTSELECT
hazard => A_current_I.OUTPUTSELECT
hazard => A_current_I.OUTPUTSELECT
hazard => A_current_I.OUTPUTSELECT
hazard => A_current_I.OUTPUTSELECT
hazard => A_current_I.OUTPUTSELECT
hazard => A_current_I.OUTPUTSELECT
hazard => A_current_I.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => A_pipe0.OUTPUTSELECT
hazard => always2.IN1
hazard => prev_hazard.DATAIN
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe1.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
data_hazard => A_pipe2.OUTPUTSELECT
branch_hazard => stack_pop.IN1
branch_hazard => take_branch.IN1
branch_hazard => always2.IN1
p_cache_miss => p_miss.DATAIN
p_cache_miss => prev_hazard.ENA
register_data[0] => adder_out.IN1
register_data[0] => WideOr0.IN0
register_data[0] => PC_reg.DATAB
register_data[1] => adder_out.IN1
register_data[1] => WideOr0.IN1
register_data[1] => PC_reg.DATAB
register_data[2] => adder_out.IN1
register_data[2] => WideOr0.IN2
register_data[2] => PC_reg.DATAB
register_data[3] => adder_out.IN1
register_data[3] => WideOr0.IN3
register_data[3] => PC_reg.DATAB
register_data[4] => adder_out.IN1
register_data[4] => WideOr0.IN4
register_data[4] => PC_reg.DATAB
register_data[5] => adder_out.IN1
register_data[5] => WideOr0.IN5
register_data[5] => PC_reg.DATAB
register_data[6] => adder_out.IN1
register_data[6] => WideOr0.IN6
register_data[6] => PC_reg.DATAB
register_data[7] => adder_out.IN1
register_data[7] => WideOr0.IN7
register_data[7] => PC_reg.DATAB
PC_I_field[0] => PC_reg.DATAB
PC_I_field[1] => PC_reg.DATAB
PC_I_field[2] => PC_reg.DATAB
PC_I_field[3] => PC_reg.DATAB
PC_I_field[4] => PC_reg.DATAB
PC_I_field[5] => PC_reg.DATAB
PC_I_field[6] => PC_reg.DATAB
PC_I_field[7] => PC_reg.DATAB
PC_I_field[8] => PC_reg.DATAB
PC_I_field[9] => PC_reg.DATAB
PC_I_field[10] => PC_reg.DATAB
PC_I_field[11] => PC_reg.DATAB
PC_I_field[12] => PC_reg.DATAB
PC_I_field2[0] => Add0.IN16
PC_I_field2[1] => Add0.IN15
PC_I_field2[2] => Add0.IN14
PC_I_field2[3] => Add0.IN13
PC_I_field2[4] => Add0.IN12
PC_I_field2[5] => Add0.IN11
PC_I_field2[6] => Add0.IN10
PC_I_field2[7] => Add0.IN9
take_branch <= take_branch.DB_MAX_OUTPUT_PORT_TYPE
decoder_rst <= decoder_rst.DB_MAX_OUTPUT_PORT_TYPE
pipeline_flush <= pipeline_flush.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A.DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
clk => stack_mem.we_a.CLK
clk => stack_mem.waddr_a[3].CLK
clk => stack_mem.waddr_a[2].CLK
clk => stack_mem.waddr_a[1].CLK
clk => stack_mem.waddr_a[0].CLK
clk => stack_mem.data_a[15].CLK
clk => stack_mem.data_a[14].CLK
clk => stack_mem.data_a[13].CLK
clk => stack_mem.data_a[12].CLK
clk => stack_mem.data_a[11].CLK
clk => stack_mem.data_a[10].CLK
clk => stack_mem.data_a[9].CLK
clk => stack_mem.data_a[8].CLK
clk => stack_mem.data_a[7].CLK
clk => stack_mem.data_a[6].CLK
clk => stack_mem.data_a[5].CLK
clk => stack_mem.data_a[4].CLK
clk => stack_mem.data_a[3].CLK
clk => stack_mem.data_a[2].CLK
clk => stack_mem.data_a[1].CLK
clk => stack_mem.data_a[0].CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => output_buf[0].CLK
clk => output_buf[1].CLK
clk => output_buf[2].CLK
clk => output_buf[3].CLK
clk => output_buf[4].CLK
clk => output_buf[5].CLK
clk => output_buf[6].CLK
clk => output_buf[7].CLK
clk => output_buf[8].CLK
clk => output_buf[9].CLK
clk => output_buf[10].CLK
clk => output_buf[11].CLK
clk => output_buf[12].CLK
clk => output_buf[13].CLK
clk => output_buf[14].CLK
clk => output_buf[15].CLK
clk => prev_push.CLK
clk => input_buf[0].CLK
clk => input_buf[1].CLK
clk => input_buf[2].CLK
clk => input_buf[3].CLK
clk => input_buf[4].CLK
clk => input_buf[5].CLK
clk => input_buf[6].CLK
clk => input_buf[7].CLK
clk => input_buf[8].CLK
clk => input_buf[9].CLK
clk => input_buf[10].CLK
clk => input_buf[11].CLK
clk => input_buf[12].CLK
clk => input_buf[13].CLK
clk => input_buf[14].CLK
clk => input_buf[15].CLK
clk => stack_mem.CLK0
push => always0.IN0
push => prev_push.DATAIN
pop => always0.IN1
pop => Add0.IN2
pop => Add0.IN3
pop => Add0.IN4
data_in[0] => input_buf[0].DATAIN
data_in[1] => input_buf[1].DATAIN
data_in[2] => input_buf[2].DATAIN
data_in[3] => input_buf[3].DATAIN
data_in[4] => input_buf[4].DATAIN
data_in[5] => input_buf[5].DATAIN
data_in[6] => input_buf[6].DATAIN
data_in[7] => input_buf[7].DATAIN
data_in[8] => input_buf[8].DATAIN
data_in[9] => input_buf[9].DATAIN
data_in[10] => input_buf[10].DATAIN
data_in[11] => input_buf[11].DATAIN
data_in[12] => input_buf[12].DATAIN
data_in[13] => input_buf[13].DATAIN
data_in[14] => input_buf[14].DATAIN
data_in[15] => input_buf[15].DATAIN
data_out[0] <= output_buf[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= output_buf[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= output_buf[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= output_buf[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= output_buf[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= output_buf[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= output_buf[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= output_buf[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= output_buf[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= output_buf[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= output_buf[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= output_buf[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= output_buf[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= output_buf[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= output_buf[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= output_buf[15].DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|RIPTIDE_III:CPU_inst|decode_unit:decode_unit0
clk => latch_address_w_reg.CLK
clk => n_LB_w_reg.CLK
clk => merge_D0_reg[0].CLK
clk => merge_D0_reg[1].CLK
clk => merge_D0_reg[2].CLK
clk => dest_waddr_reg[0].CLK
clk => dest_waddr_reg[1].CLK
clk => dest_waddr_reg[2].CLK
clk => dest_waddr_reg[3].CLK
clk => shift_L_reg[0].CLK
clk => shift_L_reg[1].CLK
clk => shift_L_reg[2].CLK
clk => alu_I_field_reg[0].CLK
clk => alu_I_field_reg[1].CLK
clk => alu_I_field_reg[2].CLK
clk => alu_I_field_reg[3].CLK
clk => alu_I_field_reg[4].CLK
clk => alu_I_field_reg[5].CLK
clk => alu_I_field_reg[6].CLK
clk => alu_I_field_reg[7].CLK
clk => alu_mux_reg.CLK
clk => mask_L_reg[0].CLK
clk => mask_L_reg[1].CLK
clk => mask_L_reg[2].CLK
clk => rotate_S0_reg[0].CLK
clk => rotate_S0_reg[1].CLK
clk => rotate_S0_reg[2].CLK
clk => src_raddr_reg[0].CLK
clk => src_raddr_reg[1].CLK
clk => src_raddr_reg[2].CLK
clk => src_raddr_reg[3].CLK
clk => n_LB_r_reg.CLK
clk => rotate_R_reg[0].CLK
clk => rotate_R_reg[1].CLK
clk => rotate_R_reg[2].CLK
clk => PC_I_field_reg[0].CLK
clk => PC_I_field_reg[1].CLK
clk => PC_I_field_reg[2].CLK
clk => PC_I_field_reg[3].CLK
clk => PC_I_field_reg[4].CLK
clk => PC_I_field_reg[5].CLK
clk => PC_I_field_reg[6].CLK
clk => PC_I_field_reg[7].CLK
clk => PC_I_field_reg[8].CLK
clk => PC_I_field_reg[9].CLK
clk => PC_I_field_reg[10].CLK
clk => PC_I_field_reg[11].CLK
clk => PC_I_field_reg[12].CLK
clk => latch_wren_reg.CLK
clk => rotate_mux_reg.CLK
clk => rotate_source_reg.CLK
clk => alu_op_reg[0].CLK
clk => alu_op_reg[1].CLK
clk => alu_op_reg[2].CLK
clk => RC_reg.CLK
clk => WC_reg.CLK
clk => SC_reg.CLK
clk => regf_wren_reg.CLK
clk => RET.CLK
clk => CALL.CLK
clk => XEC.CLK
clk => NZT.CLK
clk => JMP.CLK
clk => prev_hazard.CLK
clk => I_alternate[0].CLK
clk => I_alternate[1].CLK
clk => I_alternate[2].CLK
clk => I_alternate[3].CLK
clk => I_alternate[4].CLK
clk => I_alternate[5].CLK
clk => I_alternate[6].CLK
clk => I_alternate[7].CLK
clk => I_alternate[8].CLK
clk => I_alternate[9].CLK
clk => I_alternate[10].CLK
clk => I_alternate[11].CLK
clk => I_alternate[12].CLK
clk => I_alternate[13].CLK
clk => I_alternate[14].CLK
clk => I_alternate[15].CLK
clk => I_reg[0].CLK
clk => I_reg[1].CLK
clk => I_reg[2].CLK
clk => I_reg[3].CLK
clk => I_reg[4].CLK
clk => I_reg[5].CLK
clk => I_reg[6].CLK
clk => I_reg[7].CLK
clk => I_reg[8].CLK
clk => I_reg[9].CLK
clk => I_reg[10].CLK
clk => I_reg[11].CLK
clk => I_reg[12].CLK
clk => I_reg[13].CLK
clk => I_reg[14].CLK
clk => I_reg[15].CLK
RST => I_reg.OUTPUTSELECT
RST => I_reg.OUTPUTSELECT
RST => I_reg.OUTPUTSELECT
RST => I_reg.OUTPUTSELECT
RST => I_reg.OUTPUTSELECT
RST => I_reg.OUTPUTSELECT
RST => I_reg.OUTPUTSELECT
RST => I_reg.OUTPUTSELECT
RST => I_reg.OUTPUTSELECT
RST => I_reg.OUTPUTSELECT
RST => I_reg.OUTPUTSELECT
RST => I_reg.OUTPUTSELECT
RST => I_reg.OUTPUTSELECT
RST => I_reg.OUTPUTSELECT
RST => I_reg.OUTPUTSELECT
RST => I_reg.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => I_alternate.OUTPUTSELECT
RST => prev_hazard.OUTPUTSELECT
RST => JMP.OUTPUTSELECT
RST => NZT.OUTPUTSELECT
RST => XEC.OUTPUTSELECT
RST => CALL.OUTPUTSELECT
RST => RET.OUTPUTSELECT
RST => regf_wren_reg.OUTPUTSELECT
RST => SC_reg.OUTPUTSELECT
RST => WC_reg.OUTPUTSELECT
RST => RC_reg.OUTPUTSELECT
RST => alu_op_reg.OUTPUTSELECT
RST => alu_op_reg.OUTPUTSELECT
RST => alu_op_reg.OUTPUTSELECT
RST => rotate_source_reg.OUTPUTSELECT
RST => rotate_mux_reg.OUTPUTSELECT
RST => latch_wren_reg.OUTPUTSELECT
RST => dest_waddr_reg[2].ENA
RST => dest_waddr_reg[1].ENA
RST => dest_waddr_reg[0].ENA
RST => merge_D0_reg[2].ENA
RST => merge_D0_reg[1].ENA
RST => merge_D0_reg[0].ENA
RST => n_LB_w_reg.ENA
RST => latch_address_w_reg.ENA
RST => dest_waddr_reg[3].ENA
RST => shift_L_reg[0].ENA
RST => shift_L_reg[1].ENA
RST => shift_L_reg[2].ENA
RST => alu_I_field_reg[0].ENA
RST => alu_I_field_reg[1].ENA
RST => alu_I_field_reg[2].ENA
RST => alu_I_field_reg[3].ENA
RST => alu_I_field_reg[4].ENA
RST => alu_I_field_reg[5].ENA
RST => alu_I_field_reg[6].ENA
RST => alu_I_field_reg[7].ENA
RST => alu_mux_reg.ENA
RST => mask_L_reg[0].ENA
RST => mask_L_reg[1].ENA
RST => mask_L_reg[2].ENA
RST => rotate_S0_reg[0].ENA
RST => rotate_S0_reg[1].ENA
RST => rotate_S0_reg[2].ENA
RST => src_raddr_reg[0].ENA
RST => src_raddr_reg[1].ENA
RST => src_raddr_reg[2].ENA
RST => src_raddr_reg[3].ENA
RST => n_LB_r_reg.ENA
RST => rotate_R_reg[0].ENA
RST => rotate_R_reg[1].ENA
RST => rotate_R_reg[2].ENA
RST => PC_I_field_reg[0].ENA
RST => PC_I_field_reg[1].ENA
RST => PC_I_field_reg[2].ENA
RST => PC_I_field_reg[3].ENA
RST => PC_I_field_reg[4].ENA
RST => PC_I_field_reg[5].ENA
RST => PC_I_field_reg[6].ENA
RST => PC_I_field_reg[7].ENA
RST => PC_I_field_reg[8].ENA
RST => PC_I_field_reg[9].ENA
RST => PC_I_field_reg[10].ENA
RST => PC_I_field_reg[11].ENA
RST => PC_I_field_reg[12].ENA
hazard => always0.IN1
hazard => prev_hazard.DATAA
hazard => PC_I_field_reg.OUTPUTSELECT
hazard => PC_I_field_reg.OUTPUTSELECT
hazard => PC_I_field_reg.OUTPUTSELECT
hazard => PC_I_field_reg.OUTPUTSELECT
hazard => PC_I_field_reg.OUTPUTSELECT
hazard => PC_I_field_reg.OUTPUTSELECT
hazard => PC_I_field_reg.OUTPUTSELECT
hazard => PC_I_field_reg.OUTPUTSELECT
hazard => PC_I_field_reg.OUTPUTSELECT
hazard => PC_I_field_reg.OUTPUTSELECT
hazard => PC_I_field_reg.OUTPUTSELECT
hazard => PC_I_field_reg.OUTPUTSELECT
hazard => PC_I_field_reg.OUTPUTSELECT
hazard => rotate_R_reg.OUTPUTSELECT
hazard => rotate_R_reg.OUTPUTSELECT
hazard => rotate_R_reg.OUTPUTSELECT
hazard => n_LB_r_reg.OUTPUTSELECT
hazard => src_raddr_reg.OUTPUTSELECT
hazard => src_raddr_reg.OUTPUTSELECT
hazard => src_raddr_reg.OUTPUTSELECT
hazard => src_raddr_reg.OUTPUTSELECT
hazard => JMP.OUTPUTSELECT
hazard => rotate_mux_reg.OUTPUTSELECT
hazard => rotate_source_reg.OUTPUTSELECT
hazard => RC_reg.OUTPUTSELECT
hazard => rotate_S0_reg.OUTPUTSELECT
hazard => rotate_S0_reg.OUTPUTSELECT
hazard => rotate_S0_reg.OUTPUTSELECT
hazard => mask_L_reg.OUTPUTSELECT
hazard => mask_L_reg.OUTPUTSELECT
hazard => mask_L_reg.OUTPUTSELECT
hazard => alu_op_reg.OUTPUTSELECT
hazard => alu_op_reg.OUTPUTSELECT
hazard => alu_op_reg.OUTPUTSELECT
hazard => alu_mux_reg.OUTPUTSELECT
hazard => alu_I_field_reg.OUTPUTSELECT
hazard => alu_I_field_reg.OUTPUTSELECT
hazard => alu_I_field_reg.OUTPUTSELECT
hazard => alu_I_field_reg.OUTPUTSELECT
hazard => alu_I_field_reg.OUTPUTSELECT
hazard => alu_I_field_reg.OUTPUTSELECT
hazard => alu_I_field_reg.OUTPUTSELECT
hazard => alu_I_field_reg.OUTPUTSELECT
hazard => shift_L_reg.OUTPUTSELECT
hazard => shift_L_reg.OUTPUTSELECT
hazard => shift_L_reg.OUTPUTSELECT
hazard => dest_waddr_reg.OUTPUTSELECT
hazard => dest_waddr_reg.OUTPUTSELECT
hazard => dest_waddr_reg.OUTPUTSELECT
hazard => dest_waddr_reg.OUTPUTSELECT
hazard => regf_wren_reg.OUTPUTSELECT
hazard => NZT.OUTPUTSELECT
hazard => XEC.OUTPUTSELECT
hazard => CALL.OUTPUTSELECT
hazard => RET.OUTPUTSELECT
hazard => merge_D0_reg.OUTPUTSELECT
hazard => merge_D0_reg.OUTPUTSELECT
hazard => merge_D0_reg.OUTPUTSELECT
hazard => WC_reg.OUTPUTSELECT
hazard => SC_reg.OUTPUTSELECT
hazard => n_LB_w_reg.OUTPUTSELECT
hazard => latch_wren_reg.OUTPUTSELECT
hazard => latch_address_w_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
hazard => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => I_reg.OUTPUTSELECT
p_cache_miss => prev_hazard.OUTPUTSELECT
I[0] => I_alternate.DATAB
I[0] => I_reg.DATAA
I[1] => I_alternate.DATAB
I[1] => I_reg.DATAA
I[2] => I_alternate.DATAB
I[2] => I_reg.DATAA
I[3] => I_alternate.DATAB
I[3] => I_reg.DATAA
I[4] => I_alternate.DATAB
I[4] => I_reg.DATAA
I[5] => I_alternate.DATAB
I[5] => I_reg.DATAA
I[6] => I_alternate.DATAB
I[6] => I_reg.DATAA
I[7] => I_alternate.DATAB
I[7] => I_reg.DATAA
I[8] => I_alternate.DATAB
I[8] => I_reg.DATAA
I[9] => I_alternate.DATAB
I[9] => I_reg.DATAA
I[10] => I_alternate.DATAB
I[10] => I_reg.DATAA
I[11] => I_alternate.DATAB
I[11] => I_reg.DATAA
I[12] => I_alternate.DATAB
I[12] => I_reg.DATAA
I[13] => I_alternate.DATAB
I[13] => I_reg.DATAA
I[14] => I_alternate.DATAB
I[14] => I_reg.DATAA
I[15] => I_alternate.DATAB
I[15] => I_reg.DATAA
SC <= SC_reg.DB_MAX_OUTPUT_PORT_TYPE
WC <= WC_reg.DB_MAX_OUTPUT_PORT_TYPE
RC <= RC_reg.DB_MAX_OUTPUT_PORT_TYPE
n_LB_w <= n_LB_w_reg.DB_MAX_OUTPUT_PORT_TYPE
n_LB_r <= n_LB_r_reg.DB_MAX_OUTPUT_PORT_TYPE
rotate_S0[0] <= rotate_S0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rotate_S0[1] <= rotate_S0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rotate_S0[2] <= rotate_S0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rotate_R[0] <= rotate_R_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rotate_R[1] <= rotate_R_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rotate_R[2] <= rotate_R_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rotate_source <= rotate_source_reg.DB_MAX_OUTPUT_PORT_TYPE
rotate_mux <= rotate_mux_reg.DB_MAX_OUTPUT_PORT_TYPE
mask_L[0] <= mask_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mask_L[1] <= mask_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
mask_L[2] <= mask_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= alu_op_reg[0].DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op_reg[1].DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op_reg[2].DB_MAX_OUTPUT_PORT_TYPE
alu_mux <= alu_mux_reg.DB_MAX_OUTPUT_PORT_TYPE
alu_I_field[0] <= alu_I_field_reg[0].DB_MAX_OUTPUT_PORT_TYPE
alu_I_field[1] <= alu_I_field_reg[1].DB_MAX_OUTPUT_PORT_TYPE
alu_I_field[2] <= alu_I_field_reg[2].DB_MAX_OUTPUT_PORT_TYPE
alu_I_field[3] <= alu_I_field_reg[3].DB_MAX_OUTPUT_PORT_TYPE
alu_I_field[4] <= alu_I_field_reg[4].DB_MAX_OUTPUT_PORT_TYPE
alu_I_field[5] <= alu_I_field_reg[5].DB_MAX_OUTPUT_PORT_TYPE
alu_I_field[6] <= alu_I_field_reg[6].DB_MAX_OUTPUT_PORT_TYPE
alu_I_field[7] <= alu_I_field_reg[7].DB_MAX_OUTPUT_PORT_TYPE
latch_wren <= latch_wren_reg.DB_MAX_OUTPUT_PORT_TYPE
latch_address_w <= latch_address_w_reg.DB_MAX_OUTPUT_PORT_TYPE
merge_D0[0] <= merge_D0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
merge_D0[1] <= merge_D0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
merge_D0[2] <= merge_D0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
shift_L[0] <= shift_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
shift_L[1] <= shift_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
shift_L[2] <= shift_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
src_raddr[0] <= src_raddr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
src_raddr[1] <= src_raddr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
src_raddr[2] <= src_raddr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
src_raddr[3] <= src_raddr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dest_waddr[0] <= dest_waddr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dest_waddr[1] <= dest_waddr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dest_waddr[2] <= dest_waddr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dest_waddr[3] <= dest_waddr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
regf_wren <= regf_wren_reg.DB_MAX_OUTPUT_PORT_TYPE
PC_JMP <= JMP.DB_MAX_OUTPUT_PORT_TYPE
PC_XEC <= XEC.DB_MAX_OUTPUT_PORT_TYPE
PC_NZT <= NZT.DB_MAX_OUTPUT_PORT_TYPE
PC_CALL <= CALL.DB_MAX_OUTPUT_PORT_TYPE
PC_RET <= RET.DB_MAX_OUTPUT_PORT_TYPE
PC_I_field[0] <= PC_I_field_reg[0].DB_MAX_OUTPUT_PORT_TYPE
PC_I_field[1] <= PC_I_field_reg[1].DB_MAX_OUTPUT_PORT_TYPE
PC_I_field[2] <= PC_I_field_reg[2].DB_MAX_OUTPUT_PORT_TYPE
PC_I_field[3] <= PC_I_field_reg[3].DB_MAX_OUTPUT_PORT_TYPE
PC_I_field[4] <= PC_I_field_reg[4].DB_MAX_OUTPUT_PORT_TYPE
PC_I_field[5] <= PC_I_field_reg[5].DB_MAX_OUTPUT_PORT_TYPE
PC_I_field[6] <= PC_I_field_reg[6].DB_MAX_OUTPUT_PORT_TYPE
PC_I_field[7] <= PC_I_field_reg[7].DB_MAX_OUTPUT_PORT_TYPE
PC_I_field[8] <= PC_I_field_reg[8].DB_MAX_OUTPUT_PORT_TYPE
PC_I_field[9] <= PC_I_field_reg[9].DB_MAX_OUTPUT_PORT_TYPE
PC_I_field[10] <= PC_I_field_reg[10].DB_MAX_OUTPUT_PORT_TYPE
PC_I_field[11] <= PC_I_field_reg[11].DB_MAX_OUTPUT_PORT_TYPE
PC_I_field[12] <= PC_I_field_reg[12].DB_MAX_OUTPUT_PORT_TYPE


|R3_PVP|RIPTIDE_III:CPU_inst|hazard_unit:hazard_unit0
NZT1 => branch_hazard.IN0
JMP => branch_hazard.IN0
XEC1 => branch_hazard.IN1
RET => branch_hazard.IN1
take_branch => hazard.IN1
alu_op1[0] => Equal1.IN0
alu_op1[1] => Equal1.IN2
alu_op1[2] => Equal1.IN1
HALT => hazard.IN1
RST => ~NO_FANOUT~
regf_a_read[0] => Equal2.IN3
regf_a_read[1] => Equal2.IN2
regf_a_read[2] => Equal2.IN1
regf_a_read[3] => Equal2.IN0
regf_w_reg1[0] => Equal2.IN7
regf_w_reg1[1] => Equal2.IN6
regf_w_reg1[2] => Equal2.IN5
regf_w_reg1[3] => Equal2.IN4
regf_wren_reg1 => regf_hazard1.IN0
SC_reg => IO_address_hazard.IN0
SC_reg1 => IO_hazard1.IN1
SC_reg2 => IO_hazard2.IN1
SC_reg3 => IO_hazard3.IN1
SC_reg4 => IO_hazard4.IN1
SC_reg5 => IO_hazard5.IN1
WC_reg1 => IO_hazard1.IN1
WC_reg1 => IO_address_hazard.IN1
WC_reg2 => IO_hazard2.IN1
WC_reg3 => IO_hazard3.IN1
WC_reg4 => IO_hazard4.IN1
WC_reg5 => IO_hazard5.IN1
WC_reg6 => IO_hazard6.IN1
WC_reg6 => IO_hazard_write_miss.IN0
RC_reg => IO_hazard1.IN1
RC_reg => IO_hazard2.IN1
RC_reg => IO_hazard3.IN1
RC_reg => IO_hazard4.IN1
RC_reg => IO_hazard5.IN1
RC_reg => IO_hazard6.IN1
RC_reg => IO_hazard_read_miss.IN0
n_LB_w_reg1 => IO_hazard1.IN0
n_LB_w_reg2 => IO_hazard2.IN0
n_LB_w_reg3 => IO_hazard3.IN0
n_LB_w_reg4 => IO_hazard4.IN0
n_LB_w_reg5 => IO_hazard5.IN0
n_LB_w_reg6 => IO_hazard6.IN0
n_LB_r => IO_hazard1.IN1
n_LB_r => IO_hazard2.IN1
n_LB_r => IO_hazard3.IN1
n_LB_r => IO_hazard4.IN1
n_LB_r => IO_hazard5.IN1
n_LB_r => IO_hazard6.IN1
rotate_mux => OVF_hazard1.IN1
rotate_mux => regf_hazard1.IN1
rotate_source => OVF_hazard1.IN1
rotate_source => regf_hazard1.IN1
latch_wren => latch_hazard.IN1
latch_wren1 => latch_hazard.IN1
latch_address_w1 => latch_hazard.IN0
latch_address_r => latch_hazard.IN1
shift_L[0] => Equal0.IN2
shift_L[1] => Equal0.IN1
shift_L[2] => Equal0.IN0
d_cache_miss => IO_hazard_read_miss.IN1
d_cache_miss => IO_hazard_write_miss.IN1
hazard <= hazard.DB_MAX_OUTPUT_PORT_TYPE
data_hazard <= IO_hazard_write_miss.DB_MAX_OUTPUT_PORT_TYPE
branch_hazard <= branch_hazard.DB_MAX_OUTPUT_PORT_TYPE


