
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036130                       # Number of seconds simulated
sim_ticks                                 36129917000                       # Number of ticks simulated
final_tick                                36129917000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93044                       # Simulator instruction rate (inst/s)
host_op_rate                                   170311                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33616841                       # Simulator tick rate (ticks/s)
host_mem_usage                                2218588                       # Number of bytes of host memory used
host_seconds                                  1074.76                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             57984                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            549504                       # Number of bytes read from this memory
system.physmem.bytes_read::total               607488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        57984                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           57984                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                906                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               8586                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9492                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              1604875                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             15209113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                16813988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1604875                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1604875                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1604875                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            15209113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               16813988                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       4957.107706                       # Cycle average of tags in use
system.l2.total_refs                           192950                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9344                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.649615                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4146.778229                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             663.593608                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             146.735869                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.253099                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.040503                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.008956                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.302558                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    3                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                66228                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   66231                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           135046                       # number of Writeback hits
system.l2.Writeback_hits::total                135046                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              61507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 61507                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                127735                       # number of demand (read+write) hits
system.l2.demand_hits::total                   127738                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data               127735                       # number of overall hits
system.l2.overall_hits::total                  127738                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                906                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                173                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1079                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             8413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8413                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 906                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                8586                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9492                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                906                       # number of overall misses
system.l2.overall_misses::cpu.data               8586                       # number of overall misses
system.l2.overall_misses::total                  9492                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     48374000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      9741000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        58115000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    438804000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     438804000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      48374000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     448545000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        496919000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     48374000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    448545000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       496919000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              909                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            66401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               67310                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       135046                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            135046                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          69920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69920                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               909                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            136321                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               137230                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              909                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           136321                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              137230                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.996700                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.002605                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.016030                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.120323                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.120323                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.996700                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.062984                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069169                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.996700                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.062984                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069169                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53392.935982                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 56306.358382                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53860.055607                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52157.850945                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52157.850945                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53392.935982                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52241.439553                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52351.348504                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53392.935982                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52241.439553                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52351.348504                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           906                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           173                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1079                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         8413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8413                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           8586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9492                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          8586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9492                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     37315000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      7644500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44959500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    336779000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    336779000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     37315000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    344423500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    381738500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     37315000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    344423500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    381738500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.996700                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.002605                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.016030                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.120323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.120323                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.996700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.062984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069169                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.996700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.062984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.069169                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41186.534216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 44187.861272                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41667.747915                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40030.785689                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40030.785689                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41186.534216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40114.546937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40216.866835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41186.534216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40114.546937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40216.866835                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                22420854                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22420854                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1201910                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14085222                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12940641                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.873887                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                         72259835                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19352208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      131115452                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    22420854                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12940641                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      39333271                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6678641                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                8057609                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            91                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  18622543                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                395147                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           72218663                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.353563                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.563748                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 33914436     46.96%     46.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1711432      2.37%     49.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2254388      3.12%     52.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2651555      3.67%     56.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2317278      3.21%     59.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2555052      3.54%     62.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2953098      4.09%     66.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2639398      3.65%     70.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 21222026     29.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             72218663                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.310281                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.814500                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 22504543                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6708694                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  35879672                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1650287                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5475467                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              237371150                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                5475467                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 24874363                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  539782                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2836                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  35130478                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6195737                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              232216055                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   156                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3057402                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               2165468                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           255783028                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             553167955                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        398169658                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         154998297                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638966                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 54144003                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                115                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            111                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  17350441                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26552750                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13855907                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2442740                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           267270                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  222719456                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 199                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 212772081                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            248703                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        39621276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     39952194                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            113                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      72218663                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.946220                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.057812                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12411418     17.19%     17.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6866398      9.51%     26.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11934667     16.53%     43.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12691144     17.57%     60.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10711326     14.83%     75.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8053418     11.15%     86.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6603189      9.14%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2345435      3.25%     99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              601668      0.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        72218663                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  301268      2.44%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              11810766     95.55%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 193505      1.57%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 54765      0.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            422246      0.20%      0.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             126416040     59.41%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            47570198     22.36%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25624189     12.04%     94.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12739408      5.99%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              212772081                       # Type of FU issued
system.cpu.iq.rate                           2.944541                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    12360304                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.058092                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          379467336                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         190188484                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    150241780                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           130904490                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           72153694                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     58782412                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              153374324                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                71335815                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2921930                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5122630                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        14242                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1252                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2730314                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7436                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          9289                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5475467                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  100072                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7662                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           222719655                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            829241                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26552750                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13855907                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                115                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    186                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     1                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1252                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         726217                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       540017                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1266234                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             209993368                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25146428                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2778707                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37602600                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18838436                       # Number of branches executed
system.cpu.iew.exec_stores                   12456172                       # Number of stores executed
system.cpu.iew.exec_rate                     2.906087                       # Inst execution rate
system.cpu.iew.wb_sent                      209305485                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     209024192                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 152552438                       # num instructions producing a value
system.cpu.iew.wb_consumers                 250715347                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.892675                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.608469                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        39677314                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1201924                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     66743196                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.742487                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.870606                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     19623206     29.40%     29.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     12465748     18.68%     48.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7452543     11.17%     59.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6895099     10.33%     69.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3049221      4.57%     74.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3255678      4.88%     79.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1950316      2.92%     81.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1602059      2.40%     84.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10449326     15.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     66743196                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              10449326                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    279013506                       # The number of ROB reads
system.cpu.rob.rob_writes                   450920044                       # The number of ROB writes
system.cpu.timesIdled                             539                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           41172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.722598                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.722598                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.383895                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.383895                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                310111703                       # number of integer regfile reads
system.cpu.int_regfile_writes               175239464                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 100420556                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 54469034                       # number of floating regfile writes
system.cpu.misc_regfile_reads                80774699                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     72                       # number of replacements
system.cpu.icache.tagsinuse                644.242189                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18621398                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    909                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               20485.586359                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     644.242189                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.629143                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.629143                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18621398                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18621398                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18621398                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18621398                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18621398                       # number of overall hits
system.cpu.icache.overall_hits::total        18621398                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1145                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1145                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1145                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1145                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1145                       # number of overall misses
system.cpu.icache.overall_misses::total          1145                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     61031000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61031000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     61031000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61031000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     61031000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61031000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18622543                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18622543                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18622543                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18622543                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18622543                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18622543                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53302.183406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53302.183406                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53302.183406                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53302.183406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53302.183406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53302.183406                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          116                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          236                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          236                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          236                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          236                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          236                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          236                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          909                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          909                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          909                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          909                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          909                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          909                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     49317500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49317500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     49317500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49317500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     49317500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49317500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54254.675468                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54254.675468                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54254.675468                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54254.675468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54254.675468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54254.675468                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 135297                       # number of replacements
system.cpu.dcache.tagsinuse                973.016558                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33198639                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 136321                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 243.532831                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             5268160000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     973.016558                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.950211                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.950211                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22142973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22142973                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11055666                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11055666                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33198639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33198639                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33198639                       # number of overall hits
system.cpu.dcache.overall_hits::total        33198639                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        93686                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         93686                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        69924                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69924                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       163610                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         163610                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       163610                       # number of overall misses
system.cpu.dcache.overall_misses::total        163610                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1136368000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1136368000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1267554499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1267554499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2403922499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2403922499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2403922499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2403922499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22236659                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22236659                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33362249                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33362249                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33362249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33362249                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004213                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006285                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004904                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004904                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004904                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004904                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12129.539099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12129.539099                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 18127.602812                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18127.602812                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14693.004700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14693.004700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14693.004700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14693.004700                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        83523                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9260                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.019762                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       135046                       # number of writebacks
system.cpu.dcache.writebacks::total            135046                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        27285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27285                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        27289                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27289                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        27289                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27289                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        66401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        66401                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        69920                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        69920                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       136321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       136321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       136321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       136321                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    743482500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    743482500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1127645499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1127645499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1871127999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1871127999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1871127999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1871127999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002986                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002986                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004086                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004086                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004086                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004086                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11196.856975                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11196.856975                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16127.653018                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16127.653018                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13725.896956                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13725.896956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13725.896956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13725.896956                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
