0.6
2017.2
Jun 15 2017
18:52:51
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/async_dual_port_bram/sim/async_dual_port_bram.v,1525937113,verilog,,,,async_dual_port_bram,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/sim/gtx3g_bert_0.v,1525937113,verilog,,,,gtx3g_bert_0,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g.v,1525937113,verilog,,,,gtx3g,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v,1525937113,verilog,,,,gtx3g_RX_STARTUP_FSM,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g/example_design/gtx3g_sync_block.v,1525937113,verilog,,,,gtx3g_sync_block,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g/example_design/gtx3g_sync_pulse.v,1525937113,verilog,,,,gtx3g_sync_pulse,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v,1525937113,verilog,,,,gtx3g_TX_MANUAL_PHASE_ALIGN,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v,1525937113,verilog,,,,gtx3g_TX_STARTUP_FSM,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g_gt.v,1525937113,verilog,,,,gtx3g_GT,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g_init.v,1525937113,verilog,,,,gtx3g_init,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g_multi_gt.v,1525937113,verilog,,,,gtx3g_multi_gt,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g_common.v,1525937113,verilog,,,,gtx3g_common,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g_common_reset.v,1525937113,verilog,,,,gtx3g_common_reset,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g_exdes.v,1525937113,verilog,,,,gtx3g_exdes,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g_gt_frame_check.v,1525937113,verilog,,,,gtx3g_GT_FRAME_CHECK,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g_gt_frame_gen.v,1525937113,verilog,,,,error_insertion;gtx3g_GT_FRAME_GEN,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g_gt_usrclk_source.v,1525937113,verilog,,,,gtx3g_GT_USRCLK_SOURCE,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/gtx3g_support.v,1525937113,verilog,,,,gtx3g_support,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/parity_coding.v,1525937113,verilog,,,,parity_encoder,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/pattern_gen.v,1525937113,verilog,,,,bram_gen;pattern_gen;prbs11_gen;prbs15_gen;prbs20_gen;prbs23_gen;prbs31_gen;prbs31_rand_gen;prbs7_gen;prbs9_gen,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.ip_user_files/ip/gtx3g_bert_0_2/src/rx_word_fifo/sim/rx_word_fifo.v,1525937113,verilog,,,,rx_word_fifo,,,,,,,,
E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
E:/ljzhu/test_gtx/ip_repo/gtx3g_bert_axi/gtx3g_bert_axi_1.0/hdl/gtx3g_bert_axi_v1_0.v,1525528122,verilog,,,,gtx3g_bert_axi_v1_0,,,,,,,,
E:/ljzhu/test_gtx/ip_repo/gtx3g_bert_axi/gtx3g_bert_axi_1.0/hdl/gtx3g_bert_axi_v1_0_S00_AXI.v,1525935733,verilog,,,,gtx3g_bert_axi_v1_0_S00_AXI,,,,,,,,
E:/ljzhu/test_gtx/ip_repo/gtx3g_bert_axi/gtx3g_bert_axi_1.0/tb/tb_gtx3g_bert_axi_v1_0.v,1525937096,verilog,,,,tb_gtx3g_bert_axi_v1_0,,,,,,,,
