
SimpleGraphics.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bc4  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d04  08003d8c  08003d8c  00013d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a90  08005a90  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08005a90  08005a90  00015a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a98  08005a98  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a98  08005a98  00015a98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a9c  08005a9c  00015a9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005aa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0003fea0  2000000c  08005aac  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2003feac  08005aac  0002feac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021eb3  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036d6  00000000  00000000  00041eef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001648  00000000  00000000  000455c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0002a406  00000000  00000000  00046c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002213c  00000000  00000000  00071016  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001005a9  00000000  00000000  00093152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  001936fb  2**0
                  CONTENTS, READONLY
 19 .debug_loc    00017f97  00000000  00000000  0019374b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_ranges 00001620  00000000  00000000  001ab6e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003fdc  00000000  00000000  001acd08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08003d74 	.word	0x08003d74

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000010 	.word	0x20000010
 8000204:	08003d74 	.word	0x08003d74

08000208 <__aeabi_uldivmod>:
 8000208:	b953      	cbnz	r3, 8000220 <__aeabi_uldivmod+0x18>
 800020a:	b94a      	cbnz	r2, 8000220 <__aeabi_uldivmod+0x18>
 800020c:	2900      	cmp	r1, #0
 800020e:	bf08      	it	eq
 8000210:	2800      	cmpeq	r0, #0
 8000212:	bf1c      	itt	ne
 8000214:	f04f 31ff 	movne.w	r1, #4294967295
 8000218:	f04f 30ff 	movne.w	r0, #4294967295
 800021c:	f000 b974 	b.w	8000508 <__aeabi_idiv0>
 8000220:	f1ad 0c08 	sub.w	ip, sp, #8
 8000224:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000228:	f000 f806 	bl	8000238 <__udivmoddi4>
 800022c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000234:	b004      	add	sp, #16
 8000236:	4770      	bx	lr

08000238 <__udivmoddi4>:
 8000238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800023c:	9d08      	ldr	r5, [sp, #32]
 800023e:	4604      	mov	r4, r0
 8000240:	468e      	mov	lr, r1
 8000242:	2b00      	cmp	r3, #0
 8000244:	d14d      	bne.n	80002e2 <__udivmoddi4+0xaa>
 8000246:	428a      	cmp	r2, r1
 8000248:	4694      	mov	ip, r2
 800024a:	d969      	bls.n	8000320 <__udivmoddi4+0xe8>
 800024c:	fab2 f282 	clz	r2, r2
 8000250:	b152      	cbz	r2, 8000268 <__udivmoddi4+0x30>
 8000252:	fa01 f302 	lsl.w	r3, r1, r2
 8000256:	f1c2 0120 	rsb	r1, r2, #32
 800025a:	fa20 f101 	lsr.w	r1, r0, r1
 800025e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000262:	ea41 0e03 	orr.w	lr, r1, r3
 8000266:	4094      	lsls	r4, r2
 8000268:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800026c:	0c21      	lsrs	r1, r4, #16
 800026e:	fbbe f6f8 	udiv	r6, lr, r8
 8000272:	fa1f f78c 	uxth.w	r7, ip
 8000276:	fb08 e316 	mls	r3, r8, r6, lr
 800027a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800027e:	fb06 f107 	mul.w	r1, r6, r7
 8000282:	4299      	cmp	r1, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x64>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f106 30ff 	add.w	r0, r6, #4294967295
 800028e:	f080 811f 	bcs.w	80004d0 <__udivmoddi4+0x298>
 8000292:	4299      	cmp	r1, r3
 8000294:	f240 811c 	bls.w	80004d0 <__udivmoddi4+0x298>
 8000298:	3e02      	subs	r6, #2
 800029a:	4463      	add	r3, ip
 800029c:	1a5b      	subs	r3, r3, r1
 800029e:	b2a4      	uxth	r4, r4
 80002a0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a4:	fb08 3310 	mls	r3, r8, r0, r3
 80002a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002ac:	fb00 f707 	mul.w	r7, r0, r7
 80002b0:	42a7      	cmp	r7, r4
 80002b2:	d90a      	bls.n	80002ca <__udivmoddi4+0x92>
 80002b4:	eb1c 0404 	adds.w	r4, ip, r4
 80002b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002bc:	f080 810a 	bcs.w	80004d4 <__udivmoddi4+0x29c>
 80002c0:	42a7      	cmp	r7, r4
 80002c2:	f240 8107 	bls.w	80004d4 <__udivmoddi4+0x29c>
 80002c6:	4464      	add	r4, ip
 80002c8:	3802      	subs	r0, #2
 80002ca:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ce:	1be4      	subs	r4, r4, r7
 80002d0:	2600      	movs	r6, #0
 80002d2:	b11d      	cbz	r5, 80002dc <__udivmoddi4+0xa4>
 80002d4:	40d4      	lsrs	r4, r2
 80002d6:	2300      	movs	r3, #0
 80002d8:	e9c5 4300 	strd	r4, r3, [r5]
 80002dc:	4631      	mov	r1, r6
 80002de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d909      	bls.n	80002fa <__udivmoddi4+0xc2>
 80002e6:	2d00      	cmp	r5, #0
 80002e8:	f000 80ef 	beq.w	80004ca <__udivmoddi4+0x292>
 80002ec:	2600      	movs	r6, #0
 80002ee:	e9c5 0100 	strd	r0, r1, [r5]
 80002f2:	4630      	mov	r0, r6
 80002f4:	4631      	mov	r1, r6
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	fab3 f683 	clz	r6, r3
 80002fe:	2e00      	cmp	r6, #0
 8000300:	d14a      	bne.n	8000398 <__udivmoddi4+0x160>
 8000302:	428b      	cmp	r3, r1
 8000304:	d302      	bcc.n	800030c <__udivmoddi4+0xd4>
 8000306:	4282      	cmp	r2, r0
 8000308:	f200 80f9 	bhi.w	80004fe <__udivmoddi4+0x2c6>
 800030c:	1a84      	subs	r4, r0, r2
 800030e:	eb61 0303 	sbc.w	r3, r1, r3
 8000312:	2001      	movs	r0, #1
 8000314:	469e      	mov	lr, r3
 8000316:	2d00      	cmp	r5, #0
 8000318:	d0e0      	beq.n	80002dc <__udivmoddi4+0xa4>
 800031a:	e9c5 4e00 	strd	r4, lr, [r5]
 800031e:	e7dd      	b.n	80002dc <__udivmoddi4+0xa4>
 8000320:	b902      	cbnz	r2, 8000324 <__udivmoddi4+0xec>
 8000322:	deff      	udf	#255	; 0xff
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	2a00      	cmp	r2, #0
 800032a:	f040 8092 	bne.w	8000452 <__udivmoddi4+0x21a>
 800032e:	eba1 010c 	sub.w	r1, r1, ip
 8000332:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000336:	fa1f fe8c 	uxth.w	lr, ip
 800033a:	2601      	movs	r6, #1
 800033c:	0c20      	lsrs	r0, r4, #16
 800033e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000342:	fb07 1113 	mls	r1, r7, r3, r1
 8000346:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800034a:	fb0e f003 	mul.w	r0, lr, r3
 800034e:	4288      	cmp	r0, r1
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x12c>
 8000352:	eb1c 0101 	adds.w	r1, ip, r1
 8000356:	f103 38ff 	add.w	r8, r3, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x12a>
 800035c:	4288      	cmp	r0, r1
 800035e:	f200 80cb 	bhi.w	80004f8 <__udivmoddi4+0x2c0>
 8000362:	4643      	mov	r3, r8
 8000364:	1a09      	subs	r1, r1, r0
 8000366:	b2a4      	uxth	r4, r4
 8000368:	fbb1 f0f7 	udiv	r0, r1, r7
 800036c:	fb07 1110 	mls	r1, r7, r0, r1
 8000370:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000374:	fb0e fe00 	mul.w	lr, lr, r0
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x156>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 31ff 	add.w	r1, r0, #4294967295
 8000384:	d202      	bcs.n	800038c <__udivmoddi4+0x154>
 8000386:	45a6      	cmp	lr, r4
 8000388:	f200 80bb 	bhi.w	8000502 <__udivmoddi4+0x2ca>
 800038c:	4608      	mov	r0, r1
 800038e:	eba4 040e 	sub.w	r4, r4, lr
 8000392:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000396:	e79c      	b.n	80002d2 <__udivmoddi4+0x9a>
 8000398:	f1c6 0720 	rsb	r7, r6, #32
 800039c:	40b3      	lsls	r3, r6
 800039e:	fa22 fc07 	lsr.w	ip, r2, r7
 80003a2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003a6:	fa20 f407 	lsr.w	r4, r0, r7
 80003aa:	fa01 f306 	lsl.w	r3, r1, r6
 80003ae:	431c      	orrs	r4, r3
 80003b0:	40f9      	lsrs	r1, r7
 80003b2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ba:	fbb1 f8f9 	udiv	r8, r1, r9
 80003be:	0c20      	lsrs	r0, r4, #16
 80003c0:	fa1f fe8c 	uxth.w	lr, ip
 80003c4:	fb09 1118 	mls	r1, r9, r8, r1
 80003c8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003cc:	fb08 f00e 	mul.w	r0, r8, lr
 80003d0:	4288      	cmp	r0, r1
 80003d2:	fa02 f206 	lsl.w	r2, r2, r6
 80003d6:	d90b      	bls.n	80003f0 <__udivmoddi4+0x1b8>
 80003d8:	eb1c 0101 	adds.w	r1, ip, r1
 80003dc:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e0:	f080 8088 	bcs.w	80004f4 <__udivmoddi4+0x2bc>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f240 8085 	bls.w	80004f4 <__udivmoddi4+0x2bc>
 80003ea:	f1a8 0802 	sub.w	r8, r8, #2
 80003ee:	4461      	add	r1, ip
 80003f0:	1a09      	subs	r1, r1, r0
 80003f2:	b2a4      	uxth	r4, r4
 80003f4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003f8:	fb09 1110 	mls	r1, r9, r0, r1
 80003fc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000400:	fb00 fe0e 	mul.w	lr, r0, lr
 8000404:	458e      	cmp	lr, r1
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x1e2>
 8000408:	eb1c 0101 	adds.w	r1, ip, r1
 800040c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000410:	d26c      	bcs.n	80004ec <__udivmoddi4+0x2b4>
 8000412:	458e      	cmp	lr, r1
 8000414:	d96a      	bls.n	80004ec <__udivmoddi4+0x2b4>
 8000416:	3802      	subs	r0, #2
 8000418:	4461      	add	r1, ip
 800041a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800041e:	fba0 9402 	umull	r9, r4, r0, r2
 8000422:	eba1 010e 	sub.w	r1, r1, lr
 8000426:	42a1      	cmp	r1, r4
 8000428:	46c8      	mov	r8, r9
 800042a:	46a6      	mov	lr, r4
 800042c:	d356      	bcc.n	80004dc <__udivmoddi4+0x2a4>
 800042e:	d053      	beq.n	80004d8 <__udivmoddi4+0x2a0>
 8000430:	b15d      	cbz	r5, 800044a <__udivmoddi4+0x212>
 8000432:	ebb3 0208 	subs.w	r2, r3, r8
 8000436:	eb61 010e 	sbc.w	r1, r1, lr
 800043a:	fa01 f707 	lsl.w	r7, r1, r7
 800043e:	fa22 f306 	lsr.w	r3, r2, r6
 8000442:	40f1      	lsrs	r1, r6
 8000444:	431f      	orrs	r7, r3
 8000446:	e9c5 7100 	strd	r7, r1, [r5]
 800044a:	2600      	movs	r6, #0
 800044c:	4631      	mov	r1, r6
 800044e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000452:	f1c2 0320 	rsb	r3, r2, #32
 8000456:	40d8      	lsrs	r0, r3
 8000458:	fa0c fc02 	lsl.w	ip, ip, r2
 800045c:	fa21 f303 	lsr.w	r3, r1, r3
 8000460:	4091      	lsls	r1, r2
 8000462:	4301      	orrs	r1, r0
 8000464:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000470:	fb07 3610 	mls	r6, r7, r0, r3
 8000474:	0c0b      	lsrs	r3, r1, #16
 8000476:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800047a:	fb00 f60e 	mul.w	r6, r0, lr
 800047e:	429e      	cmp	r6, r3
 8000480:	fa04 f402 	lsl.w	r4, r4, r2
 8000484:	d908      	bls.n	8000498 <__udivmoddi4+0x260>
 8000486:	eb1c 0303 	adds.w	r3, ip, r3
 800048a:	f100 38ff 	add.w	r8, r0, #4294967295
 800048e:	d22f      	bcs.n	80004f0 <__udivmoddi4+0x2b8>
 8000490:	429e      	cmp	r6, r3
 8000492:	d92d      	bls.n	80004f0 <__udivmoddi4+0x2b8>
 8000494:	3802      	subs	r0, #2
 8000496:	4463      	add	r3, ip
 8000498:	1b9b      	subs	r3, r3, r6
 800049a:	b289      	uxth	r1, r1
 800049c:	fbb3 f6f7 	udiv	r6, r3, r7
 80004a0:	fb07 3316 	mls	r3, r7, r6, r3
 80004a4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a8:	fb06 f30e 	mul.w	r3, r6, lr
 80004ac:	428b      	cmp	r3, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x28a>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004b8:	d216      	bcs.n	80004e8 <__udivmoddi4+0x2b0>
 80004ba:	428b      	cmp	r3, r1
 80004bc:	d914      	bls.n	80004e8 <__udivmoddi4+0x2b0>
 80004be:	3e02      	subs	r6, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	1ac9      	subs	r1, r1, r3
 80004c4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004c8:	e738      	b.n	800033c <__udivmoddi4+0x104>
 80004ca:	462e      	mov	r6, r5
 80004cc:	4628      	mov	r0, r5
 80004ce:	e705      	b.n	80002dc <__udivmoddi4+0xa4>
 80004d0:	4606      	mov	r6, r0
 80004d2:	e6e3      	b.n	800029c <__udivmoddi4+0x64>
 80004d4:	4618      	mov	r0, r3
 80004d6:	e6f8      	b.n	80002ca <__udivmoddi4+0x92>
 80004d8:	454b      	cmp	r3, r9
 80004da:	d2a9      	bcs.n	8000430 <__udivmoddi4+0x1f8>
 80004dc:	ebb9 0802 	subs.w	r8, r9, r2
 80004e0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004e4:	3801      	subs	r0, #1
 80004e6:	e7a3      	b.n	8000430 <__udivmoddi4+0x1f8>
 80004e8:	4646      	mov	r6, r8
 80004ea:	e7ea      	b.n	80004c2 <__udivmoddi4+0x28a>
 80004ec:	4620      	mov	r0, r4
 80004ee:	e794      	b.n	800041a <__udivmoddi4+0x1e2>
 80004f0:	4640      	mov	r0, r8
 80004f2:	e7d1      	b.n	8000498 <__udivmoddi4+0x260>
 80004f4:	46d0      	mov	r8, sl
 80004f6:	e77b      	b.n	80003f0 <__udivmoddi4+0x1b8>
 80004f8:	3b02      	subs	r3, #2
 80004fa:	4461      	add	r1, ip
 80004fc:	e732      	b.n	8000364 <__udivmoddi4+0x12c>
 80004fe:	4630      	mov	r0, r6
 8000500:	e709      	b.n	8000316 <__udivmoddi4+0xde>
 8000502:	4464      	add	r4, ip
 8000504:	3802      	subs	r0, #2
 8000506:	e742      	b.n	800038e <__udivmoddi4+0x156>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <Init_Graphics_System>:
uint32 LCD_FRAME_BUFFER3 = 0;


void Init_Graphics_System(uint32 LCD_RAM_START_ADDRESS, uint8 Layers, uint8 ColorType) //Инициализация драйвера дисплея, графического ускорителя и т.п.
{
    LCD_FRAME_BUFFER0 = LCD_RAM_START_ADDRESS;
 800050c:	4b01      	ldr	r3, [pc, #4]	; (8000514 <Init_Graphics_System+0x8>)
 800050e:	6018      	str	r0, [r3, #0]
    //Пользовательский кодинициализации дисплея

}
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	20000028 	.word	0x20000028

08000518 <Fill_all>:

void Fill_all(uint32 Color) //Заливка всего дисплея цветом
{
	for(int i=0; i<480*272; i++)
 8000518:	2300      	movs	r3, #0
 800051a:	e005      	b.n	8000528 <Fill_all+0x10>
	{
	  *(__IO uint16*) (LCD_FRAME_BUFFER0 + (i*2)) = Color;
 800051c:	4a04      	ldr	r2, [pc, #16]	; (8000530 <Fill_all+0x18>)
 800051e:	6812      	ldr	r2, [r2, #0]
 8000520:	b281      	uxth	r1, r0
 8000522:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0; i<480*272; i++)
 8000526:	3301      	adds	r3, #1
 8000528:	f5b3 3fff 	cmp.w	r3, #130560	; 0x1fe00
 800052c:	dbf6      	blt.n	800051c <Fill_all+0x4>
	}
}
 800052e:	4770      	bx	lr
 8000530:	20000028 	.word	0x20000028

08000534 <Fill_rectangle>:

void Fill_rectangle(uint32 Color, int32 StartX, int32 StopX, int32 StartY, int32 StopY) //Заливка прямоугольной формы
{
 8000534:	b570      	push	{r4, r5, r6, lr}
 8000536:	4604      	mov	r4, r0
 8000538:	4610      	mov	r0, r2
 800053a:	9e04      	ldr	r6, [sp, #16]
	StartX--;
 800053c:	1e4d      	subs	r5, r1, #1
	StartY--;
 800053e:	f103 3eff 	add.w	lr, r3, #4294967295

	for(uint32 y = StartY; y < StopY; y++)
 8000542:	e00e      	b.n	8000562 <Fill_rectangle+0x2e>
	{
		for(uint32 x = StartX; x < StopX; x++)
		{
			*(__IO uint16*) (LCD_FRAME_BUFFER0 + (2*(y*DispWidth + x))) = Color;
 8000544:	4909      	ldr	r1, [pc, #36]	; (800056c <Fill_rectangle+0x38>)
 8000546:	6809      	ldr	r1, [r1, #0]
 8000548:	fb01 310e 	mla	r1, r1, lr, r3
 800054c:	4a08      	ldr	r2, [pc, #32]	; (8000570 <Fill_rectangle+0x3c>)
 800054e:	6812      	ldr	r2, [r2, #0]
 8000550:	fa1f fc84 	uxth.w	ip, r4
 8000554:	f822 c011 	strh.w	ip, [r2, r1, lsl #1]
		for(uint32 x = StartX; x < StopX; x++)
 8000558:	3301      	adds	r3, #1
 800055a:	4298      	cmp	r0, r3
 800055c:	d8f2      	bhi.n	8000544 <Fill_rectangle+0x10>
	for(uint32 y = StartY; y < StopY; y++)
 800055e:	f10e 0e01 	add.w	lr, lr, #1
 8000562:	4576      	cmp	r6, lr
 8000564:	d901      	bls.n	800056a <Fill_rectangle+0x36>
		for(uint32 x = StartX; x < StopX; x++)
 8000566:	462b      	mov	r3, r5
 8000568:	e7f7      	b.n	800055a <Fill_rectangle+0x26>
		}
	}
}
 800056a:	bd70      	pop	{r4, r5, r6, pc}
 800056c:	20000050 	.word	0x20000050
 8000570:	20000028 	.word	0x20000028

08000574 <MemPoint>:

void MemPoint(int32 x, int32 y, uint32 Color) //Отрисовка одного пикселя
{
	*(__IO uint16*) (LCD_FRAME_BUFFER0 + (2*(y*DispWidth + x))) = Color;
 8000574:	4b04      	ldr	r3, [pc, #16]	; (8000588 <MemPoint+0x14>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	fb03 0001 	mla	r0, r3, r1, r0
 800057c:	4b03      	ldr	r3, [pc, #12]	; (800058c <MemPoint+0x18>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	b292      	uxth	r2, r2
 8000582:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
}
 8000586:	4770      	bx	lr
 8000588:	20000050 	.word	0x20000050
 800058c:	20000028 	.word	0x20000028

08000590 <Get565Color>:
uint32 Color_A888_(uint32 Color, uint8 Alpha) //преобразует отдельные значения цвета  и прозрачности в формат А888(альфа канал + 24 бита цвета)
{
	return Color | Alpha << 24;
}
uint16 Get565Color(uint32 Color) //Возвращает значение цвета в формате пикселя 565(5 бит - красный цвет, 6 - зеленый, 5 - синий)
{
 8000590:	b500      	push	{lr}
   uint8 R, G, B;
   R = (Color >> 16) & 0xff;
   G = (Color >> 8) & 0xff;
   B = Color & 0xff;

   R = 31 * R / 255;
 8000592:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8000596:	ebc3 1343 	rsb	r3, r3, r3, lsl #5
 800059a:	4912      	ldr	r1, [pc, #72]	; (80005e4 <Get565Color+0x54>)
 800059c:	fb81 c203 	smull	ip, r2, r1, r3
 80005a0:	441a      	add	r2, r3
 80005a2:	17db      	asrs	r3, r3, #31
 80005a4:	ebc3 12e2 	rsb	r2, r3, r2, asr #7
   G = 63 * G / 255;
 80005a8:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80005ac:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 80005b0:	fb81 ec03 	smull	lr, ip, r1, r3
 80005b4:	449c      	add	ip, r3
 80005b6:	17db      	asrs	r3, r3, #31
 80005b8:	ebc3 13ec 	rsb	r3, r3, ip, asr #7
   B = 31 * B / 255;
 80005bc:	b2c0      	uxtb	r0, r0
 80005be:	ebc0 1040 	rsb	r0, r0, r0, lsl #5
 80005c2:	fb81 c100 	smull	ip, r1, r1, r0
 80005c6:	4401      	add	r1, r0
 80005c8:	17c0      	asrs	r0, r0, #31
 80005ca:	ebc0 10e1 	rsb	r0, r0, r1, asr #7
 80005ce:	b2c0      	uxtb	r0, r0

   RezColor |= B;
   RezColor |= (G << 5);
 80005d0:	b2db      	uxtb	r3, r3
 80005d2:	ea40 1043 	orr.w	r0, r0, r3, lsl #5
   RezColor |= (R << 11);
 80005d6:	b2d2      	uxtb	r2, r2
 80005d8:	ea40 20c2 	orr.w	r0, r0, r2, lsl #11

   return RezColor;
}
 80005dc:	b280      	uxth	r0, r0
 80005de:	f85d fb04 	ldr.w	pc, [sp], #4
 80005e2:	bf00      	nop
 80005e4:	80808081 	.word	0x80808081

080005e8 <FontHParameter>:
uint32 FontHParameter() //Возвращает значение высоты шрифта
{
	uint8 FontH = calibri[1];
	return FontH;
}
 80005e8:	4b01      	ldr	r3, [pc, #4]	; (80005f0 <FontHParameter+0x8>)
 80005ea:	7858      	ldrb	r0, [r3, #1]
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop
 80005f0:	08003d8c 	.word	0x08003d8c

080005f4 <SymbolParameters>:
		}
	}
	return Error;
}
void SymbolParameters(uint16 X, uint16 Y, uint16 *NextX, uint16 *NextY, uint8 *CharWt, uint8 *CharHt, char Symbol) //Параметры положения текущего символа и положения следующих возможных.
{
 80005f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005f6:	4605      	mov	r5, r0
 80005f8:	460c      	mov	r4, r1
 80005fa:	4617      	mov	r7, r2
 80005fc:	461e      	mov	r6, r3
	uint8 FontH = FontHParameter();
 80005fe:	f7ff fff3 	bl	80005e8 <FontHParameter>
 8000602:	b2c0      	uxtb	r0, r0
	uint8 FirstChar = calibri[2];
 8000604:	4b0a      	ldr	r3, [pc, #40]	; (8000630 <SymbolParameters+0x3c>)
 8000606:	789a      	ldrb	r2, [r3, #2]
	uint8 Cursor = Symbol - FirstChar;
 8000608:	f89d c020 	ldrb.w	ip, [sp, #32]
 800060c:	ebac 0c02 	sub.w	ip, ip, r2
 8000610:	fa5f fc8c 	uxtb.w	ip, ip
	uint8 CharW = calibri[Cursor + 4];
 8000614:	f10c 0c04 	add.w	ip, ip, #4
 8000618:	f813 300c 	ldrb.w	r3, [r3, ip]

	*NextX = X + CharW;
 800061c:	441d      	add	r5, r3
 800061e:	803d      	strh	r5, [r7, #0]
	*NextY = Y + FontH;
 8000620:	4404      	add	r4, r0
 8000622:	8034      	strh	r4, [r6, #0]
	*CharWt = CharW;
 8000624:	9a06      	ldr	r2, [sp, #24]
 8000626:	7013      	strb	r3, [r2, #0]
	*CharHt = FontH;
 8000628:	9b07      	ldr	r3, [sp, #28]
 800062a:	7018      	strb	r0, [r3, #0]
}
 800062c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800062e:	bf00      	nop
 8000630:	08003d8c 	.word	0x08003d8c

08000634 <Inverse>:
			 s++;
		 }
	 }
}
uint8 Inverse(uint8 S)
{
 8000634:	4602      	mov	r2, r0
	uint8 K = 0;
	for(uint8 i = 0; i<8; i++)
 8000636:	2300      	movs	r3, #0
	uint8 K = 0;
 8000638:	4618      	mov	r0, r3
	for(uint8 i = 0; i<8; i++)
 800063a:	e006      	b.n	800064a <Inverse+0x16>
	{
		if((S & 0x01) != 0)
		{
			K = K | 0x01;
		}
		S = S >> 1;
 800063c:	0852      	lsrs	r2, r2, #1
		if(i<7)
 800063e:	2b06      	cmp	r3, #6
 8000640:	d801      	bhi.n	8000646 <Inverse+0x12>
		{
		  K = K << 1;
 8000642:	0040      	lsls	r0, r0, #1
 8000644:	b2c0      	uxtb	r0, r0
	for(uint8 i = 0; i<8; i++)
 8000646:	3301      	adds	r3, #1
 8000648:	b2db      	uxtb	r3, r3
 800064a:	2b07      	cmp	r3, #7
 800064c:	d805      	bhi.n	800065a <Inverse+0x26>
		if((S & 0x01) != 0)
 800064e:	f012 0f01 	tst.w	r2, #1
 8000652:	d0f3      	beq.n	800063c <Inverse+0x8>
			K = K | 0x01;
 8000654:	f040 0001 	orr.w	r0, r0, #1
 8000658:	e7f0      	b.n	800063c <Inverse+0x8>
	    }
	}
	return K;
}
 800065a:	4770      	bx	lr

0800065c <Graphics_Init>:



void Graphics_Init(DisplayConfig *dcf) //Инициализация самой бибиллиотеки а также инициализация графических устройств(дисплей, графические ускорители, тач-панели)
{
 800065c:	b508      	push	{r3, lr}
	DispHeight = dcf->Display_Height;
 800065e:	6842      	ldr	r2, [r0, #4]
 8000660:	4b20      	ldr	r3, [pc, #128]	; (80006e4 <Graphics_Init+0x88>)
 8000662:	601a      	str	r2, [r3, #0]
	DispWidth = dcf->Display_Width;
 8000664:	6882      	ldr	r2, [r0, #8]
 8000666:	4b20      	ldr	r3, [pc, #128]	; (80006e8 <Graphics_Init+0x8c>)
 8000668:	601a      	str	r2, [r3, #0]
	ColorType = dcf->Color_Type;
 800066a:	7b02      	ldrb	r2, [r0, #12]
 800066c:	4b1f      	ldr	r3, [pc, #124]	; (80006ec <Graphics_Init+0x90>)
 800066e:	701a      	strb	r2, [r3, #0]

	WindowFrameColor = dcf->Window_Frame_Color;
 8000670:	6901      	ldr	r1, [r0, #16]
 8000672:	4b1f      	ldr	r3, [pc, #124]	; (80006f0 <Graphics_Init+0x94>)
 8000674:	6019      	str	r1, [r3, #0]
    WindowBarColor = dcf->Window_Bar_Color;
 8000676:	6941      	ldr	r1, [r0, #20]
 8000678:	4b1e      	ldr	r3, [pc, #120]	; (80006f4 <Graphics_Init+0x98>)
 800067a:	6019      	str	r1, [r3, #0]
    WindowBarHColor = dcf->Window_Bar_H_Color;
 800067c:	6981      	ldr	r1, [r0, #24]
 800067e:	4b1e      	ldr	r3, [pc, #120]	; (80006f8 <Graphics_Init+0x9c>)
 8000680:	6019      	str	r1, [r3, #0]
    WindowBarLColor = dcf->Window_Bar_L_Color;
 8000682:	69c1      	ldr	r1, [r0, #28]
 8000684:	4b1d      	ldr	r3, [pc, #116]	; (80006fc <Graphics_Init+0xa0>)
 8000686:	6019      	str	r1, [r3, #0]
    WindowColor = dcf->Window_Color;
 8000688:	6a01      	ldr	r1, [r0, #32]
 800068a:	4b1d      	ldr	r3, [pc, #116]	; (8000700 <Graphics_Init+0xa4>)
 800068c:	6019      	str	r1, [r3, #0]
    WindowTextColor = dcf->Window_Text_Color;
 800068e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8000690:	4b1c      	ldr	r3, [pc, #112]	; (8000704 <Graphics_Init+0xa8>)
 8000692:	6019      	str	r1, [r3, #0]
    WindowFrameThickness = dcf->Window_Frame_Thickness;
 8000694:	f890 1028 	ldrb.w	r1, [r0, #40]	; 0x28
 8000698:	4b1b      	ldr	r3, [pc, #108]	; (8000708 <Graphics_Init+0xac>)
 800069a:	7019      	strb	r1, [r3, #0]

    ButtonFrameColor = dcf->Button_Frame_Color;
 800069c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800069e:	4b1b      	ldr	r3, [pc, #108]	; (800070c <Graphics_Init+0xb0>)
 80006a0:	6019      	str	r1, [r3, #0]
    ButtonColor = dcf->Button_Color;
 80006a2:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80006a4:	4b1a      	ldr	r3, [pc, #104]	; (8000710 <Graphics_Init+0xb4>)
 80006a6:	6019      	str	r1, [r3, #0]
    ButtonSelectedColor = dcf->Button_Selected_Color;
 80006a8:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80006aa:	4b1a      	ldr	r3, [pc, #104]	; (8000714 <Graphics_Init+0xb8>)
 80006ac:	6019      	str	r1, [r3, #0]
    ButtonTextColor = dcf->Button_Text_Color;
 80006ae:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80006b0:	4b19      	ldr	r3, [pc, #100]	; (8000718 <Graphics_Init+0xbc>)
 80006b2:	6019      	str	r1, [r3, #0]

    LabelColor = dcf->Label_Color;
 80006b4:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80006b6:	4b19      	ldr	r3, [pc, #100]	; (800071c <Graphics_Init+0xc0>)
 80006b8:	6019      	str	r1, [r3, #0]
    LabelSelectedColor = dcf->Label_Selected_Color;
 80006ba:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80006bc:	4b18      	ldr	r3, [pc, #96]	; (8000720 <Graphics_Init+0xc4>)
 80006be:	6019      	str	r1, [r3, #0]
    LabelBackgroundColor = dcf->Label_Background_Color;
 80006c0:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80006c2:	4b18      	ldr	r3, [pc, #96]	; (8000724 <Graphics_Init+0xc8>)
 80006c4:	6019      	str	r1, [r3, #0]

	BarColor = dcf-> Bar_Color;
 80006c6:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80006c8:	4b17      	ldr	r3, [pc, #92]	; (8000728 <Graphics_Init+0xcc>)
 80006ca:	6019      	str	r1, [r3, #0]
    BarColor2 = dcf-> Bar_Color2;
 80006cc:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80006ce:	4b17      	ldr	r3, [pc, #92]	; (800072c <Graphics_Init+0xd0>)
 80006d0:	6019      	str	r1, [r3, #0]
    BarColor3 = dcf-> Bar_Color3;
 80006d2:	6d01      	ldr	r1, [r0, #80]	; 0x50
 80006d4:	4b16      	ldr	r3, [pc, #88]	; (8000730 <Graphics_Init+0xd4>)
 80006d6:	6019      	str	r1, [r3, #0]

	Init_Graphics_System(dcf->Start_RAM_Address, dcf->Layers, dcf->Color_Type);
 80006d8:	7b41      	ldrb	r1, [r0, #13]
 80006da:	6800      	ldr	r0, [r0, #0]
 80006dc:	f7ff ff16 	bl	800050c <Init_Graphics_System>
}
 80006e0:	bd08      	pop	{r3, pc}
 80006e2:	bf00      	nop
 80006e4:	2000004c 	.word	0x2000004c
 80006e8:	20000050 	.word	0x20000050
 80006ec:	20000048 	.word	0x20000048
 80006f0:	20000070 	.word	0x20000070
 80006f4:	20000060 	.word	0x20000060
 80006f8:	20000064 	.word	0x20000064
 80006fc:	20000068 	.word	0x20000068
 8000700:	2000006c 	.word	0x2000006c
 8000704:	20000078 	.word	0x20000078
 8000708:	20000074 	.word	0x20000074
 800070c:	2000003c 	.word	0x2000003c
 8000710:	20000038 	.word	0x20000038
 8000714:	20000040 	.word	0x20000040
 8000718:	20000044 	.word	0x20000044
 800071c:	20000058 	.word	0x20000058
 8000720:	2000005c 	.word	0x2000005c
 8000724:	20000054 	.word	0x20000054
 8000728:	2000002c 	.word	0x2000002c
 800072c:	20000030 	.word	0x20000030
 8000730:	20000034 	.word	0x20000034

08000734 <Fill_Display>:
void Fill_Display(uint32 Color) //Заливает весь дисплей определенным цветом
{
 8000734:	b510      	push	{r4, lr}
 8000736:	4604      	mov	r4, r0

	if(ColorType == Color565)
 8000738:	4b0c      	ldr	r3, [pc, #48]	; (800076c <Fill_Display+0x38>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	b143      	cbz	r3, 8000750 <Fill_Display+0x1c>
	{ Fill_all(Get565Color(Color)); }

	if(ColorType == Color888)
 800073e:	4b0b      	ldr	r3, [pc, #44]	; (800076c <Fill_Display+0x38>)
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	2b01      	cmp	r3, #1
 8000744:	d009      	beq.n	800075a <Fill_Display+0x26>
	{ Fill_all(Color | 0xFF << 24); }

	if(ColorType == Color_A888)
 8000746:	4b09      	ldr	r3, [pc, #36]	; (800076c <Fill_Display+0x38>)
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	2b02      	cmp	r3, #2
 800074c:	d00a      	beq.n	8000764 <Fill_Display+0x30>
	{ Fill_all(Color); }
}
 800074e:	bd10      	pop	{r4, pc}
	{ Fill_all(Get565Color(Color)); }
 8000750:	f7ff ff1e 	bl	8000590 <Get565Color>
 8000754:	f7ff fee0 	bl	8000518 <Fill_all>
 8000758:	e7f1      	b.n	800073e <Fill_Display+0xa>
	{ Fill_all(Color | 0xFF << 24); }
 800075a:	f044 407f 	orr.w	r0, r4, #4278190080	; 0xff000000
 800075e:	f7ff fedb 	bl	8000518 <Fill_all>
 8000762:	e7f0      	b.n	8000746 <Fill_Display+0x12>
	{ Fill_all(Color); }
 8000764:	4620      	mov	r0, r4
 8000766:	f7ff fed7 	bl	8000518 <Fill_all>
}
 800076a:	e7f0      	b.n	800074e <Fill_Display+0x1a>
 800076c:	20000048 	.word	0x20000048

08000770 <Fill_Rectangle>:
	      }
	  }
  }
}
void Fill_Rectangle(uint32 Color, int32 StartX, int32 StopX, int32 StartY, int32 StopY) //заливает цветом прямоугольную область
{
 8000770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000772:	b083      	sub	sp, #12
 8000774:	4607      	mov	r7, r0
 8000776:	4615      	mov	r5, r2
 8000778:	461e      	mov	r6, r3
	if(((StartX > 0) && (StartX <= DispWidth)) || ((StopX > 0) && (StopX <= DispWidth)))
 800077a:	1e0c      	subs	r4, r1, #0
 800077c:	dd03      	ble.n	8000786 <Fill_Rectangle+0x16>
 800077e:	4b2b      	ldr	r3, [pc, #172]	; (800082c <Fill_Rectangle+0xbc>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	429c      	cmp	r4, r3
 8000784:	d905      	bls.n	8000792 <Fill_Rectangle+0x22>
 8000786:	2d00      	cmp	r5, #0
 8000788:	dd2b      	ble.n	80007e2 <Fill_Rectangle+0x72>
 800078a:	4b28      	ldr	r3, [pc, #160]	; (800082c <Fill_Rectangle+0xbc>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	429d      	cmp	r5, r3
 8000790:	d827      	bhi.n	80007e2 <Fill_Rectangle+0x72>
	{
		if(((StartY > 0) && (StartY <= DispHeight)) || ((StopY > 0) && (StopY <= DispHeight)))
 8000792:	2e00      	cmp	r6, #0
 8000794:	dd03      	ble.n	800079e <Fill_Rectangle+0x2e>
 8000796:	4b26      	ldr	r3, [pc, #152]	; (8000830 <Fill_Rectangle+0xc0>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	429e      	cmp	r6, r3
 800079c:	d907      	bls.n	80007ae <Fill_Rectangle+0x3e>
 800079e:	9b08      	ldr	r3, [sp, #32]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dd1e      	ble.n	80007e2 <Fill_Rectangle+0x72>
 80007a4:	4b22      	ldr	r3, [pc, #136]	; (8000830 <Fill_Rectangle+0xc0>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	9a08      	ldr	r2, [sp, #32]
 80007aa:	429a      	cmp	r2, r3
 80007ac:	d819      	bhi.n	80007e2 <Fill_Rectangle+0x72>
		{
			if(StartX <= 0)
 80007ae:	2c00      	cmp	r4, #0
 80007b0:	dd19      	ble.n	80007e6 <Fill_Rectangle+0x76>
			{ StartX = 1;}
			if(StopX > DispWidth)
 80007b2:	4b1e      	ldr	r3, [pc, #120]	; (800082c <Fill_Rectangle+0xbc>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	429d      	cmp	r5, r3
 80007b8:	d900      	bls.n	80007bc <Fill_Rectangle+0x4c>
			{ StartX = DispWidth;}
 80007ba:	461c      	mov	r4, r3

			if(StartY <= 0)
 80007bc:	2e00      	cmp	r6, #0
 80007be:	dd14      	ble.n	80007ea <Fill_Rectangle+0x7a>
			{ StartY = 1;}
			if(StopY > DispHeight)
 80007c0:	4b1b      	ldr	r3, [pc, #108]	; (8000830 <Fill_Rectangle+0xc0>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	9a08      	ldr	r2, [sp, #32]
 80007c6:	429a      	cmp	r2, r3
 80007c8:	d900      	bls.n	80007cc <Fill_Rectangle+0x5c>
			{ StartY = DispHeight;}
 80007ca:	461e      	mov	r6, r3

			if(ColorType == Color565)
 80007cc:	4b19      	ldr	r3, [pc, #100]	; (8000834 <Fill_Rectangle+0xc4>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	b16b      	cbz	r3, 80007ee <Fill_Rectangle+0x7e>
			{ Fill_rectangle(Get565Color(Color), StartX, StopX, StartY, StopY); }

			if(ColorType == Color888)
 80007d2:	4b18      	ldr	r3, [pc, #96]	; (8000834 <Fill_Rectangle+0xc4>)
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	2b01      	cmp	r3, #1
 80007d8:	d014      	beq.n	8000804 <Fill_Rectangle+0x94>
			{ Fill_rectangle(Color | 0xFF << 24, StartX, StopX, StartY, StopY); }

			if(ColorType == Color_A888)
 80007da:	4b16      	ldr	r3, [pc, #88]	; (8000834 <Fill_Rectangle+0xc4>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	2b02      	cmp	r3, #2
 80007e0:	d01a      	beq.n	8000818 <Fill_Rectangle+0xa8>
			{ Fill_rectangle(Color | 0xFF << 24, StartX, StopX, StartY, StopY); }
		}
	}
}
 80007e2:	b003      	add	sp, #12
 80007e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
			{ StartX = 1;}
 80007e6:	2401      	movs	r4, #1
 80007e8:	e7e3      	b.n	80007b2 <Fill_Rectangle+0x42>
			{ StartY = 1;}
 80007ea:	2601      	movs	r6, #1
 80007ec:	e7e8      	b.n	80007c0 <Fill_Rectangle+0x50>
			{ Fill_rectangle(Get565Color(Color), StartX, StopX, StartY, StopY); }
 80007ee:	4638      	mov	r0, r7
 80007f0:	f7ff fece 	bl	8000590 <Get565Color>
 80007f4:	9b08      	ldr	r3, [sp, #32]
 80007f6:	9300      	str	r3, [sp, #0]
 80007f8:	4633      	mov	r3, r6
 80007fa:	462a      	mov	r2, r5
 80007fc:	4621      	mov	r1, r4
 80007fe:	f7ff fe99 	bl	8000534 <Fill_rectangle>
 8000802:	e7e6      	b.n	80007d2 <Fill_Rectangle+0x62>
			{ Fill_rectangle(Color | 0xFF << 24, StartX, StopX, StartY, StopY); }
 8000804:	9b08      	ldr	r3, [sp, #32]
 8000806:	9300      	str	r3, [sp, #0]
 8000808:	4633      	mov	r3, r6
 800080a:	462a      	mov	r2, r5
 800080c:	4621      	mov	r1, r4
 800080e:	f047 407f 	orr.w	r0, r7, #4278190080	; 0xff000000
 8000812:	f7ff fe8f 	bl	8000534 <Fill_rectangle>
 8000816:	e7e0      	b.n	80007da <Fill_Rectangle+0x6a>
			{ Fill_rectangle(Color | 0xFF << 24, StartX, StopX, StartY, StopY); }
 8000818:	9b08      	ldr	r3, [sp, #32]
 800081a:	9300      	str	r3, [sp, #0]
 800081c:	4633      	mov	r3, r6
 800081e:	462a      	mov	r2, r5
 8000820:	4621      	mov	r1, r4
 8000822:	f047 407f 	orr.w	r0, r7, #4278190080	; 0xff000000
 8000826:	f7ff fe85 	bl	8000534 <Fill_rectangle>
}
 800082a:	e7da      	b.n	80007e2 <Fill_Rectangle+0x72>
 800082c:	20000050 	.word	0x20000050
 8000830:	2000004c 	.word	0x2000004c
 8000834:	20000048 	.word	0x20000048

08000838 <HLine>:
void HLine(uint32 Color, int16 x1, int16 x2, int16 y1, uint8 Thickness)//
{
 8000838:	b510      	push	{r4, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	f89d 4010 	ldrb.w	r4, [sp, #16]
    if(Thickness > 0)
 8000840:	b90c      	cbnz	r4, 8000846 <HLine+0xe>
    {
    	Thickness--;
    	Fill_Rectangle(Color, x1, x2, y1, y1+Thickness);
    }
}
 8000842:	b002      	add	sp, #8
 8000844:	bd10      	pop	{r4, pc}
    	Thickness--;
 8000846:	3c01      	subs	r4, #1
    	Fill_Rectangle(Color, x1, x2, y1, y1+Thickness);
 8000848:	fa53 f484 	uxtab	r4, r3, r4
 800084c:	9400      	str	r4, [sp, #0]
 800084e:	f7ff ff8f 	bl	8000770 <Fill_Rectangle>
}
 8000852:	e7f6      	b.n	8000842 <HLine+0xa>

08000854 <VLine>:
void VLine(uint32 Color, int16 x1, int16 y1, int16 y2, uint8 Thickness)
{
 8000854:	b510      	push	{r4, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	f89d 4010 	ldrb.w	r4, [sp, #16]
	if(Thickness > 0)
 800085c:	b90c      	cbnz	r4, 8000862 <VLine+0xe>
	{
		Thickness--;
		Fill_Rectangle(Color, x1, x1+Thickness, y1, y2);
	}
}
 800085e:	b002      	add	sp, #8
 8000860:	bd10      	pop	{r4, pc}
		Thickness--;
 8000862:	3c01      	subs	r4, #1
		Fill_Rectangle(Color, x1, x1+Thickness, y1, y2);
 8000864:	9300      	str	r3, [sp, #0]
 8000866:	4613      	mov	r3, r2
 8000868:	fa51 f284 	uxtab	r2, r1, r4
 800086c:	f7ff ff80 	bl	8000770 <Fill_Rectangle>
}
 8000870:	e7f5      	b.n	800085e <VLine+0xa>

08000872 <FramePanel>:
void FramePanel(uint32 BorderColor, uint32 FloodColor, int16 x1, int16 x2, int16 y1, int16 y2, uint8 Thickness)
{
 8000872:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000876:	b083      	sub	sp, #12
 8000878:	4605      	mov	r5, r0
 800087a:	4608      	mov	r0, r1
 800087c:	4616      	mov	r6, r2
 800087e:	461c      	mov	r4, r3
 8000880:	f9bd 9030 	ldrsh.w	r9, [sp, #48]	; 0x30
 8000884:	f9bd a034 	ldrsh.w	sl, [sp, #52]	; 0x34
 8000888:	f89d 8038 	ldrb.w	r8, [sp, #56]	; 0x38
	Thickness --;
 800088c:	f108 37ff 	add.w	r7, r8, #4294967295
 8000890:	b2ff      	uxtb	r7, r7
	Fill_Rectangle(FloodColor,x1,x2,y1,y2);
 8000892:	f8cd a000 	str.w	sl, [sp]
 8000896:	464b      	mov	r3, r9
 8000898:	4622      	mov	r2, r4
 800089a:	4631      	mov	r1, r6
 800089c:	f7ff ff68 	bl	8000770 <Fill_Rectangle>
    HLine(BorderColor,x1,x2,y1,Thickness + 1);
 80008a0:	f8cd 8000 	str.w	r8, [sp]
 80008a4:	464b      	mov	r3, r9
 80008a6:	4622      	mov	r2, r4
 80008a8:	4631      	mov	r1, r6
 80008aa:	4628      	mov	r0, r5
 80008ac:	f7ff ffc4 	bl	8000838 <HLine>
    HLine(BorderColor,x1,x2,y2 - Thickness,Thickness +1);
 80008b0:	fa1f fb87 	uxth.w	fp, r7
 80008b4:	ebaa 0307 	sub.w	r3, sl, r7
 80008b8:	f8cd 8000 	str.w	r8, [sp]
 80008bc:	b21b      	sxth	r3, r3
 80008be:	4622      	mov	r2, r4
 80008c0:	4631      	mov	r1, r6
 80008c2:	4628      	mov	r0, r5
 80008c4:	f7ff ffb8 	bl	8000838 <HLine>
    VLine(BorderColor,x1,y1,y2,Thickness + 1);
 80008c8:	f8cd 8000 	str.w	r8, [sp]
 80008cc:	4653      	mov	r3, sl
 80008ce:	464a      	mov	r2, r9
 80008d0:	4631      	mov	r1, r6
 80008d2:	4628      	mov	r0, r5
 80008d4:	f7ff ffbe 	bl	8000854 <VLine>
    VLine(BorderColor,x2 - Thickness,y1,y2,Thickness + 1);
 80008d8:	eba4 010b 	sub.w	r1, r4, fp
 80008dc:	f8cd 8000 	str.w	r8, [sp]
 80008e0:	4653      	mov	r3, sl
 80008e2:	464a      	mov	r2, r9
 80008e4:	b209      	sxth	r1, r1
 80008e6:	4628      	mov	r0, r5
 80008e8:	f7ff ffb4 	bl	8000854 <VLine>
}
 80008ec:	b003      	add	sp, #12
 80008ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080008f4 <Symbol>:
		  FramePanel(BorderColor,FloodColor,XStart,XEnd,YStart, YEnd,Thickness);
		  HGradB(XStart + 1 + Tr, XEnd - Tr - 1, YPOS, YEnd - Tr - 1, BarColorH, BarColorC, BarColorH);
	  }
}
void Symbol(uint16 X, uint16 Y, uint32 Color, char Symbol)
{
 80008f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80008f8:	b085      	sub	sp, #20
 80008fa:	4681      	mov	r9, r0
 80008fc:	9101      	str	r1, [sp, #4]
 80008fe:	9203      	str	r2, [sp, #12]
	uint8 FontH = calibri[1];
 8000900:	4a77      	ldr	r2, [pc, #476]	; (8000ae0 <Symbol+0x1ec>)
 8000902:	f892 a001 	ldrb.w	sl, [r2, #1]
	uint8 FirstChar = calibri[2];
 8000906:	7890      	ldrb	r0, [r2, #2]
	uint8 NumOfChar = calibri[3];
	uint8 Cursor = Symbol - FirstChar;
 8000908:	1a18      	subs	r0, r3, r0
 800090a:	b2c0      	uxtb	r0, r0
	uint16 SymbStartPos = 4 + NumOfChar;
 800090c:	78d6      	ldrb	r6, [r2, #3]
 800090e:	3604      	adds	r6, #4
	uint8 CharW = calibri[Cursor + 4];
 8000910:	1d03      	adds	r3, r0, #4
 8000912:	5cd7      	ldrb	r7, [r2, r3]
	uint16 i, j, k = 0;
	uint32 CharBit = 0;

	for(i = 4; i < Cursor + 4; i++)
 8000914:	2204      	movs	r2, #4
 8000916:	e001      	b.n	800091c <Symbol+0x28>
 8000918:	3201      	adds	r2, #1
 800091a:	b292      	uxth	r2, r2
 800091c:	1cc3      	adds	r3, r0, #3
 800091e:	4293      	cmp	r3, r2
 8000920:	db1e      	blt.n	8000960 <Symbol+0x6c>
	{
	   	if(calibri[i] <= 8)
 8000922:	4b6f      	ldr	r3, [pc, #444]	; (8000ae0 <Symbol+0x1ec>)
 8000924:	5c9b      	ldrb	r3, [r3, r2]
 8000926:	2b08      	cmp	r3, #8
 8000928:	d801      	bhi.n	800092e <Symbol+0x3a>
	   	{
	   	   SymbStartPos += FontH;
 800092a:	4456      	add	r6, sl
 800092c:	b2b6      	uxth	r6, r6
	   	}

	   	if(calibri[i] > 8 && calibri[i] <= 16)
 800092e:	f1a3 0109 	sub.w	r1, r3, #9
 8000932:	b2c9      	uxtb	r1, r1
 8000934:	2907      	cmp	r1, #7
 8000936:	d802      	bhi.n	800093e <Symbol+0x4a>
		{
	   		SymbStartPos += FontH * 2;
 8000938:	eb06 064a 	add.w	r6, r6, sl, lsl #1
 800093c:	b2b6      	uxth	r6, r6
		}

	   	if(calibri[i] > 16 && calibri[i] <= 24)
 800093e:	f1a3 0111 	sub.w	r1, r3, #17
 8000942:	b2c9      	uxtb	r1, r1
 8000944:	2907      	cmp	r1, #7
 8000946:	d803      	bhi.n	8000950 <Symbol+0x5c>
		{
	   		SymbStartPos += FontH * 3;
 8000948:	eb0a 014a 	add.w	r1, sl, sl, lsl #1
 800094c:	440e      	add	r6, r1
 800094e:	b2b6      	uxth	r6, r6
		}
	   	if(calibri[i] > 24 && calibri[i] <= 32)
 8000950:	3b19      	subs	r3, #25
 8000952:	b2db      	uxtb	r3, r3
 8000954:	2b07      	cmp	r3, #7
 8000956:	d8df      	bhi.n	8000918 <Symbol+0x24>
		{
	   		SymbStartPos += FontH * 4;
 8000958:	eb06 068a 	add.w	r6, r6, sl, lsl #2
 800095c:	b2b6      	uxth	r6, r6
 800095e:	e7db      	b.n	8000918 <Symbol+0x24>
		}
	}

	for(i = Y; i < Y + FontH; i++)
 8000960:	f8dd b004 	ldr.w	fp, [sp, #4]
	uint32 CharBit = 0;
 8000964:	2500      	movs	r5, #0
	uint16 i, j, k = 0;
 8000966:	46a8      	mov	r8, r5
 8000968:	f8cd a008 	str.w	sl, [sp, #8]
 800096c:	e038      	b.n	80009e0 <Symbol+0xec>
      		    if(i < DispHeight && j < DispWidth)
      		    {
      			    if(ColorType == Color565)
      			    { MemPoint(j,i,Get565Color(Color)); }

      			    if(ColorType == Color888)
 800096e:	4b5d      	ldr	r3, [pc, #372]	; (8000ae4 <Symbol+0x1f0>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	2b01      	cmp	r3, #1
 8000974:	d022      	beq.n	80009bc <Symbol+0xc8>
      			    { MemPoint(j,i,Color | 0xFF << 24); }

      			    if(ColorType == Color_A888)
 8000976:	4b5b      	ldr	r3, [pc, #364]	; (8000ae4 <Symbol+0x1f0>)
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	2b02      	cmp	r3, #2
 800097c:	d026      	beq.n	80009cc <Symbol+0xd8>
      			    { MemPoint(j,i,Color); }
      	        }
            }
            CharBit = CharBit << 1;
 800097e:	006d      	lsls	r5, r5, #1
		for(j = X; j < X + CharW; j++)
 8000980:	3401      	adds	r4, #1
 8000982:	b2a4      	uxth	r4, r4
 8000984:	46a2      	mov	sl, r4
 8000986:	eb09 0307 	add.w	r3, r9, r7
 800098a:	429c      	cmp	r4, r3
 800098c:	da24      	bge.n	80009d8 <Symbol+0xe4>
            if((CharBit & 0x80000000) != 0)
 800098e:	2d00      	cmp	r5, #0
 8000990:	daf5      	bge.n	800097e <Symbol+0x8a>
      		    if(i < DispHeight && j < DispWidth)
 8000992:	4b55      	ldr	r3, [pc, #340]	; (8000ae8 <Symbol+0x1f4>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	459b      	cmp	fp, r3
 8000998:	d2f1      	bcs.n	800097e <Symbol+0x8a>
 800099a:	4b54      	ldr	r3, [pc, #336]	; (8000aec <Symbol+0x1f8>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	429c      	cmp	r4, r3
 80009a0:	d2ed      	bcs.n	800097e <Symbol+0x8a>
      			    if(ColorType == Color565)
 80009a2:	4b50      	ldr	r3, [pc, #320]	; (8000ae4 <Symbol+0x1f0>)
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d1e1      	bne.n	800096e <Symbol+0x7a>
      			    { MemPoint(j,i,Get565Color(Color)); }
 80009aa:	9803      	ldr	r0, [sp, #12]
 80009ac:	f7ff fdf0 	bl	8000590 <Get565Color>
 80009b0:	4602      	mov	r2, r0
 80009b2:	9900      	ldr	r1, [sp, #0]
 80009b4:	4650      	mov	r0, sl
 80009b6:	f7ff fddd 	bl	8000574 <MemPoint>
 80009ba:	e7d8      	b.n	800096e <Symbol+0x7a>
      			    { MemPoint(j,i,Color | 0xFF << 24); }
 80009bc:	9b03      	ldr	r3, [sp, #12]
 80009be:	f043 427f 	orr.w	r2, r3, #4278190080	; 0xff000000
 80009c2:	9900      	ldr	r1, [sp, #0]
 80009c4:	4650      	mov	r0, sl
 80009c6:	f7ff fdd5 	bl	8000574 <MemPoint>
 80009ca:	e7d4      	b.n	8000976 <Symbol+0x82>
      			    { MemPoint(j,i,Color); }
 80009cc:	9a03      	ldr	r2, [sp, #12]
 80009ce:	9900      	ldr	r1, [sp, #0]
 80009d0:	4650      	mov	r0, sl
 80009d2:	f7ff fdcf 	bl	8000574 <MemPoint>
 80009d6:	e7d2      	b.n	800097e <Symbol+0x8a>
	for(i = Y; i < Y + FontH; i++)
 80009d8:	f10b 0b01 	add.w	fp, fp, #1
 80009dc:	fa1f fb8b 	uxth.w	fp, fp
 80009e0:	f8cd b000 	str.w	fp, [sp]
 80009e4:	9b01      	ldr	r3, [sp, #4]
 80009e6:	9a02      	ldr	r2, [sp, #8]
 80009e8:	4413      	add	r3, r2
 80009ea:	459b      	cmp	fp, r3
 80009ec:	da75      	bge.n	8000ada <Symbol+0x1e6>
		if(CharW <= 8)
 80009ee:	2f08      	cmp	r7, #8
 80009f0:	d80a      	bhi.n	8000a08 <Symbol+0x114>
			CharBit = Inverse(calibri[SymbStartPos + k]);
 80009f2:	eb06 0308 	add.w	r3, r6, r8
 80009f6:	4a3a      	ldr	r2, [pc, #232]	; (8000ae0 <Symbol+0x1ec>)
 80009f8:	5cd0      	ldrb	r0, [r2, r3]
 80009fa:	f7ff fe1b 	bl	8000634 <Inverse>
			CharBit = CharBit << 24;
 80009fe:	0605      	lsls	r5, r0, #24
			k++;
 8000a00:	f108 0801 	add.w	r8, r8, #1
 8000a04:	fa1f f888 	uxth.w	r8, r8
		if(CharW > 8 && CharW <= 16)
 8000a08:	f1a7 0309 	sub.w	r3, r7, #9
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	2b07      	cmp	r3, #7
 8000a10:	d813      	bhi.n	8000a3a <Symbol+0x146>
			CharBit = Inverse(calibri[SymbStartPos + k]);
 8000a12:	eb08 0306 	add.w	r3, r8, r6
 8000a16:	4d32      	ldr	r5, [pc, #200]	; (8000ae0 <Symbol+0x1ec>)
 8000a18:	5ce8      	ldrb	r0, [r5, r3]
 8000a1a:	f7ff fe0b 	bl	8000634 <Inverse>
			k++;
 8000a1e:	f108 0301 	add.w	r3, r8, #1
			CharBit = CharBit << 8;
 8000a22:	0204      	lsls	r4, r0, #8
			CharBit = CharBit | Inverse(calibri[SymbStartPos + k]);
 8000a24:	fa16 f383 	uxtah	r3, r6, r3
 8000a28:	5ce8      	ldrb	r0, [r5, r3]
 8000a2a:	f7ff fe03 	bl	8000634 <Inverse>
 8000a2e:	4320      	orrs	r0, r4
			CharBit = CharBit << 16;
 8000a30:	0405      	lsls	r5, r0, #16
			k++;
 8000a32:	f108 0802 	add.w	r8, r8, #2
 8000a36:	fa1f f888 	uxth.w	r8, r8
		if(CharW > 16 && CharW <= 24)
 8000a3a:	f1a7 0311 	sub.w	r3, r7, #17
 8000a3e:	b2db      	uxtb	r3, r3
 8000a40:	2b07      	cmp	r3, #7
 8000a42:	d81d      	bhi.n	8000a80 <Symbol+0x18c>
			CharBit = Inverse(calibri[SymbStartPos + k]);
 8000a44:	eb08 0306 	add.w	r3, r8, r6
 8000a48:	4d25      	ldr	r5, [pc, #148]	; (8000ae0 <Symbol+0x1ec>)
 8000a4a:	5ce8      	ldrb	r0, [r5, r3]
 8000a4c:	f7ff fdf2 	bl	8000634 <Inverse>
			k++;
 8000a50:	f108 0301 	add.w	r3, r8, #1
			CharBit = CharBit << 8;
 8000a54:	0204      	lsls	r4, r0, #8
			CharBit = CharBit | Inverse(calibri[SymbStartPos + k]);
 8000a56:	fa16 f383 	uxtah	r3, r6, r3
 8000a5a:	5ce8      	ldrb	r0, [r5, r3]
 8000a5c:	f7ff fdea 	bl	8000634 <Inverse>
 8000a60:	4304      	orrs	r4, r0
			k++;
 8000a62:	f108 0302 	add.w	r3, r8, #2
			CharBit = CharBit << 8;
 8000a66:	0224      	lsls	r4, r4, #8
			CharBit = CharBit | Inverse(calibri[SymbStartPos + k]);
 8000a68:	fa16 f383 	uxtah	r3, r6, r3
 8000a6c:	5ce8      	ldrb	r0, [r5, r3]
 8000a6e:	f7ff fde1 	bl	8000634 <Inverse>
 8000a72:	ea40 0504 	orr.w	r5, r0, r4
			CharBit = CharBit << 8;
 8000a76:	022d      	lsls	r5, r5, #8
			k++;
 8000a78:	f108 0803 	add.w	r8, r8, #3
 8000a7c:	fa1f f888 	uxth.w	r8, r8
		if(CharW > 24 && CharW <= 32)
 8000a80:	f1a7 0319 	sub.w	r3, r7, #25
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	2b07      	cmp	r3, #7
 8000a88:	d825      	bhi.n	8000ad6 <Symbol+0x1e2>
			CharBit = Inverse(calibri[SymbStartPos + k]);
 8000a8a:	eb08 0306 	add.w	r3, r8, r6
 8000a8e:	4d14      	ldr	r5, [pc, #80]	; (8000ae0 <Symbol+0x1ec>)
 8000a90:	5ce8      	ldrb	r0, [r5, r3]
 8000a92:	f7ff fdcf 	bl	8000634 <Inverse>
			k++;
 8000a96:	f108 0301 	add.w	r3, r8, #1
			CharBit = CharBit << 8;
 8000a9a:	0204      	lsls	r4, r0, #8
			CharBit = CharBit | Inverse(calibri[SymbStartPos + k]);
 8000a9c:	fa16 f383 	uxtah	r3, r6, r3
 8000aa0:	5ce8      	ldrb	r0, [r5, r3]
 8000aa2:	f7ff fdc7 	bl	8000634 <Inverse>
 8000aa6:	4304      	orrs	r4, r0
			k++;
 8000aa8:	f108 0302 	add.w	r3, r8, #2
			CharBit = CharBit << 8;
 8000aac:	0224      	lsls	r4, r4, #8
			CharBit = CharBit | Inverse(calibri[SymbStartPos + k]);
 8000aae:	fa16 f383 	uxtah	r3, r6, r3
 8000ab2:	5ce8      	ldrb	r0, [r5, r3]
 8000ab4:	f7ff fdbe 	bl	8000634 <Inverse>
 8000ab8:	4304      	orrs	r4, r0
			k++;
 8000aba:	f108 0303 	add.w	r3, r8, #3
			CharBit = CharBit << 8;
 8000abe:	0224      	lsls	r4, r4, #8
			CharBit = CharBit | Inverse(calibri[SymbStartPos + k]);
 8000ac0:	fa16 f383 	uxtah	r3, r6, r3
 8000ac4:	5ce8      	ldrb	r0, [r5, r3]
 8000ac6:	f7ff fdb5 	bl	8000634 <Inverse>
 8000aca:	ea40 0504 	orr.w	r5, r0, r4
			k++;
 8000ace:	f108 0804 	add.w	r8, r8, #4
 8000ad2:	fa1f f888 	uxth.w	r8, r8
		for(j = X; j < X + CharW; j++)
 8000ad6:	464c      	mov	r4, r9
 8000ad8:	e754      	b.n	8000984 <Symbol+0x90>
		}
	}
}
 8000ada:	b005      	add	sp, #20
 8000adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ae0:	08003d8c 	.word	0x08003d8c
 8000ae4:	20000048 	.word	0x20000048
 8000ae8:	2000004c 	.word	0x2000004c
 8000aec:	20000050 	.word	0x20000050

08000af0 <RichTextBox>:
			}
		}
	}
}
void RichTextBox(uint16 x1, uint16 x2, uint16 y1, uint16 y2,uint16 Thickness, uint32 BColor, uint32 FloodColor, uint32 TextColor, char Text[] )//++
{
 8000af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000af4:	b08b      	sub	sp, #44	; 0x2c
 8000af6:	9107      	str	r1, [sp, #28]
 8000af8:	9305      	str	r3, [sp, #20]
 8000afa:	f8bd 8050 	ldrh.w	r8, [sp, #80]	; 0x50
 8000afe:	9e18      	ldr	r6, [sp, #96]	; 0x60
    uint16 Sym_count = 0;
    uint16 Nx = 0, Ny = 0;
 8000b00:	2400      	movs	r4, #0
 8000b02:	f8ad 4026 	strh.w	r4, [sp, #38]	; 0x26
 8000b06:	f8ad 4024 	strh.w	r4, [sp, #36]	; 0x24
    uint16 x = 0, y = 0;
    uint8 ChWt = 0;
 8000b0a:	f88d 4023 	strb.w	r4, [sp, #35]	; 0x23
    uint8 ChH = 0;
 8000b0e:	f88d 4022 	strb.w	r4, [sp, #34]	; 0x22

    y = y1 + Thickness;
 8000b12:	eb02 0908 	add.w	r9, r2, r8
 8000b16:	fa1f f989 	uxth.w	r9, r9
    x = x1 + Thickness;
 8000b1a:	eb08 0300 	add.w	r3, r8, r0
 8000b1e:	b29b      	uxth	r3, r3
 8000b20:	9306      	str	r3, [sp, #24]

    while(Text[Sym_count]!=0)
 8000b22:	e001      	b.n	8000b28 <RichTextBox+0x38>
    {
      Sym_count++;
 8000b24:	3401      	adds	r4, #1
 8000b26:	b2a4      	uxth	r4, r4
    while(Text[Sym_count]!=0)
 8000b28:	5d33      	ldrb	r3, [r6, r4]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d1fa      	bne.n	8000b24 <RichTextBox+0x34>
    }

    FramePanel(BColor,FloodColor,x1,x2,y1,y2,Thickness);
 8000b2e:	fa5f f388 	uxtb.w	r3, r8
 8000b32:	9302      	str	r3, [sp, #8]
 8000b34:	f9bd 3014 	ldrsh.w	r3, [sp, #20]
 8000b38:	9301      	str	r3, [sp, #4]
 8000b3a:	b212      	sxth	r2, r2
 8000b3c:	9200      	str	r2, [sp, #0]
 8000b3e:	f9bd 301c 	ldrsh.w	r3, [sp, #28]
 8000b42:	b202      	sxth	r2, r0
 8000b44:	9916      	ldr	r1, [sp, #88]	; 0x58
 8000b46:	9815      	ldr	r0, [sp, #84]	; 0x54
 8000b48:	f7ff fe93 	bl	8000872 <FramePanel>

    if(Sym_count > 0)
 8000b4c:	b91c      	cbnz	r4, 8000b56 <RichTextBox+0x66>
           if(Ny < y2 - Thickness)
           {
               if(Text[i] == 10)
               {
          	     y = Ny;
          	     x = x1 + Thickness;
 8000b4e:	f8dd b018 	ldr.w	fp, [sp, #24]
 8000b52:	2500      	movs	r5, #0
 8000b54:	e01b      	b.n	8000b8e <RichTextBox+0x9e>
    SymbolParameters(x, y, &Nx, &Ny, &ChWt, &ChH, Text[0]);
 8000b56:	7833      	ldrb	r3, [r6, #0]
 8000b58:	9302      	str	r3, [sp, #8]
 8000b5a:	f10d 0322 	add.w	r3, sp, #34	; 0x22
 8000b5e:	9301      	str	r3, [sp, #4]
 8000b60:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8000b64:	9300      	str	r3, [sp, #0]
 8000b66:	ab09      	add	r3, sp, #36	; 0x24
 8000b68:	f10d 0226 	add.w	r2, sp, #38	; 0x26
 8000b6c:	4649      	mov	r1, r9
 8000b6e:	9806      	ldr	r0, [sp, #24]
 8000b70:	f7ff fd40 	bl	80005f4 <SymbolParameters>
 8000b74:	e7eb      	b.n	8000b4e <RichTextBox+0x5e>
            		  y = Ny;
            		  Symbol(x, y, TextColor, Text[i]);
            	   }
            	   else
            	   {
            		   Symbol(x, y, TextColor, Text[i]);
 8000b76:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8000b78:	4649      	mov	r1, r9
 8000b7a:	4658      	mov	r0, fp
 8000b7c:	f7ff feba 	bl	80008f4 <Symbol>
            		   x = Nx;
 8000b80:	f8bd b026 	ldrh.w	fp, [sp, #38]	; 0x26
 8000b84:	e002      	b.n	8000b8c <RichTextBox+0x9c>
          	     y = Ny;
 8000b86:	46d1      	mov	r9, sl
          	     x = x1 + Thickness;
 8000b88:	f8dd b018 	ldr.w	fp, [sp, #24]
    for(int i = 0; i < Sym_count; i++)
 8000b8c:	3501      	adds	r5, #1
 8000b8e:	42ac      	cmp	r4, r5
 8000b90:	dd33      	ble.n	8000bfa <RichTextBox+0x10a>
       if((Text[i] >= 0x20) | (Text[i] == 10))
 8000b92:	1977      	adds	r7, r6, r5
 8000b94:	5d72      	ldrb	r2, [r6, r5]
 8000b96:	2a0a      	cmp	r2, #10
 8000b98:	bf14      	ite	ne
 8000b9a:	2300      	movne	r3, #0
 8000b9c:	2301      	moveq	r3, #1
 8000b9e:	2a1f      	cmp	r2, #31
 8000ba0:	bf88      	it	hi
 8000ba2:	f043 0301 	orrhi.w	r3, r3, #1
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d0f0      	beq.n	8000b8c <RichTextBox+0x9c>
           SymbolParameters(x, y, &Nx, &Ny, &ChWt, &ChH, Text[i]);
 8000baa:	9202      	str	r2, [sp, #8]
 8000bac:	f10d 0322 	add.w	r3, sp, #34	; 0x22
 8000bb0:	9301      	str	r3, [sp, #4]
 8000bb2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8000bb6:	9300      	str	r3, [sp, #0]
 8000bb8:	ab09      	add	r3, sp, #36	; 0x24
 8000bba:	f10d 0226 	add.w	r2, sp, #38	; 0x26
 8000bbe:	4649      	mov	r1, r9
 8000bc0:	4658      	mov	r0, fp
 8000bc2:	f7ff fd17 	bl	80005f4 <SymbolParameters>
           if(Ny < y2 - Thickness)
 8000bc6:	f8bd a024 	ldrh.w	sl, [sp, #36]	; 0x24
 8000bca:	9b05      	ldr	r3, [sp, #20]
 8000bcc:	eba3 0308 	sub.w	r3, r3, r8
 8000bd0:	459a      	cmp	sl, r3
 8000bd2:	dadb      	bge.n	8000b8c <RichTextBox+0x9c>
               if(Text[i] == 10)
 8000bd4:	783b      	ldrb	r3, [r7, #0]
 8000bd6:	2b0a      	cmp	r3, #10
 8000bd8:	d0d5      	beq.n	8000b86 <RichTextBox+0x96>
                   if(Nx > x2 - Thickness)
 8000bda:	f8bd 1026 	ldrh.w	r1, [sp, #38]	; 0x26
 8000bde:	9a07      	ldr	r2, [sp, #28]
 8000be0:	eba2 0208 	sub.w	r2, r2, r8
 8000be4:	4291      	cmp	r1, r2
 8000be6:	ddc6      	ble.n	8000b76 <RichTextBox+0x86>
            		  Symbol(x, y, TextColor, Text[i]);
 8000be8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8000bea:	4651      	mov	r1, sl
 8000bec:	f8dd b018 	ldr.w	fp, [sp, #24]
 8000bf0:	4658      	mov	r0, fp
 8000bf2:	f7ff fe7f 	bl	80008f4 <Symbol>
            		  y = Ny;
 8000bf6:	46d1      	mov	r9, sl
 8000bf8:	e7c8      	b.n	8000b8c <RichTextBox+0x9c>
               }

       	   }
       }
    }
}
 8000bfa:	b00b      	add	sp, #44	; 0x2c
 8000bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000c00 <MainFunc>:
short unsigned int RGB[272*480]; //Резервируем память для буффера дисплея
DisplayConfig ds;                //Основные параметры библиотеки


void MainFunc ()
{
 8000c00:	b530      	push	{r4, r5, lr}
 8000c02:	b087      	sub	sp, #28
	  ds.Color_Type = Color565;
 8000c04:	4c2b      	ldr	r4, [pc, #172]	; (8000cb4 <MainFunc+0xb4>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	7322      	strb	r2, [r4, #12]
	  ds.Display_Height = 272;
 8000c0a:	f44f 7388 	mov.w	r3, #272	; 0x110
 8000c0e:	6063      	str	r3, [r4, #4]
	  ds.Display_Width = 480;
 8000c10:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8000c14:	60a3      	str	r3, [r4, #8]
	  ds.Layers = 1;
 8000c16:	2301      	movs	r3, #1
 8000c18:	7363      	strb	r3, [r4, #13]
	  ds.Start_RAM_Address = (uint32)&RGB;
 8000c1a:	4927      	ldr	r1, [pc, #156]	; (8000cb8 <MainFunc+0xb8>)
 8000c1c:	6021      	str	r1, [r4, #0]

	  ds.Window_Frame_Color = red;
 8000c1e:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8000c22:	6123      	str	r3, [r4, #16]
	  ds.Window_Bar_Color = lightBlue2;
 8000c24:	4b25      	ldr	r3, [pc, #148]	; (8000cbc <MainFunc+0xbc>)
 8000c26:	6163      	str	r3, [r4, #20]
	  ds.Window_Bar_H_Color = blue;
 8000c28:	23ff      	movs	r3, #255	; 0xff
 8000c2a:	61a3      	str	r3, [r4, #24]
	  ds.Window_Bar_L_Color = lightBlue4;
 8000c2c:	4824      	ldr	r0, [pc, #144]	; (8000cc0 <MainFunc+0xc0>)
 8000c2e:	61e0      	str	r0, [r4, #28]
	  ds.Window_Color = white;
 8000c30:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8000c34:	6220      	str	r0, [r4, #32]
	  ds.Window_Text_Color = black;
 8000c36:	6262      	str	r2, [r4, #36]	; 0x24
	  ds.Window_Frame_Thickness = 2;
 8000c38:	2002      	movs	r0, #2
 8000c3a:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28

	  ds.Button_Frame_Color = lightBlack2;
 8000c3e:	4821      	ldr	r0, [pc, #132]	; (8000cc4 <MainFunc+0xc4>)
 8000c40:	62e0      	str	r0, [r4, #44]	; 0x2c
	  ds.Button_Color = gray2;
 8000c42:	4d21      	ldr	r5, [pc, #132]	; (8000cc8 <MainFunc+0xc8>)
 8000c44:	6325      	str	r5, [r4, #48]	; 0x30
	  ds.Button_Selected_Color = lightBlack3;
 8000c46:	4d21      	ldr	r5, [pc, #132]	; (8000ccc <MainFunc+0xcc>)
 8000c48:	6365      	str	r5, [r4, #52]	; 0x34
	  ds.Button_Text_Color = black;
 8000c4a:	63a2      	str	r2, [r4, #56]	; 0x38

	  ds.Label_Color = black;
 8000c4c:	63e2      	str	r2, [r4, #60]	; 0x3c
	  ds.Label_Selected_Color = lightBlack2;
 8000c4e:	6420      	str	r0, [r4, #64]	; 0x40
	  ds.Label_Background_Color = blue;
 8000c50:	6463      	str	r3, [r4, #68]	; 0x44

	  ds.Bar_Color = darkGreen2;
 8000c52:	f44f 4319 	mov.w	r3, #39168	; 0x9900
 8000c56:	64a3      	str	r3, [r4, #72]	; 0x48
	  ds.Bar_Color2 = darkViolet2;
 8000c58:	4b1d      	ldr	r3, [pc, #116]	; (8000cd0 <MainFunc+0xd0>)
 8000c5a:	64e3      	str	r3, [r4, #76]	; 0x4c
	  ds.Bar_Color3 = lightViolet2;
 8000c5c:	f103 1366 	add.w	r3, r3, #6684774	; 0x660066
 8000c60:	f503 43cc 	add.w	r3, r3, #26112	; 0x6600
 8000c64:	6523      	str	r3, [r4, #80]	; 0x50


	  HAL_LTDC_SetAddress(&hltdc,(uint32_t)&RGB,0);  // запускаем модуль LTDC (железный)
 8000c66:	481b      	ldr	r0, [pc, #108]	; (8000cd4 <MainFunc+0xd4>)
 8000c68:	f001 fcca 	bl	8002600 <HAL_LTDC_SetAddress>
	  Graphics_Init(&ds); //инит библиотеки (из структуры ds)
 8000c6c:	4620      	mov	r0, r4
 8000c6e:	f7ff fcf5 	bl	800065c <Graphics_Init>
 8000c72:	e01a      	b.n	8000caa <MainFunc+0xaa>
		  Fill_Display(black);
		  //LCD_FramePanel();

		  for(int i = 1; i < 270; i++)
		  {
		      RichTextBox(1, i*2, 1, i, 3, red, white, darkBlue3, "\nEnter,\n0,1,2,3,4,5,6,7,8,9,10,11\nABCDEFGHJKLMNOPQRST\abcdefghjk\n123");
 8000c74:	b2a3      	uxth	r3, r4
 8000c76:	0059      	lsls	r1, r3, #1
 8000c78:	b289      	uxth	r1, r1
 8000c7a:	4a17      	ldr	r2, [pc, #92]	; (8000cd8 <MainFunc+0xd8>)
 8000c7c:	9204      	str	r2, [sp, #16]
 8000c7e:	2266      	movs	r2, #102	; 0x66
 8000c80:	9203      	str	r2, [sp, #12]
 8000c82:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8000c86:	9202      	str	r2, [sp, #8]
 8000c88:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8000c8c:	9201      	str	r2, [sp, #4]
 8000c8e:	2203      	movs	r2, #3
 8000c90:	9200      	str	r2, [sp, #0]
 8000c92:	2201      	movs	r2, #1
 8000c94:	4610      	mov	r0, r2
 8000c96:	f7ff ff2b 	bl	8000af0 <RichTextBox>
		      HAL_Delay(300);
 8000c9a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000c9e:	f000 ff1d 	bl	8001adc <HAL_Delay>
		  for(int i = 1; i < 270; i++)
 8000ca2:	3401      	adds	r4, #1
 8000ca4:	f5b4 7f87 	cmp.w	r4, #270	; 0x10e
 8000ca8:	dbe4      	blt.n	8000c74 <MainFunc+0x74>
		  Fill_Display(black);
 8000caa:	2000      	movs	r0, #0
 8000cac:	f7ff fd42 	bl	8000734 <Fill_Display>
		  for(int i = 1; i < 270; i++)
 8000cb0:	2401      	movs	r4, #1
 8000cb2:	e7f7      	b.n	8000ca4 <MainFunc+0xa4>
 8000cb4:	2003fc7c 	.word	0x2003fc7c
 8000cb8:	2000007c 	.word	0x2000007c
 8000cbc:	006666ff 	.word	0x006666ff
 8000cc0:	00ccccff 	.word	0x00ccccff
 8000cc4:	00404040 	.word	0x00404040
 8000cc8:	00c0c0c0 	.word	0x00c0c0c0
 8000ccc:	00606060 	.word	0x00606060
 8000cd0:	004c0099 	.word	0x004c0099
 8000cd4:	2003fd5c 	.word	0x2003fd5c
 8000cd8:	08005a34 	.word	0x08005a34

08000cdc <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8000cdc:	b510      	push	{r4, lr}
 8000cde:	b084      	sub	sp, #16
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000ce0:	2400      	movs	r4, #0
 8000ce2:	9400      	str	r4, [sp, #0]
 8000ce4:	9401      	str	r4, [sp, #4]
 8000ce6:	9402      	str	r4, [sp, #8]
 8000ce8:	9403      	str	r4, [sp, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000cea:	f000 ff61 	bl	8001bb0 <HAL_MPU_Disable>
  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	f88d 3000 	strb.w	r3, [sp]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000cf4:	f88d 4001 	strb.w	r4, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x20000004;
 8000cf8:	4a0d      	ldr	r2, [pc, #52]	; (8000d30 <MPU_Config+0x54>)
 8000cfa:	9201      	str	r2, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 8000cfc:	2211      	movs	r2, #17
 8000cfe:	f88d 2008 	strb.w	r2, [sp, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000d02:	f88d 4009 	strb.w	r4, [sp, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000d06:	f88d 400a 	strb.w	r4, [sp, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000d0a:	2203      	movs	r2, #3
 8000d0c:	f88d 200b 	strb.w	r2, [sp, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000d10:	f88d 400c 	strb.w	r4, [sp, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000d14:	f88d 400d 	strb.w	r4, [sp, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000d18:	f88d 300e 	strb.w	r3, [sp, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000d1c:	f88d 400f 	strb.w	r4, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d20:	4668      	mov	r0, sp
 8000d22:	f000 ff63 	bl	8001bec <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000d26:	2004      	movs	r0, #4
 8000d28:	f000 ff50 	bl	8001bcc <HAL_MPU_Enable>

}
 8000d2c:	b004      	add	sp, #16
 8000d2e:	bd10      	pop	{r4, pc}
 8000d30:	20000004 	.word	0x20000004

08000d34 <MX_GPIO_Init>:
{
 8000d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d38:	b091      	sub	sp, #68	; 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d3a:	2400      	movs	r4, #0
 8000d3c:	940b      	str	r4, [sp, #44]	; 0x2c
 8000d3e:	940c      	str	r4, [sp, #48]	; 0x30
 8000d40:	940d      	str	r4, [sp, #52]	; 0x34
 8000d42:	940e      	str	r4, [sp, #56]	; 0x38
 8000d44:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d46:	4baa      	ldr	r3, [pc, #680]	; (8000ff0 <MX_GPIO_Init+0x2bc>)
 8000d48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d4a:	f042 0210 	orr.w	r2, r2, #16
 8000d4e:	631a      	str	r2, [r3, #48]	; 0x30
 8000d50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d52:	f002 0210 	and.w	r2, r2, #16
 8000d56:	9200      	str	r2, [sp, #0]
 8000d58:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000d60:	631a      	str	r2, [r3, #48]	; 0x30
 8000d62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d64:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8000d68:	9201      	str	r2, [sp, #4]
 8000d6a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d6e:	f042 0202 	orr.w	r2, r2, #2
 8000d72:	631a      	str	r2, [r3, #48]	; 0x30
 8000d74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d76:	f002 0202 	and.w	r2, r2, #2
 8000d7a:	9202      	str	r2, [sp, #8]
 8000d7c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d80:	f042 0208 	orr.w	r2, r2, #8
 8000d84:	631a      	str	r2, [r3, #48]	; 0x30
 8000d86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d88:	f002 0208 	and.w	r2, r2, #8
 8000d8c:	9203      	str	r2, [sp, #12]
 8000d8e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d92:	f042 0204 	orr.w	r2, r2, #4
 8000d96:	631a      	str	r2, [r3, #48]	; 0x30
 8000d98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d9a:	f002 0204 	and.w	r2, r2, #4
 8000d9e:	9204      	str	r2, [sp, #16]
 8000da0:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000da4:	f042 0201 	orr.w	r2, r2, #1
 8000da8:	631a      	str	r2, [r3, #48]	; 0x30
 8000daa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000dac:	f002 0201 	and.w	r2, r2, #1
 8000db0:	9205      	str	r2, [sp, #20]
 8000db2:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000db4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000db6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000dba:	631a      	str	r2, [r3, #48]	; 0x30
 8000dbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000dbe:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8000dc2:	9206      	str	r2, [sp, #24]
 8000dc4:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000dc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000dc8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000dcc:	631a      	str	r2, [r3, #48]	; 0x30
 8000dce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000dd0:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8000dd4:	9207      	str	r2, [sp, #28]
 8000dd6:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8000dd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000dda:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000dde:	631a      	str	r2, [r3, #48]	; 0x30
 8000de0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000de2:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8000de6:	9208      	str	r2, [sp, #32]
 8000de8:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000dec:	f042 0220 	orr.w	r2, r2, #32
 8000df0:	631a      	str	r2, [r3, #48]	; 0x30
 8000df2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000df4:	f002 0220 	and.w	r2, r2, #32
 8000df8:	9209      	str	r2, [sp, #36]	; 0x24
 8000dfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000dfe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000e02:	631a      	str	r2, [r3, #48]	; 0x30
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e0a:	930a      	str	r3, [sp, #40]	; 0x28
 8000e0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000e0e:	2201      	movs	r2, #1
 8000e10:	2120      	movs	r1, #32
 8000e12:	4878      	ldr	r0, [pc, #480]	; (8000ff4 <MX_GPIO_Init+0x2c0>)
 8000e14:	f001 f93c 	bl	8002090 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 8000e18:	4622      	mov	r2, r4
 8000e1a:	210c      	movs	r1, #12
 8000e1c:	4876      	ldr	r0, [pc, #472]	; (8000ff8 <MX_GPIO_Init+0x2c4>)
 8000e1e:	f001 f937 	bl	8002090 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8000e22:	2201      	movs	r2, #1
 8000e24:	2108      	movs	r1, #8
 8000e26:	4875      	ldr	r0, [pc, #468]	; (8000ffc <MX_GPIO_Init+0x2c8>)
 8000e28:	f001 f932 	bl	8002090 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e32:	4871      	ldr	r0, [pc, #452]	; (8000ff8 <MX_GPIO_Init+0x2c4>)
 8000e34:	f001 f92c 	bl	8002090 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8000e38:	4622      	mov	r2, r4
 8000e3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e3e:	4870      	ldr	r0, [pc, #448]	; (8001000 <MX_GPIO_Init+0x2cc>)
 8000e40:	f001 f926 	bl	8002090 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8000e44:	4622      	mov	r2, r4
 8000e46:	21c8      	movs	r1, #200	; 0xc8
 8000e48:	486e      	ldr	r0, [pc, #440]	; (8001004 <MX_GPIO_Init+0x2d0>)
 8000e4a:	f001 f921 	bl	8002090 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8000e4e:	2308      	movs	r3, #8
 8000e50:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e52:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000e56:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 8001010 <MX_GPIO_Init+0x2dc>
 8000e5a:	a90b      	add	r1, sp, #44	; 0x2c
 8000e5c:	4648      	mov	r0, r9
 8000e5e:	f001 f825 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8000e62:	2304      	movs	r3, #4
 8000e64:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e66:	2502      	movs	r5, #2
 8000e68:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e6c:	2603      	movs	r6, #3
 8000e6e:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000e70:	2309      	movs	r3, #9
 8000e72:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8000e74:	a90b      	add	r1, sp, #44	; 0x2c
 8000e76:	4648      	mov	r0, r9
 8000e78:	f001 f818 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8000e7c:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8000e80:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e82:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e86:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e88:	230b      	movs	r3, #11
 8000e8a:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e8c:	a90b      	add	r1, sp, #44	; 0x2c
 8000e8e:	485d      	ldr	r0, [pc, #372]	; (8001004 <MX_GPIO_Init+0x2d0>)
 8000e90:	f001 f80c 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8000e94:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e98:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e9a:	2312      	movs	r3, #18
 8000e9c:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea0:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ea2:	2304      	movs	r3, #4
 8000ea4:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ea6:	f8df b16c 	ldr.w	fp, [pc, #364]	; 8001014 <MX_GPIO_Init+0x2e0>
 8000eaa:	a90b      	add	r1, sp, #44	; 0x2c
 8000eac:	4658      	mov	r0, fp
 8000eae:	f000 fffd 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8000eb2:	f643 4323 	movw	r3, #15395	; 0x3c23
 8000eb6:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb8:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eba:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ebc:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000ebe:	f04f 080a 	mov.w	r8, #10
 8000ec2:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec6:	a90b      	add	r1, sp, #44	; 0x2c
 8000ec8:	4658      	mov	r0, fp
 8000eca:	f000 ffef 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8000ece:	2310      	movs	r3, #16
 8000ed0:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed2:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed6:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000ed8:	950f      	str	r5, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8000eda:	a90b      	add	r1, sp, #44	; 0x2c
 8000edc:	4658      	mov	r0, fp
 8000ede:	f000 ffe5 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8000ee2:	2380      	movs	r3, #128	; 0x80
 8000ee4:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee6:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee8:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eea:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8000eec:	2308      	movs	r3, #8
 8000eee:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8000ef0:	a90b      	add	r1, sp, #44	; 0x2c
 8000ef2:	4840      	ldr	r0, [pc, #256]	; (8000ff4 <MX_GPIO_Init+0x2c0>)
 8000ef4:	f000 ffda 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8000ef8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000efc:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efe:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f02:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000f04:	2701      	movs	r7, #1
 8000f06:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8000f08:	f8df a10c 	ldr.w	sl, [pc, #268]	; 8001018 <MX_GPIO_Init+0x2e4>
 8000f0c:	a90b      	add	r1, sp, #44	; 0x2c
 8000f0e:	4650      	mov	r0, sl
 8000f10:	f000 ffcc 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8000f14:	2360      	movs	r3, #96	; 0x60
 8000f16:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f18:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1c:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000f1e:	230d      	movs	r3, #13
 8000f20:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f22:	a90b      	add	r1, sp, #44	; 0x2c
 8000f24:	4648      	mov	r0, r9
 8000f26:	f000 ffc1 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000f2a:	2380      	movs	r3, #128	; 0x80
 8000f2c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f2e:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f34:	2307      	movs	r3, #7
 8000f36:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000f38:	a90b      	add	r1, sp, #44	; 0x2c
 8000f3a:	4658      	mov	r0, fp
 8000f3c:	f000 ffb6 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8000f40:	2340      	movs	r3, #64	; 0x40
 8000f42:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f44:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f48:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000f4a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8000f4e:	a90b      	add	r1, sp, #44	; 0x2c
 8000f50:	4658      	mov	r0, fp
 8000f52:	f000 ffab 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8000f56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f5a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f5c:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f60:	a90b      	add	r1, sp, #44	; 0x2c
 8000f62:	4829      	ldr	r0, [pc, #164]	; (8001008 <MX_GPIO_Init+0x2d4>)
 8000f64:	f000 ffa2 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8000f68:	2340      	movs	r3, #64	; 0x40
 8000f6a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000f6c:	4b27      	ldr	r3, [pc, #156]	; (800100c <MX_GPIO_Init+0x2d8>)
 8000f6e:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8000f72:	a90b      	add	r1, sp, #44	; 0x2c
 8000f74:	481f      	ldr	r0, [pc, #124]	; (8000ff4 <MX_GPIO_Init+0x2c0>)
 8000f76:	f000 ff99 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8000f7a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000f7e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f80:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f82:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f84:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000f86:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f8a:	a90b      	add	r1, sp, #44	; 0x2c
 8000f8c:	4650      	mov	r0, sl
 8000f8e:	f000 ff8d 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8000f92:	23f0      	movs	r3, #240	; 0xf0
 8000f94:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f96:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9a:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000f9c:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000fa0:	a90b      	add	r1, sp, #44	; 0x2c
 8000fa2:	4815      	ldr	r0, [pc, #84]	; (8000ff8 <MX_GPIO_Init+0x2c4>)
 8000fa4:	f000 ff82 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8000fa8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fac:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fae:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb2:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000fb4:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8000fb8:	a90b      	add	r1, sp, #44	; 0x2c
 8000fba:	4812      	ldr	r0, [pc, #72]	; (8001004 <MX_GPIO_Init+0x2d0>)
 8000fbc:	f000 ff76 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000fc0:	2320      	movs	r3, #32
 8000fc2:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc4:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc8:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000fca:	a90b      	add	r1, sp, #44	; 0x2c
 8000fcc:	4809      	ldr	r0, [pc, #36]	; (8000ff4 <MX_GPIO_Init+0x2c0>)
 8000fce:	f000 ff6d 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8000fd2:	2208      	movs	r2, #8
 8000fd4:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd6:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd8:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fda:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000fdc:	220d      	movs	r2, #13
 8000fde:	920f      	str	r2, [sp, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8000fe0:	a90b      	add	r1, sp, #44	; 0x2c
 8000fe2:	4804      	ldr	r0, [pc, #16]	; (8000ff4 <MX_GPIO_Init+0x2c0>)
 8000fe4:	f000 ff62 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8000fe8:	f241 030c 	movw	r3, #4108	; 0x100c
 8000fec:	930b      	str	r3, [sp, #44]	; 0x2c
 8000fee:	e015      	b.n	800101c <MX_GPIO_Init+0x2e8>
 8000ff0:	40023800 	.word	0x40023800
 8000ff4:	40020c00 	.word	0x40020c00
 8000ff8:	40022000 	.word	0x40022000
 8000ffc:	40022800 	.word	0x40022800
 8001000:	40021c00 	.word	0x40021c00
 8001004:	40021800 	.word	0x40021800
 8001008:	40022400 	.word	0x40022400
 800100c:	10120000 	.word	0x10120000
 8001010:	40021000 	.word	0x40021000
 8001014:	40020400 	.word	0x40020400
 8001018:	40020000 	.word	0x40020000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101c:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001020:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001022:	a90b      	add	r1, sp, #44	; 0x2c
 8001024:	488e      	ldr	r0, [pc, #568]	; (8001260 <MX_GPIO_Init+0x52c>)
 8001026:	f000 ff41 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 800102a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800102e:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001030:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001034:	f5a9 6900 	sub.w	r9, r9, #2048	; 0x800
 8001038:	a90b      	add	r1, sp, #44	; 0x2c
 800103a:	4648      	mov	r0, r9
 800103c:	f000 ff36 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001040:	2208      	movs	r2, #8
 8001042:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001044:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001046:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001048:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 800104a:	a90b      	add	r1, sp, #44	; 0x2c
 800104c:	4885      	ldr	r0, [pc, #532]	; (8001264 <MX_GPIO_Init+0x530>)
 800104e:	f000 ff2d 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001052:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001056:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001058:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105c:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800105e:	220d      	movs	r2, #13
 8001060:	920f      	str	r2, [sp, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001062:	a90b      	add	r1, sp, #44	; 0x2c
 8001064:	4880      	ldr	r0, [pc, #512]	; (8001268 <MX_GPIO_Init+0x534>)
 8001066:	f000 ff21 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800106a:	2210      	movs	r2, #16
 800106c:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800106e:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001070:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001072:	a90b      	add	r1, sp, #44	; 0x2c
 8001074:	487d      	ldr	r0, [pc, #500]	; (800126c <MX_GPIO_Init+0x538>)
 8001076:	f000 ff19 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 800107a:	f248 0304 	movw	r3, #32772	; 0x8004
 800107e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001080:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001082:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001084:	a90b      	add	r1, sp, #44	; 0x2c
 8001086:	487a      	ldr	r0, [pc, #488]	; (8001270 <MX_GPIO_Init+0x53c>)
 8001088:	f000 ff10 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 800108c:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108e:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001092:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001094:	2205      	movs	r2, #5
 8001096:	920f      	str	r2, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8001098:	a90b      	add	r1, sp, #44	; 0x2c
 800109a:	4871      	ldr	r0, [pc, #452]	; (8001260 <MX_GPIO_Init+0x52c>)
 800109c:	f000 ff06 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 80010a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010a4:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a6:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010aa:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80010ac:	a90b      	add	r1, sp, #44	; 0x2c
 80010ae:	4870      	ldr	r0, [pc, #448]	; (8001270 <MX_GPIO_Init+0x53c>)
 80010b0:	f000 fefc 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 80010b4:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 80010b8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ba:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010bc:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010be:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80010c0:	220d      	movs	r2, #13
 80010c2:	920f      	str	r2, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80010c4:	a90b      	add	r1, sp, #44	; 0x2c
 80010c6:	486a      	ldr	r0, [pc, #424]	; (8001270 <MX_GPIO_Init+0x53c>)
 80010c8:	f000 fef0 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 80010cc:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ce:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d2:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80010d4:	950f      	str	r5, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 80010d6:	a90b      	add	r1, sp, #44	; 0x2c
 80010d8:	4861      	ldr	r0, [pc, #388]	; (8001260 <MX_GPIO_Init+0x52c>)
 80010da:	f000 fee7 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = VCP_TX_Pin;
 80010de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010e2:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e4:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e8:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80010ea:	2207      	movs	r2, #7
 80010ec:	920f      	str	r2, [sp, #60]	; 0x3c
  HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80010ee:	a90b      	add	r1, sp, #44	; 0x2c
 80010f0:	4650      	mov	r0, sl
 80010f2:	f000 fedb 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 80010f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010fa:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fc:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001102:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8001104:	a90b      	add	r1, sp, #44	; 0x2c
 8001106:	4650      	mov	r0, sl
 8001108:	f000 fed0 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 800110c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001110:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001112:	4b58      	ldr	r3, [pc, #352]	; (8001274 <MX_GPIO_Init+0x540>)
 8001114:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001118:	a90b      	add	r1, sp, #44	; 0x2c
 800111a:	4851      	ldr	r0, [pc, #324]	; (8001260 <MX_GPIO_Init+0x52c>)
 800111c:	f000 fec6 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8001120:	23c0      	movs	r3, #192	; 0xc0
 8001122:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001124:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001128:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800112a:	2308      	movs	r3, #8
 800112c:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800112e:	a90b      	add	r1, sp, #44	; 0x2c
 8001130:	4648      	mov	r0, r9
 8001132:	f000 febb 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001136:	2310      	movs	r3, #16
 8001138:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113a:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800113e:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001140:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001144:	a90b      	add	r1, sp, #44	; 0x2c
 8001146:	484a      	ldr	r0, [pc, #296]	; (8001270 <MX_GPIO_Init+0x53c>)
 8001148:	f000 feb0 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 800114c:	23c8      	movs	r3, #200	; 0xc8
 800114e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001150:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001154:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001156:	a90b      	add	r1, sp, #44	; 0x2c
 8001158:	4843      	ldr	r0, [pc, #268]	; (8001268 <MX_GPIO_Init+0x534>)
 800115a:	f000 fea7 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 800115e:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8001162:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001164:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001168:	a90b      	add	r1, sp, #44	; 0x2c
 800116a:	4843      	ldr	r0, [pc, #268]	; (8001278 <MX_GPIO_Init+0x544>)
 800116c:	f000 fe9e 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001170:	2305      	movs	r3, #5
 8001172:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001174:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001178:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800117a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800117e:	a90b      	add	r1, sp, #44	; 0x2c
 8001180:	4648      	mov	r0, r9
 8001182:	f000 fe93 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001186:	2332      	movs	r3, #50	; 0x32
 8001188:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800118a:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800118e:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001190:	230b      	movs	r3, #11
 8001192:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001194:	a90b      	add	r1, sp, #44	; 0x2c
 8001196:	4648      	mov	r0, r9
 8001198:	f000 fe88 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800119c:	2304      	movs	r3, #4
 800119e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a0:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a4:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80011a6:	2309      	movs	r3, #9
 80011a8:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011aa:	a90b      	add	r1, sp, #44	; 0x2c
 80011ac:	4658      	mov	r0, fp
 80011ae:	f000 fe7d 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 80011b2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80011b6:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b8:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011bc:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80011be:	2309      	movs	r3, #9
 80011c0:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011c2:	a90b      	add	r1, sp, #44	; 0x2c
 80011c4:	4829      	ldr	r0, [pc, #164]	; (800126c <MX_GPIO_Init+0x538>)
 80011c6:	f000 fe71 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 80011ca:	2304      	movs	r3, #4
 80011cc:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ce:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d0:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 80011d2:	a90b      	add	r1, sp, #44	; 0x2c
 80011d4:	4824      	ldr	r0, [pc, #144]	; (8001268 <MX_GPIO_Init+0x534>)
 80011d6:	f000 fe69 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80011da:	2386      	movs	r3, #134	; 0x86
 80011dc:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011de:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e2:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011e4:	230b      	movs	r3, #11
 80011e6:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e8:	a90b      	add	r1, sp, #44	; 0x2c
 80011ea:	4650      	mov	r0, sl
 80011ec:	f000 fe5e 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 80011f0:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011f2:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 80011f6:	a90b      	add	r1, sp, #44	; 0x2c
 80011f8:	4650      	mov	r0, sl
 80011fa:	f000 fe57 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 80011fe:	2350      	movs	r3, #80	; 0x50
 8001200:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001202:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001204:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001206:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001208:	230d      	movs	r3, #13
 800120a:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800120c:	a90b      	add	r1, sp, #44	; 0x2c
 800120e:	4650      	mov	r0, sl
 8001210:	f000 fe4c 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001214:	2328      	movs	r3, #40	; 0x28
 8001216:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001218:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800121c:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800121e:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001222:	a90b      	add	r1, sp, #44	; 0x2c
 8001224:	4650      	mov	r0, sl
 8001226:	f000 fe41 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 800122a:	2340      	movs	r3, #64	; 0x40
 800122c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122e:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001230:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001232:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001234:	2309      	movs	r3, #9
 8001236:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8001238:	a90b      	add	r1, sp, #44	; 0x2c
 800123a:	480d      	ldr	r0, [pc, #52]	; (8001270 <MX_GPIO_Init+0x53c>)
 800123c:	f000 fe36 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8001240:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001244:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001246:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124a:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800124c:	2305      	movs	r3, #5
 800124e:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001250:	a90b      	add	r1, sp, #44	; 0x2c
 8001252:	4658      	mov	r0, fp
 8001254:	f000 fe2a 	bl	8001eac <HAL_GPIO_Init>
}
 8001258:	b011      	add	sp, #68	; 0x44
 800125a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800125e:	bf00      	nop
 8001260:	40022000 	.word	0x40022000
 8001264:	40022800 	.word	0x40022800
 8001268:	40021800 	.word	0x40021800
 800126c:	40020c00 	.word	0x40020c00
 8001270:	40021c00 	.word	0x40021c00
 8001274:	10120000 	.word	0x10120000
 8001278:	40021400 	.word	0x40021400

0800127c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800127c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800127e:	6802      	ldr	r2, [r0, #0]
 8001280:	4b03      	ldr	r3, [pc, #12]	; (8001290 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8001282:	429a      	cmp	r2, r3
 8001284:	d000      	beq.n	8001288 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001286:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8001288:	f000 fc16 	bl	8001ab8 <HAL_IncTick>
}
 800128c:	e7fb      	b.n	8001286 <HAL_TIM_PeriodElapsedCallback+0xa>
 800128e:	bf00      	nop
 8001290:	40001000 	.word	0x40001000

08001294 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001294:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001296:	e7fe      	b.n	8001296 <Error_Handler+0x2>

08001298 <MX_DMA2D_Init>:
{
 8001298:	b508      	push	{r3, lr}
  hdma2d.Instance = DMA2D;
 800129a:	480c      	ldr	r0, [pc, #48]	; (80012cc <MX_DMA2D_Init+0x34>)
 800129c:	4b0c      	ldr	r3, [pc, #48]	; (80012d0 <MX_DMA2D_Init+0x38>)
 800129e:	6003      	str	r3, [r0, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80012a0:	2300      	movs	r3, #0
 80012a2:	6043      	str	r3, [r0, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 80012a4:	2202      	movs	r2, #2
 80012a6:	6082      	str	r2, [r0, #8]
  hdma2d.Init.OutputOffset = 0;
 80012a8:	60c3      	str	r3, [r0, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80012aa:	6283      	str	r3, [r0, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 80012ac:	62c2      	str	r2, [r0, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80012ae:	6303      	str	r3, [r0, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80012b0:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80012b2:	f000 fccb 	bl	8001c4c <HAL_DMA2D_Init>
 80012b6:	b928      	cbnz	r0, 80012c4 <MX_DMA2D_Init+0x2c>
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80012b8:	2101      	movs	r1, #1
 80012ba:	4804      	ldr	r0, [pc, #16]	; (80012cc <MX_DMA2D_Init+0x34>)
 80012bc:	f000 fd94 	bl	8001de8 <HAL_DMA2D_ConfigLayer>
 80012c0:	b910      	cbnz	r0, 80012c8 <MX_DMA2D_Init+0x30>
}
 80012c2:	bd08      	pop	{r3, pc}
    Error_Handler();
 80012c4:	f7ff ffe6 	bl	8001294 <Error_Handler>
    Error_Handler();
 80012c8:	f7ff ffe4 	bl	8001294 <Error_Handler>
 80012cc:	2003fcd0 	.word	0x2003fcd0
 80012d0:	4002b000 	.word	0x4002b000

080012d4 <MX_FMC_Init>:
{
 80012d4:	b500      	push	{lr}
 80012d6:	b089      	sub	sp, #36	; 0x24
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80012d8:	2300      	movs	r3, #0
 80012da:	9301      	str	r3, [sp, #4]
 80012dc:	9302      	str	r3, [sp, #8]
 80012de:	9303      	str	r3, [sp, #12]
 80012e0:	9304      	str	r3, [sp, #16]
 80012e2:	9305      	str	r3, [sp, #20]
 80012e4:	9306      	str	r3, [sp, #24]
 80012e6:	9307      	str	r3, [sp, #28]
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80012e8:	4813      	ldr	r0, [pc, #76]	; (8001338 <MX_FMC_Init+0x64>)
 80012ea:	4a14      	ldr	r2, [pc, #80]	; (800133c <MX_FMC_Init+0x68>)
 80012ec:	6002      	str	r2, [r0, #0]
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80012ee:	6043      	str	r3, [r0, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80012f0:	6083      	str	r3, [r0, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80012f2:	2104      	movs	r1, #4
 80012f4:	60c1      	str	r1, [r0, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80012f6:	2210      	movs	r2, #16
 80012f8:	6102      	str	r2, [r0, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80012fa:	2240      	movs	r2, #64	; 0x40
 80012fc:	6142      	str	r2, [r0, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80012fe:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001302:	6182      	str	r2, [r0, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001304:	61c3      	str	r3, [r0, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001306:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800130a:	6202      	str	r2, [r0, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800130c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001310:	6242      	str	r2, [r0, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001312:	6283      	str	r3, [r0, #40]	; 0x28
  SdramTiming.LoadToActiveDelay = 2;
 8001314:	2302      	movs	r3, #2
 8001316:	9301      	str	r3, [sp, #4]
  SdramTiming.ExitSelfRefreshDelay = 6;
 8001318:	2206      	movs	r2, #6
 800131a:	9202      	str	r2, [sp, #8]
  SdramTiming.SelfRefreshTime = 4;
 800131c:	9103      	str	r1, [sp, #12]
  SdramTiming.RowCycleDelay = 6;
 800131e:	9204      	str	r2, [sp, #16]
  SdramTiming.WriteRecoveryTime = 2;
 8001320:	9305      	str	r3, [sp, #20]
  SdramTiming.RPDelay = 2;
 8001322:	9306      	str	r3, [sp, #24]
  SdramTiming.RCDDelay = 2;
 8001324:	9307      	str	r3, [sp, #28]
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001326:	4469      	add	r1, sp
 8001328:	f002 fa73 	bl	8003812 <HAL_SDRAM_Init>
 800132c:	b910      	cbnz	r0, 8001334 <MX_FMC_Init+0x60>
}
 800132e:	b009      	add	sp, #36	; 0x24
 8001330:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler( );
 8001334:	f7ff ffae 	bl	8001294 <Error_Handler>
 8001338:	2003fe24 	.word	0x2003fe24
 800133c:	a0000140 	.word	0xa0000140

08001340 <MX_I2C3_Init>:
{
 8001340:	b508      	push	{r3, lr}
  hi2c3.Instance = I2C3;
 8001342:	4811      	ldr	r0, [pc, #68]	; (8001388 <MX_I2C3_Init+0x48>)
 8001344:	4b11      	ldr	r3, [pc, #68]	; (800138c <MX_I2C3_Init+0x4c>)
 8001346:	6003      	str	r3, [r0, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <MX_I2C3_Init+0x50>)
 800134a:	6043      	str	r3, [r0, #4]
  hi2c3.Init.OwnAddress1 = 224;
 800134c:	23e0      	movs	r3, #224	; 0xe0
 800134e:	6083      	str	r3, [r0, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001350:	2301      	movs	r3, #1
 8001352:	60c3      	str	r3, [r0, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001354:	2300      	movs	r3, #0
 8001356:	6103      	str	r3, [r0, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001358:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800135a:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800135c:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800135e:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001360:	f000 fe9c 	bl	800209c <HAL_I2C_Init>
 8001364:	b950      	cbnz	r0, 800137c <MX_I2C3_Init+0x3c>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001366:	2100      	movs	r1, #0
 8001368:	4807      	ldr	r0, [pc, #28]	; (8001388 <MX_I2C3_Init+0x48>)
 800136a:	f000 fef5 	bl	8002158 <HAL_I2CEx_ConfigAnalogFilter>
 800136e:	b938      	cbnz	r0, 8001380 <MX_I2C3_Init+0x40>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001370:	2100      	movs	r1, #0
 8001372:	4805      	ldr	r0, [pc, #20]	; (8001388 <MX_I2C3_Init+0x48>)
 8001374:	f000 ff1e 	bl	80021b4 <HAL_I2CEx_ConfigDigitalFilter>
 8001378:	b920      	cbnz	r0, 8001384 <MX_I2C3_Init+0x44>
}
 800137a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800137c:	f7ff ff8a 	bl	8001294 <Error_Handler>
    Error_Handler();
 8001380:	f7ff ff88 	bl	8001294 <Error_Handler>
    Error_Handler();
 8001384:	f7ff ff86 	bl	8001294 <Error_Handler>
 8001388:	2003fd10 	.word	0x2003fd10
 800138c:	40005c00 	.word	0x40005c00
 8001390:	00c0eaff 	.word	0x00c0eaff

08001394 <MX_LTDC_Init>:
{
 8001394:	b500      	push	{lr}
 8001396:	b08f      	sub	sp, #60	; 0x3c
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001398:	2234      	movs	r2, #52	; 0x34
 800139a:	2100      	movs	r1, #0
 800139c:	a801      	add	r0, sp, #4
 800139e:	f002 fce1 	bl	8003d64 <memset>
  hltdc.Instance = LTDC;
 80013a2:	4826      	ldr	r0, [pc, #152]	; (800143c <MX_LTDC_Init+0xa8>)
 80013a4:	4b26      	ldr	r3, [pc, #152]	; (8001440 <MX_LTDC_Init+0xac>)
 80013a6:	6003      	str	r3, [r0, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	6043      	str	r3, [r0, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80013ac:	6083      	str	r3, [r0, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80013ae:	60c3      	str	r3, [r0, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80013b0:	6103      	str	r3, [r0, #16]
  hltdc.Init.HorizontalSync = 40;
 80013b2:	2228      	movs	r2, #40	; 0x28
 80013b4:	6142      	str	r2, [r0, #20]
  hltdc.Init.VerticalSync = 9;
 80013b6:	2209      	movs	r2, #9
 80013b8:	6182      	str	r2, [r0, #24]
  hltdc.Init.AccumulatedHBP = 53;
 80013ba:	2235      	movs	r2, #53	; 0x35
 80013bc:	61c2      	str	r2, [r0, #28]
  hltdc.Init.AccumulatedVBP = 11;
 80013be:	220b      	movs	r2, #11
 80013c0:	6202      	str	r2, [r0, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 80013c2:	f240 2215 	movw	r2, #533	; 0x215
 80013c6:	6242      	str	r2, [r0, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 80013c8:	f240 121b 	movw	r2, #283	; 0x11b
 80013cc:	6282      	str	r2, [r0, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 80013ce:	f240 2235 	movw	r2, #565	; 0x235
 80013d2:	62c2      	str	r2, [r0, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 80013d4:	f240 121d 	movw	r2, #285	; 0x11d
 80013d8:	6302      	str	r2, [r0, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80013da:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 80013de:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 80013e2:	f880 3036 	strb.w	r3, [r0, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80013e6:	f000 ffed 	bl	80023c4 <HAL_LTDC_Init>
 80013ea:	bb18      	cbnz	r0, 8001434 <MX_LTDC_Init+0xa0>
  pLayerCfg.WindowX0 = 0;
 80013ec:	2200      	movs	r2, #0
 80013ee:	9201      	str	r2, [sp, #4]
  pLayerCfg.WindowX1 = 480;
 80013f0:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 80013f4:	9102      	str	r1, [sp, #8]
  pLayerCfg.WindowY0 = 0;
 80013f6:	9203      	str	r2, [sp, #12]
  pLayerCfg.WindowY1 = 272;
 80013f8:	f44f 7388 	mov.w	r3, #272	; 0x110
 80013fc:	9304      	str	r3, [sp, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80013fe:	2002      	movs	r0, #2
 8001400:	9005      	str	r0, [sp, #20]
  pLayerCfg.Alpha = 255;
 8001402:	20ff      	movs	r0, #255	; 0xff
 8001404:	9006      	str	r0, [sp, #24]
  pLayerCfg.Alpha0 = 0;
 8001406:	9207      	str	r2, [sp, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001408:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800140c:	9008      	str	r0, [sp, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800140e:	2005      	movs	r0, #5
 8001410:	9009      	str	r0, [sp, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0;
 8001412:	920a      	str	r2, [sp, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 8001414:	910b      	str	r1, [sp, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 8001416:	930c      	str	r3, [sp, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001418:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 800141c:	f88d 2035 	strb.w	r2, [sp, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001420:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001424:	a901      	add	r1, sp, #4
 8001426:	4805      	ldr	r0, [pc, #20]	; (800143c <MX_LTDC_Init+0xa8>)
 8001428:	f001 f8b6 	bl	8002598 <HAL_LTDC_ConfigLayer>
 800142c:	b920      	cbnz	r0, 8001438 <MX_LTDC_Init+0xa4>
}
 800142e:	b00f      	add	sp, #60	; 0x3c
 8001430:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001434:	f7ff ff2e 	bl	8001294 <Error_Handler>
    Error_Handler();
 8001438:	f7ff ff2c 	bl	8001294 <Error_Handler>
 800143c:	2003fd5c 	.word	0x2003fd5c
 8001440:	40016800 	.word	0x40016800

08001444 <MX_RTC_Init>:
{
 8001444:	b510      	push	{r4, lr}
 8001446:	b092      	sub	sp, #72	; 0x48
  RTC_TimeTypeDef sTime = {0};
 8001448:	2400      	movs	r4, #0
 800144a:	940c      	str	r4, [sp, #48]	; 0x30
 800144c:	940d      	str	r4, [sp, #52]	; 0x34
 800144e:	940e      	str	r4, [sp, #56]	; 0x38
 8001450:	940f      	str	r4, [sp, #60]	; 0x3c
 8001452:	9410      	str	r4, [sp, #64]	; 0x40
 8001454:	9411      	str	r4, [sp, #68]	; 0x44
  RTC_DateTypeDef sDate = {0};
 8001456:	940b      	str	r4, [sp, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 8001458:	222c      	movs	r2, #44	; 0x2c
 800145a:	4621      	mov	r1, r4
 800145c:	4668      	mov	r0, sp
 800145e:	f002 fc81 	bl	8003d64 <memset>
  hrtc.Instance = RTC;
 8001462:	4831      	ldr	r0, [pc, #196]	; (8001528 <MX_RTC_Init+0xe4>)
 8001464:	4b31      	ldr	r3, [pc, #196]	; (800152c <MX_RTC_Init+0xe8>)
 8001466:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001468:	6044      	str	r4, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 800146a:	237f      	movs	r3, #127	; 0x7f
 800146c:	6083      	str	r3, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 800146e:	23ff      	movs	r3, #255	; 0xff
 8001470:	60c3      	str	r3, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001472:	6104      	str	r4, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001474:	6144      	str	r4, [r0, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001476:	6184      	str	r4, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001478:	f001 ff8e 	bl	8003398 <HAL_RTC_Init>
 800147c:	2800      	cmp	r0, #0
 800147e:	d147      	bne.n	8001510 <MX_RTC_Init+0xcc>
  sTime.Hours = 0x0;
 8001480:	2300      	movs	r3, #0
 8001482:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  sTime.Minutes = 0x0;
 8001486:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  sTime.Seconds = 0x0;
 800148a:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800148e:	9310      	str	r3, [sp, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001490:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001492:	2201      	movs	r2, #1
 8001494:	a90c      	add	r1, sp, #48	; 0x30
 8001496:	4824      	ldr	r0, [pc, #144]	; (8001528 <MX_RTC_Init+0xe4>)
 8001498:	f001 ffec 	bl	8003474 <HAL_RTC_SetTime>
 800149c:	2800      	cmp	r0, #0
 800149e:	d139      	bne.n	8001514 <MX_RTC_Init+0xd0>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80014a0:	2201      	movs	r2, #1
 80014a2:	f88d 202c 	strb.w	r2, [sp, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 80014a6:	f88d 202d 	strb.w	r2, [sp, #45]	; 0x2d
  sDate.Date = 0x1;
 80014aa:	f88d 202e 	strb.w	r2, [sp, #46]	; 0x2e
  sDate.Year = 0x0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80014b4:	a90b      	add	r1, sp, #44	; 0x2c
 80014b6:	481c      	ldr	r0, [pc, #112]	; (8001528 <MX_RTC_Init+0xe4>)
 80014b8:	f002 f85c 	bl	8003574 <HAL_RTC_SetDate>
 80014bc:	bb60      	cbnz	r0, 8001518 <MX_RTC_Init+0xd4>
  sAlarm.AlarmTime.Hours = 0x0;
 80014be:	2300      	movs	r3, #0
 80014c0:	f88d 3000 	strb.w	r3, [sp]
  sAlarm.AlarmTime.Minutes = 0x0;
 80014c4:	f88d 3001 	strb.w	r3, [sp, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80014c8:	f88d 3002 	strb.w	r3, [sp, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80014cc:	9301      	str	r3, [sp, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80014ce:	9304      	str	r3, [sp, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80014d0:	9305      	str	r3, [sp, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80014d2:	9306      	str	r3, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80014d4:	9307      	str	r3, [sp, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80014d6:	9308      	str	r3, [sp, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 80014d8:	2201      	movs	r2, #1
 80014da:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 80014de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014e2:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80014e4:	4669      	mov	r1, sp
 80014e6:	4810      	ldr	r0, [pc, #64]	; (8001528 <MX_RTC_Init+0xe4>)
 80014e8:	f002 f8b2 	bl	8003650 <HAL_RTC_SetAlarm>
 80014ec:	b9b0      	cbnz	r0, 800151c <MX_RTC_Init+0xd8>
  sAlarm.Alarm = RTC_ALARM_B;
 80014ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014f2:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80014f4:	2201      	movs	r2, #1
 80014f6:	4669      	mov	r1, sp
 80014f8:	480b      	ldr	r0, [pc, #44]	; (8001528 <MX_RTC_Init+0xe4>)
 80014fa:	f002 f8a9 	bl	8003650 <HAL_RTC_SetAlarm>
 80014fe:	b978      	cbnz	r0, 8001520 <MX_RTC_Init+0xdc>
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8001500:	2202      	movs	r2, #2
 8001502:	2100      	movs	r1, #0
 8001504:	4808      	ldr	r0, [pc, #32]	; (8001528 <MX_RTC_Init+0xe4>)
 8001506:	f002 f953 	bl	80037b0 <HAL_RTCEx_SetTimeStamp>
 800150a:	b958      	cbnz	r0, 8001524 <MX_RTC_Init+0xe0>
}
 800150c:	b012      	add	sp, #72	; 0x48
 800150e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001510:	f7ff fec0 	bl	8001294 <Error_Handler>
    Error_Handler();
 8001514:	f7ff febe 	bl	8001294 <Error_Handler>
    Error_Handler();
 8001518:	f7ff febc 	bl	8001294 <Error_Handler>
    Error_Handler();
 800151c:	f7ff feba 	bl	8001294 <Error_Handler>
    Error_Handler();
 8001520:	f7ff feb8 	bl	8001294 <Error_Handler>
    Error_Handler();
 8001524:	f7ff feb6 	bl	8001294 <Error_Handler>
 8001528:	2003fe04 	.word	0x2003fe04
 800152c:	40002800 	.word	0x40002800

08001530 <SystemClock_Config>:
{
 8001530:	b500      	push	{lr}
 8001532:	b0b5      	sub	sp, #212	; 0xd4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001534:	2230      	movs	r2, #48	; 0x30
 8001536:	2100      	movs	r1, #0
 8001538:	a828      	add	r0, sp, #160	; 0xa0
 800153a:	f002 fc13 	bl	8003d64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800153e:	2100      	movs	r1, #0
 8001540:	9123      	str	r1, [sp, #140]	; 0x8c
 8001542:	9124      	str	r1, [sp, #144]	; 0x90
 8001544:	9125      	str	r1, [sp, #148]	; 0x94
 8001546:	9126      	str	r1, [sp, #152]	; 0x98
 8001548:	9127      	str	r1, [sp, #156]	; 0x9c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800154a:	2284      	movs	r2, #132	; 0x84
 800154c:	a802      	add	r0, sp, #8
 800154e:	f002 fc09 	bl	8003d64 <memset>
  HAL_PWR_EnableBkUpAccess();
 8001552:	f001 f877 	bl	8002644 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_PWR_CLK_ENABLE();
 8001556:	4b33      	ldr	r3, [pc, #204]	; (8001624 <SystemClock_Config+0xf4>)
 8001558:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800155a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800155e:	641a      	str	r2, [r3, #64]	; 0x40
 8001560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001566:	9300      	str	r3, [sp, #0]
 8001568:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800156a:	4b2f      	ldr	r3, [pc, #188]	; (8001628 <SystemClock_Config+0xf8>)
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800157a:	9301      	str	r3, [sp, #4]
 800157c:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800157e:	2309      	movs	r3, #9
 8001580:	9328      	str	r3, [sp, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001582:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001586:	9329      	str	r3, [sp, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001588:	2301      	movs	r3, #1
 800158a:	932d      	str	r3, [sp, #180]	; 0xb4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800158c:	2302      	movs	r3, #2
 800158e:	932e      	str	r3, [sp, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001590:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001594:	922f      	str	r2, [sp, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001596:	2219      	movs	r2, #25
 8001598:	9230      	str	r2, [sp, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 400;
 800159a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800159e:	9231      	str	r2, [sp, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015a0:	9332      	str	r3, [sp, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80015a2:	2308      	movs	r3, #8
 80015a4:	9333      	str	r3, [sp, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015a6:	a828      	add	r0, sp, #160	; 0xa0
 80015a8:	f001 f892 	bl	80026d0 <HAL_RCC_OscConfig>
 80015ac:	2800      	cmp	r0, #0
 80015ae:	d131      	bne.n	8001614 <SystemClock_Config+0xe4>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80015b0:	f001 f850 	bl	8002654 <HAL_PWREx_EnableOverDrive>
 80015b4:	2800      	cmp	r0, #0
 80015b6:	d12f      	bne.n	8001618 <SystemClock_Config+0xe8>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015b8:	230f      	movs	r3, #15
 80015ba:	9323      	str	r3, [sp, #140]	; 0x8c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015bc:	2302      	movs	r3, #2
 80015be:	9324      	str	r3, [sp, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015c0:	2300      	movs	r3, #0
 80015c2:	9325      	str	r3, [sp, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015c4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80015c8:	9326      	str	r3, [sp, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ce:	9327      	str	r3, [sp, #156]	; 0x9c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80015d0:	2106      	movs	r1, #6
 80015d2:	a823      	add	r0, sp, #140	; 0x8c
 80015d4:	f001 fae8 	bl	8002ba8 <HAL_RCC_ClockConfig>
 80015d8:	bb00      	cbnz	r0, 800161c <SystemClock_Config+0xec>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_RTC
 80015da:	4b14      	ldr	r3, [pc, #80]	; (800162c <SystemClock_Config+0xfc>)
 80015dc:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 100;
 80015de:	2364      	movs	r3, #100	; 0x64
 80015e0:	9307      	str	r3, [sp, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80015e2:	2302      	movs	r3, #2
 80015e4:	9309      	str	r3, [sp, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80015e6:	9308      	str	r3, [sp, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 80015e8:	2300      	movs	r3, #0
 80015ea:	930a      	str	r3, [sp, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80015ec:	2201      	movs	r2, #1
 80015ee:	920c      	str	r2, [sp, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 80015f0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80015f4:	920d      	str	r2, [sp, #52]	; 0x34
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80015f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015fa:	920e      	str	r2, [sp, #56]	; 0x38
  PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80015fc:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 80015fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001602:	9221      	str	r2, [sp, #132]	; 0x84
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8001604:	9322      	str	r3, [sp, #136]	; 0x88
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001606:	a802      	add	r0, sp, #8
 8001608:	f001 fbb8 	bl	8002d7c <HAL_RCCEx_PeriphCLKConfig>
 800160c:	b940      	cbnz	r0, 8001620 <SystemClock_Config+0xf0>
}
 800160e:	b035      	add	sp, #212	; 0xd4
 8001610:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001614:	f7ff fe3e 	bl	8001294 <Error_Handler>
    Error_Handler();
 8001618:	f7ff fe3c 	bl	8001294 <Error_Handler>
    Error_Handler();
 800161c:	f7ff fe3a 	bl	8001294 <Error_Handler>
    Error_Handler();
 8001620:	f7ff fe38 	bl	8001294 <Error_Handler>
 8001624:	40023800 	.word	0x40023800
 8001628:	40007000 	.word	0x40007000
 800162c:	00a10028 	.word	0x00a10028

08001630 <main>:
{
 8001630:	b508      	push	{r3, lr}
  MPU_Config();
 8001632:	f7ff fb53 	bl	8000cdc <MPU_Config>
  HAL_Init();
 8001636:	f000 fa2d 	bl	8001a94 <HAL_Init>
  SystemClock_Config();
 800163a:	f7ff ff79 	bl	8001530 <SystemClock_Config>
  HAL_Delay(500);
 800163e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001642:	f000 fa4b 	bl	8001adc <HAL_Delay>
  MX_GPIO_Init();
 8001646:	f7ff fb75 	bl	8000d34 <MX_GPIO_Init>
  MX_DMA2D_Init();
 800164a:	f7ff fe25 	bl	8001298 <MX_DMA2D_Init>
  MX_FMC_Init();
 800164e:	f7ff fe41 	bl	80012d4 <MX_FMC_Init>
  MX_I2C3_Init();
 8001652:	f7ff fe75 	bl	8001340 <MX_I2C3_Init>
  MX_LTDC_Init();
 8001656:	f7ff fe9d 	bl	8001394 <MX_LTDC_Init>
  MX_RTC_Init();
 800165a:	f7ff fef3 	bl	8001444 <MX_RTC_Init>
	  MainFunc ();
 800165e:	f7ff facf 	bl	8000c00 <MainFunc>
  while (1)
 8001662:	e7fc      	b.n	800165e <main+0x2e>

08001664 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001664:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001666:	b087      	sub	sp, #28
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001668:	2300      	movs	r3, #0
 800166a:	9301      	str	r3, [sp, #4]
 800166c:	9302      	str	r3, [sp, #8]
 800166e:	9303      	str	r3, [sp, #12]
 8001670:	9304      	str	r3, [sp, #16]
 8001672:	9305      	str	r3, [sp, #20]
  if (FMC_Initialized) {
 8001674:	4b2a      	ldr	r3, [pc, #168]	; (8001720 <HAL_FMC_MspInit+0xbc>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	b10b      	cbz	r3, 800167e <HAL_FMC_MspInit+0x1a>
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800167a:	b007      	add	sp, #28
 800167c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  FMC_Initialized = 1;
 800167e:	4b28      	ldr	r3, [pc, #160]	; (8001720 <HAL_FMC_MspInit+0xbc>)
 8001680:	2201      	movs	r2, #1
 8001682:	601a      	str	r2, [r3, #0]
  __HAL_RCC_FMC_CLK_ENABLE();
 8001684:	4b27      	ldr	r3, [pc, #156]	; (8001724 <HAL_FMC_MspInit+0xc0>)
 8001686:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001688:	f042 0201 	orr.w	r2, r2, #1
 800168c:	639a      	str	r2, [r3, #56]	; 0x38
 800168e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001690:	f003 0301 	and.w	r3, r3, #1
 8001694:	9300      	str	r3, [sp, #0]
 8001696:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8001698:	f64f 7383 	movw	r3, #65411	; 0xff83
 800169c:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800169e:	2602      	movs	r6, #2
 80016a0:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016a2:	2503      	movs	r5, #3
 80016a4:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80016a6:	240c      	movs	r4, #12
 80016a8:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016aa:	a901      	add	r1, sp, #4
 80016ac:	481e      	ldr	r0, [pc, #120]	; (8001728 <HAL_FMC_MspInit+0xc4>)
 80016ae:	f000 fbfd 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 80016b2:	f248 1333 	movw	r3, #33075	; 0x8133
 80016b6:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b8:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2700      	movs	r7, #0
 80016bc:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016be:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80016c0:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80016c2:	a901      	add	r1, sp, #4
 80016c4:	4819      	ldr	r0, [pc, #100]	; (800172c <HAL_FMC_MspInit+0xc8>)
 80016c6:	f000 fbf1 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 80016ca:	f24c 7303 	movw	r3, #50947	; 0xc703
 80016ce:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d0:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d4:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80016d6:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016d8:	a901      	add	r1, sp, #4
 80016da:	4815      	ldr	r0, [pc, #84]	; (8001730 <HAL_FMC_MspInit+0xcc>)
 80016dc:	f000 fbe6 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 80016e0:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80016e4:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e6:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ea:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80016ec:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016ee:	a901      	add	r1, sp, #4
 80016f0:	4810      	ldr	r0, [pc, #64]	; (8001734 <HAL_FMC_MspInit+0xd0>)
 80016f2:	f000 fbdb 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 80016f6:	2328      	movs	r3, #40	; 0x28
 80016f8:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fa:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016fe:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001700:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001702:	a901      	add	r1, sp, #4
 8001704:	480c      	ldr	r0, [pc, #48]	; (8001738 <HAL_FMC_MspInit+0xd4>)
 8001706:	f000 fbd1 	bl	8001eac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 800170a:	2308      	movs	r3, #8
 800170c:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170e:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001712:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001714:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8001716:	a901      	add	r1, sp, #4
 8001718:	4808      	ldr	r0, [pc, #32]	; (800173c <HAL_FMC_MspInit+0xd8>)
 800171a:	f000 fbc7 	bl	8001eac <HAL_GPIO_Init>
 800171e:	e7ac      	b.n	800167a <HAL_FMC_MspInit+0x16>
 8001720:	2003fe58 	.word	0x2003fe58
 8001724:	40023800 	.word	0x40023800
 8001728:	40021000 	.word	0x40021000
 800172c:	40021800 	.word	0x40021800
 8001730:	40020c00 	.word	0x40020c00
 8001734:	40021400 	.word	0x40021400
 8001738:	40021c00 	.word	0x40021c00
 800173c:	40020800 	.word	0x40020800

08001740 <HAL_MspInit>:
{
 8001740:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8001742:	4b0a      	ldr	r3, [pc, #40]	; (800176c <HAL_MspInit+0x2c>)
 8001744:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001746:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800174a:	641a      	str	r2, [r3, #64]	; 0x40
 800174c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800174e:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8001752:	9200      	str	r2, [sp, #0]
 8001754:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001756:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001758:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800175c:	645a      	str	r2, [r3, #68]	; 0x44
 800175e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001760:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001764:	9301      	str	r3, [sp, #4]
 8001766:	9b01      	ldr	r3, [sp, #4]
}
 8001768:	b002      	add	sp, #8
 800176a:	4770      	bx	lr
 800176c:	40023800 	.word	0x40023800

08001770 <HAL_DMA2D_MspInit>:
  if(hdma2d->Instance==DMA2D)
 8001770:	6802      	ldr	r2, [r0, #0]
 8001772:	4b0e      	ldr	r3, [pc, #56]	; (80017ac <HAL_DMA2D_MspInit+0x3c>)
 8001774:	429a      	cmp	r2, r3
 8001776:	d000      	beq.n	800177a <HAL_DMA2D_MspInit+0xa>
 8001778:	4770      	bx	lr
{
 800177a:	b500      	push	{lr}
 800177c:	b083      	sub	sp, #12
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800177e:	f5a3 43f0 	sub.w	r3, r3, #30720	; 0x7800
 8001782:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001784:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001788:	631a      	str	r2, [r3, #48]	; 0x30
 800178a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001790:	9301      	str	r3, [sp, #4]
 8001792:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0);
 8001794:	2200      	movs	r2, #0
 8001796:	4611      	mov	r1, r2
 8001798:	205a      	movs	r0, #90	; 0x5a
 800179a:	f000 f9c5 	bl	8001b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800179e:	205a      	movs	r0, #90	; 0x5a
 80017a0:	f000 f9f8 	bl	8001b94 <HAL_NVIC_EnableIRQ>
}
 80017a4:	b003      	add	sp, #12
 80017a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80017aa:	bf00      	nop
 80017ac:	4002b000 	.word	0x4002b000

080017b0 <HAL_I2C_MspInit>:
{
 80017b0:	b510      	push	{r4, lr}
 80017b2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b4:	2300      	movs	r3, #0
 80017b6:	9303      	str	r3, [sp, #12]
 80017b8:	9304      	str	r3, [sp, #16]
 80017ba:	9305      	str	r3, [sp, #20]
 80017bc:	9306      	str	r3, [sp, #24]
 80017be:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C3)
 80017c0:	6802      	ldr	r2, [r0, #0]
 80017c2:	4b14      	ldr	r3, [pc, #80]	; (8001814 <HAL_I2C_MspInit+0x64>)
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d001      	beq.n	80017cc <HAL_I2C_MspInit+0x1c>
}
 80017c8:	b008      	add	sp, #32
 80017ca:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80017cc:	4c12      	ldr	r4, [pc, #72]	; (8001818 <HAL_I2C_MspInit+0x68>)
 80017ce:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80017d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017d4:	6323      	str	r3, [r4, #48]	; 0x30
 80017d6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80017d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017dc:	9301      	str	r3, [sp, #4]
 80017de:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 80017e0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80017e4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017e6:	2312      	movs	r3, #18
 80017e8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ea:	2301      	movs	r3, #1
 80017ec:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ee:	2303      	movs	r3, #3
 80017f0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80017f2:	2304      	movs	r3, #4
 80017f4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80017f6:	a903      	add	r1, sp, #12
 80017f8:	4808      	ldr	r0, [pc, #32]	; (800181c <HAL_I2C_MspInit+0x6c>)
 80017fa:	f000 fb57 	bl	8001eac <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80017fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001800:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001804:	6423      	str	r3, [r4, #64]	; 0x40
 8001806:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001808:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800180c:	9302      	str	r3, [sp, #8]
 800180e:	9b02      	ldr	r3, [sp, #8]
}
 8001810:	e7da      	b.n	80017c8 <HAL_I2C_MspInit+0x18>
 8001812:	bf00      	nop
 8001814:	40005c00 	.word	0x40005c00
 8001818:	40023800 	.word	0x40023800
 800181c:	40021c00 	.word	0x40021c00

08001820 <HAL_LTDC_MspInit>:
{
 8001820:	b570      	push	{r4, r5, r6, lr}
 8001822:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001824:	2300      	movs	r3, #0
 8001826:	9307      	str	r3, [sp, #28]
 8001828:	9308      	str	r3, [sp, #32]
 800182a:	9309      	str	r3, [sp, #36]	; 0x24
 800182c:	930a      	str	r3, [sp, #40]	; 0x28
 800182e:	930b      	str	r3, [sp, #44]	; 0x2c
  if(hltdc->Instance==LTDC)
 8001830:	6802      	ldr	r2, [r0, #0]
 8001832:	4b3e      	ldr	r3, [pc, #248]	; (800192c <HAL_LTDC_MspInit+0x10c>)
 8001834:	429a      	cmp	r2, r3
 8001836:	d001      	beq.n	800183c <HAL_LTDC_MspInit+0x1c>
}
 8001838:	b00c      	add	sp, #48	; 0x30
 800183a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_LTDC_CLK_ENABLE();
 800183c:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
 8001840:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001842:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001846:	645a      	str	r2, [r3, #68]	; 0x44
 8001848:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800184a:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 800184e:	9201      	str	r2, [sp, #4]
 8001850:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001852:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001854:	f042 0210 	orr.w	r2, r2, #16
 8001858:	631a      	str	r2, [r3, #48]	; 0x30
 800185a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800185c:	f002 0210 	and.w	r2, r2, #16
 8001860:	9202      	str	r2, [sp, #8]
 8001862:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001864:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001866:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800186a:	631a      	str	r2, [r3, #48]	; 0x30
 800186c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800186e:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001872:	9203      	str	r2, [sp, #12]
 8001874:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8001876:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001878:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800187c:	631a      	str	r2, [r3, #48]	; 0x30
 800187e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001880:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8001884:	9204      	str	r2, [sp, #16]
 8001886:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001888:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800188a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800188e:	631a      	str	r2, [r3, #48]	; 0x30
 8001890:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001892:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8001896:	9205      	str	r2, [sp, #20]
 8001898:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800189a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800189c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80018a0:	631a      	str	r2, [r3, #48]	; 0x30
 80018a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018a8:	9306      	str	r3, [sp, #24]
 80018aa:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80018ac:	2310      	movs	r3, #16
 80018ae:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b0:	2502      	movs	r5, #2
 80018b2:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80018b4:	260e      	movs	r6, #14
 80018b6:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80018b8:	a907      	add	r1, sp, #28
 80018ba:	481d      	ldr	r0, [pc, #116]	; (8001930 <HAL_LTDC_MspInit+0x110>)
 80018bc:	f000 faf6 	bl	8001eac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80018c0:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80018c4:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c6:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	2400      	movs	r4, #0
 80018ca:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018cc:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80018ce:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80018d0:	a907      	add	r1, sp, #28
 80018d2:	4818      	ldr	r0, [pc, #96]	; (8001934 <HAL_LTDC_MspInit+0x114>)
 80018d4:	f000 faea 	bl	8001eac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80018d8:	23f7      	movs	r3, #247	; 0xf7
 80018da:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018dc:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e0:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80018e2:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80018e4:	a907      	add	r1, sp, #28
 80018e6:	4814      	ldr	r0, [pc, #80]	; (8001938 <HAL_LTDC_MspInit+0x118>)
 80018e8:	f000 fae0 	bl	8001eac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_B4_Pin;
 80018ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018f0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f2:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f4:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f6:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80018f8:	2309      	movs	r3, #9
 80018fa:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 80018fc:	a907      	add	r1, sp, #28
 80018fe:	480f      	ldr	r0, [pc, #60]	; (800193c <HAL_LTDC_MspInit+0x11c>)
 8001900:	f000 fad4 	bl	8001eac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8001904:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8001908:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190a:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190e:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001910:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001912:	a907      	add	r1, sp, #28
 8001914:	480a      	ldr	r0, [pc, #40]	; (8001940 <HAL_LTDC_MspInit+0x120>)
 8001916:	f000 fac9 	bl	8001eac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 800191a:	4622      	mov	r2, r4
 800191c:	4621      	mov	r1, r4
 800191e:	2058      	movs	r0, #88	; 0x58
 8001920:	f000 f902 	bl	8001b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001924:	2058      	movs	r0, #88	; 0x58
 8001926:	f000 f935 	bl	8001b94 <HAL_NVIC_EnableIRQ>
}
 800192a:	e785      	b.n	8001838 <HAL_LTDC_MspInit+0x18>
 800192c:	40016800 	.word	0x40016800
 8001930:	40021000 	.word	0x40021000
 8001934:	40022400 	.word	0x40022400
 8001938:	40022800 	.word	0x40022800
 800193c:	40021800 	.word	0x40021800
 8001940:	40022000 	.word	0x40022000

08001944 <HAL_RTC_MspInit>:
  if(hrtc->Instance==RTC)
 8001944:	6802      	ldr	r2, [r0, #0]
 8001946:	4b05      	ldr	r3, [pc, #20]	; (800195c <HAL_RTC_MspInit+0x18>)
 8001948:	429a      	cmp	r2, r3
 800194a:	d000      	beq.n	800194e <HAL_RTC_MspInit+0xa>
}
 800194c:	4770      	bx	lr
    __HAL_RCC_RTC_ENABLE();
 800194e:	4a04      	ldr	r2, [pc, #16]	; (8001960 <HAL_RTC_MspInit+0x1c>)
 8001950:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001952:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001956:	6713      	str	r3, [r2, #112]	; 0x70
}
 8001958:	e7f8      	b.n	800194c <HAL_RTC_MspInit+0x8>
 800195a:	bf00      	nop
 800195c:	40002800 	.word	0x40002800
 8001960:	40023800 	.word	0x40023800

08001964 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001964:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001966:	f7ff fe7d 	bl	8001664 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800196a:	bd08      	pop	{r3, pc}

0800196c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800196c:	b500      	push	{lr}
 800196e:	b089      	sub	sp, #36	; 0x24
 8001970:	4601      	mov	r1, r0
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001972:	2200      	movs	r2, #0
 8001974:	2036      	movs	r0, #54	; 0x36
 8001976:	f000 f8d7 	bl	8001b28 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800197a:	2036      	movs	r0, #54	; 0x36
 800197c:	f000 f90a 	bl	8001b94 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001980:	4b15      	ldr	r3, [pc, #84]	; (80019d8 <HAL_InitTick+0x6c>)
 8001982:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001984:	f042 0210 	orr.w	r2, r2, #16
 8001988:	641a      	str	r2, [r3, #64]	; 0x40
 800198a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198c:	f003 0310 	and.w	r3, r3, #16
 8001990:	9301      	str	r3, [sp, #4]
 8001992:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001994:	a902      	add	r1, sp, #8
 8001996:	a803      	add	r0, sp, #12
 8001998:	f001 f9d2 	bl	8002d40 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800199c:	f001 f9c0 	bl	8002d20 <HAL_RCC_GetPCLK1Freq>
 80019a0:	0043      	lsls	r3, r0, #1
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019a2:	480e      	ldr	r0, [pc, #56]	; (80019dc <HAL_InitTick+0x70>)
 80019a4:	fba0 2303 	umull	r2, r3, r0, r3
 80019a8:	0c9b      	lsrs	r3, r3, #18
 80019aa:	3b01      	subs	r3, #1

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80019ac:	480c      	ldr	r0, [pc, #48]	; (80019e0 <HAL_InitTick+0x74>)
 80019ae:	4a0d      	ldr	r2, [pc, #52]	; (80019e4 <HAL_InitTick+0x78>)
 80019b0:	6002      	str	r2, [r0, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80019b2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80019b6:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80019b8:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 80019ba:	2300      	movs	r3, #0
 80019bc:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019be:	6083      	str	r3, [r0, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80019c0:	f002 f8ea 	bl	8003b98 <HAL_TIM_Base_Init>
 80019c4:	b118      	cbz	r0, 80019ce <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
  }

  /* Return function status */
  return HAL_ERROR;
 80019c6:	2001      	movs	r0, #1
}
 80019c8:	b009      	add	sp, #36	; 0x24
 80019ca:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim6);
 80019ce:	4804      	ldr	r0, [pc, #16]	; (80019e0 <HAL_InitTick+0x74>)
 80019d0:	f001 ff40 	bl	8003854 <HAL_TIM_Base_Start_IT>
 80019d4:	e7f8      	b.n	80019c8 <HAL_InitTick+0x5c>
 80019d6:	bf00      	nop
 80019d8:	40023800 	.word	0x40023800
 80019dc:	431bde83 	.word	0x431bde83
 80019e0:	2003fe5c 	.word	0x2003fe5c
 80019e4:	40001000 	.word	0x40001000

080019e8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019e8:	e7fe      	b.n	80019e8 <NMI_Handler>

080019ea <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ea:	e7fe      	b.n	80019ea <HardFault_Handler>

080019ec <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019ec:	e7fe      	b.n	80019ec <MemManage_Handler>

080019ee <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019ee:	e7fe      	b.n	80019ee <BusFault_Handler>

080019f0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019f0:	e7fe      	b.n	80019f0 <UsageFault_Handler>

080019f2 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019f2:	4770      	bx	lr

080019f4 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019f4:	4770      	bx	lr

080019f6 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019f6:	4770      	bx	lr

080019f8 <SysTick_Handler>:
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019f8:	4770      	bx	lr
	...

080019fc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80019fc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80019fe:	4802      	ldr	r0, [pc, #8]	; (8001a08 <TIM6_DAC_IRQHandler+0xc>)
 8001a00:	f001 ff74 	bl	80038ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a04:	bd08      	pop	{r3, pc}
 8001a06:	bf00      	nop
 8001a08:	2003fe5c 	.word	0x2003fe5c

08001a0c <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001a0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001a0e:	4802      	ldr	r0, [pc, #8]	; (8001a18 <LTDC_IRQHandler+0xc>)
 8001a10:	f000 fd55 	bl	80024be <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8001a14:	bd08      	pop	{r3, pc}
 8001a16:	bf00      	nop
 8001a18:	2003fd5c 	.word	0x2003fd5c

08001a1c <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001a1c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8001a1e:	4802      	ldr	r0, [pc, #8]	; (8001a28 <DMA2D_IRQHandler+0xc>)
 8001a20:	f000 f944 	bl	8001cac <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001a24:	bd08      	pop	{r3, pc}
 8001a26:	bf00      	nop
 8001a28:	2003fcd0 	.word	0x2003fcd0

08001a2c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a2c:	4a03      	ldr	r2, [pc, #12]	; (8001a3c <SystemInit+0x10>)
 8001a2e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001a32:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a36:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a3a:	4770      	bx	lr
 8001a3c:	e000ed00 	.word	0xe000ed00

08001a40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a78 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a44:	480d      	ldr	r0, [pc, #52]	; (8001a7c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a46:	490e      	ldr	r1, [pc, #56]	; (8001a80 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a48:	4a0e      	ldr	r2, [pc, #56]	; (8001a84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a4c:	e002      	b.n	8001a54 <LoopCopyDataInit>

08001a4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a52:	3304      	adds	r3, #4

08001a54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a58:	d3f9      	bcc.n	8001a4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a5a:	4a0b      	ldr	r2, [pc, #44]	; (8001a88 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a5c:	4c0b      	ldr	r4, [pc, #44]	; (8001a8c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a60:	e001      	b.n	8001a66 <LoopFillZerobss>

08001a62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a64:	3204      	adds	r2, #4

08001a66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a68:	d3fb      	bcc.n	8001a62 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a6a:	f7ff ffdf 	bl	8001a2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a6e:	f002 f955 	bl	8003d1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a72:	f7ff fddd 	bl	8001630 <main>
  bx  lr    
 8001a76:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a78:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001a7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a80:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001a84:	08005aa0 	.word	0x08005aa0
  ldr r2, =_sbss
 8001a88:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001a8c:	2003feac 	.word	0x2003feac

08001a90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a90:	e7fe      	b.n	8001a90 <ADC_IRQHandler>
	...

08001a94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a94:	b508      	push	{r3, lr}
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
 8001a96:	4a07      	ldr	r2, [pc, #28]	; (8001ab4 <HAL_Init+0x20>)
 8001a98:	6813      	ldr	r3, [r2, #0]
 8001a9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a9e:	6013      	str	r3, [r2, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aa0:	2003      	movs	r0, #3
 8001aa2:	f000 f82f 	bl	8001b04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aa6:	2000      	movs	r0, #0
 8001aa8:	f7ff ff60 	bl	800196c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001aac:	f7ff fe48 	bl	8001740 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	bd08      	pop	{r3, pc}
 8001ab4:	40023c00 	.word	0x40023c00

08001ab8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001ab8:	4a03      	ldr	r2, [pc, #12]	; (8001ac8 <HAL_IncTick+0x10>)
 8001aba:	6811      	ldr	r1, [r2, #0]
 8001abc:	4b03      	ldr	r3, [pc, #12]	; (8001acc <HAL_IncTick+0x14>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	440b      	add	r3, r1
 8001ac2:	6013      	str	r3, [r2, #0]
}
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	2003fea8 	.word	0x2003fea8
 8001acc:	20000004 	.word	0x20000004

08001ad0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001ad0:	4b01      	ldr	r3, [pc, #4]	; (8001ad8 <HAL_GetTick+0x8>)
 8001ad2:	6818      	ldr	r0, [r3, #0]
}
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	2003fea8 	.word	0x2003fea8

08001adc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001adc:	b538      	push	{r3, r4, r5, lr}
 8001ade:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001ae0:	f7ff fff6 	bl	8001ad0 <HAL_GetTick>
 8001ae4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ae6:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001aea:	d002      	beq.n	8001af2 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8001aec:	4b04      	ldr	r3, [pc, #16]	; (8001b00 <HAL_Delay+0x24>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001af2:	f7ff ffed 	bl	8001ad0 <HAL_GetTick>
 8001af6:	1b40      	subs	r0, r0, r5
 8001af8:	42a0      	cmp	r0, r4
 8001afa:	d3fa      	bcc.n	8001af2 <HAL_Delay+0x16>
  {
  }
}
 8001afc:	bd38      	pop	{r3, r4, r5, pc}
 8001afe:	bf00      	nop
 8001b00:	20000004 	.word	0x20000004

08001b04 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b04:	4906      	ldr	r1, [pc, #24]	; (8001b20 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8001b06:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b08:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b0c:	041b      	lsls	r3, r3, #16
 8001b0e:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b10:	0200      	lsls	r0, r0, #8
 8001b12:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b16:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001b18:	4a02      	ldr	r2, [pc, #8]	; (8001b24 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001b1a:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8001b1c:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001b1e:	4770      	bx	lr
 8001b20:	e000ed00 	.word	0xe000ed00
 8001b24:	05fa0000 	.word	0x05fa0000

08001b28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b28:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b2a:	4b17      	ldr	r3, [pc, #92]	; (8001b88 <HAL_NVIC_SetPriority+0x60>)
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b32:	f1c3 0c07 	rsb	ip, r3, #7
 8001b36:	f1bc 0f04 	cmp.w	ip, #4
 8001b3a:	bf28      	it	cs
 8001b3c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b40:	f103 0e04 	add.w	lr, r3, #4
 8001b44:	f1be 0f06 	cmp.w	lr, #6
 8001b48:	d914      	bls.n	8001b74 <HAL_NVIC_SetPriority+0x4c>
 8001b4a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b4c:	f04f 3eff 	mov.w	lr, #4294967295
 8001b50:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001b54:	ea21 010c 	bic.w	r1, r1, ip
 8001b58:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b5a:	fa0e f303 	lsl.w	r3, lr, r3
 8001b5e:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b62:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001b64:	2800      	cmp	r0, #0
 8001b66:	db07      	blt.n	8001b78 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b68:	0109      	lsls	r1, r1, #4
 8001b6a:	b2c9      	uxtb	r1, r1
 8001b6c:	4b07      	ldr	r3, [pc, #28]	; (8001b8c <HAL_NVIC_SetPriority+0x64>)
 8001b6e:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001b70:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b74:	2300      	movs	r3, #0
 8001b76:	e7e9      	b.n	8001b4c <HAL_NVIC_SetPriority+0x24>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b78:	f000 000f 	and.w	r0, r0, #15
 8001b7c:	0109      	lsls	r1, r1, #4
 8001b7e:	b2c9      	uxtb	r1, r1
 8001b80:	4b03      	ldr	r3, [pc, #12]	; (8001b90 <HAL_NVIC_SetPriority+0x68>)
 8001b82:	5419      	strb	r1, [r3, r0]
 8001b84:	e7f4      	b.n	8001b70 <HAL_NVIC_SetPriority+0x48>
 8001b86:	bf00      	nop
 8001b88:	e000ed00 	.word	0xe000ed00
 8001b8c:	e000e400 	.word	0xe000e400
 8001b90:	e000ed14 	.word	0xe000ed14

08001b94 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001b94:	2800      	cmp	r0, #0
 8001b96:	db07      	blt.n	8001ba8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b98:	f000 021f 	and.w	r2, r0, #31
 8001b9c:	0940      	lsrs	r0, r0, #5
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	4093      	lsls	r3, r2
 8001ba2:	4a02      	ldr	r2, [pc, #8]	; (8001bac <HAL_NVIC_EnableIRQ+0x18>)
 8001ba4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	e000e100 	.word	0xe000e100

08001bb0 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001bb0:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001bb4:	4b04      	ldr	r3, [pc, #16]	; (8001bc8 <HAL_MPU_Disable+0x18>)
 8001bb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bb8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001bbc:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001bcc:	f040 0001 	orr.w	r0, r0, #1
 8001bd0:	4b05      	ldr	r3, [pc, #20]	; (8001be8 <HAL_MPU_Enable+0x1c>)
 8001bd2:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001bd6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bd8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001bdc:	625a      	str	r2, [r3, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001bde:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001be2:	f3bf 8f6f 	isb	sy
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001be6:	4770      	bx	lr
 8001be8:	e000ed00 	.word	0xe000ed00

08001bec <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001bec:	7842      	ldrb	r2, [r0, #1]
 8001bee:	4b16      	ldr	r3, [pc, #88]	; (8001c48 <HAL_MPU_ConfigRegion+0x5c>)
 8001bf0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

  if ((MPU_Init->Enable) != RESET)
 8001bf4:	7803      	ldrb	r3, [r0, #0]
 8001bf6:	b1fb      	cbz	r3, 8001c38 <HAL_MPU_ConfigRegion+0x4c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8001bf8:	6843      	ldr	r3, [r0, #4]
 8001bfa:	4a13      	ldr	r2, [pc, #76]	; (8001c48 <HAL_MPU_ConfigRegion+0x5c>)
 8001bfc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c00:	7b01      	ldrb	r1, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001c02:	7ac3      	ldrb	r3, [r0, #11]
 8001c04:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c06:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001c0a:	7a81      	ldrb	r1, [r0, #10]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001c0c:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001c10:	7b41      	ldrb	r1, [r0, #13]
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001c12:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001c16:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001c18:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001c1c:	7bc1      	ldrb	r1, [r0, #15]
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001c1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001c22:	7a41      	ldrb	r1, [r0, #9]
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001c24:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001c28:	7a01      	ldrb	r1, [r0, #8]
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001c2a:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001c2e:	7801      	ldrb	r1, [r0, #0]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001c30:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c32:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
 8001c36:	4770      	bx	lr
  }
  else
  {
    MPU->RBAR = 0x00;
 8001c38:	4b03      	ldr	r3, [pc, #12]	; (8001c48 <HAL_MPU_ConfigRegion+0x5c>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    MPU->RASR = 0x00;
 8001c40:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  }
}
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	e000ed00 	.word	0xe000ed00

08001c4c <HAL_DMA2D_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8001c4c:	b338      	cbz	r0, 8001c9e <HAL_DMA2D_Init+0x52>
{
 8001c4e:	b510      	push	{r4, lr}
 8001c50:	4604      	mov	r4, r0

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8001c52:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001c56:	b1eb      	cbz	r3, 8001c94 <HAL_DMA2D_Init+0x48>
    HAL_DMA2D_MspInit(hdma2d);
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8001c5e:	6822      	ldr	r2, [r4, #0]
 8001c60:	6813      	ldr	r3, [r2, #0]
 8001c62:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001c66:	6861      	ldr	r1, [r4, #4]
 8001c68:	430b      	orrs	r3, r1
 8001c6a:	6013      	str	r3, [r2, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8001c6c:	6822      	ldr	r2, [r4, #0]
 8001c6e:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8001c70:	f023 0307 	bic.w	r3, r3, #7
 8001c74:	68a1      	ldr	r1, [r4, #8]
 8001c76:	430b      	orrs	r3, r1
 8001c78:	6353      	str	r3, [r2, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8001c7a:	6822      	ldr	r2, [r4, #0]
 8001c7c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001c7e:	4b09      	ldr	r3, [pc, #36]	; (8001ca4 <HAL_DMA2D_Init+0x58>)
 8001c80:	400b      	ands	r3, r1
 8001c82:	68e1      	ldr	r1, [r4, #12]
 8001c84:	430b      	orrs	r3, r1
 8001c86:	6413      	str	r3, [r2, #64]	; 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8001c88:	2000      	movs	r0, #0
 8001c8a:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  return HAL_OK;
}
 8001c92:	bd10      	pop	{r4, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 8001c94:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_DMA2D_MspInit(hdma2d);
 8001c98:	f7ff fd6a 	bl	8001770 <HAL_DMA2D_MspInit>
 8001c9c:	e7dc      	b.n	8001c58 <HAL_DMA2D_Init+0xc>
    return HAL_ERROR;
 8001c9e:	2001      	movs	r0, #1
}
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	ffffc000 	.word	0xffffc000

08001ca8 <HAL_DMA2D_LineEventCallback>:
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8001ca8:	4770      	bx	lr

08001caa <HAL_DMA2D_CLUTLoadingCpltCallback>:
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8001caa:	4770      	bx	lr

08001cac <HAL_DMA2D_IRQHandler>:
{
 8001cac:	b570      	push	{r4, r5, r6, lr}
 8001cae:	4604      	mov	r4, r0
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8001cb0:	6803      	ldr	r3, [r0, #0]
 8001cb2:	685d      	ldr	r5, [r3, #4]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8001cb4:	681e      	ldr	r6, [r3, #0]
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8001cb6:	f015 0f01 	tst.w	r5, #1
 8001cba:	d016      	beq.n	8001cea <HAL_DMA2D_IRQHandler+0x3e>
    if ((crflags & DMA2D_IT_TE) != 0U)
 8001cbc:	f416 7f80 	tst.w	r6, #256	; 0x100
 8001cc0:	d013      	beq.n	8001cea <HAL_DMA2D_IRQHandler+0x3e>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001cc8:	601a      	str	r2, [r3, #0]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8001cca:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001ccc:	f043 0301 	orr.w	r3, r3, #1
 8001cd0:	63c3      	str	r3, [r0, #60]	; 0x3c
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8001cd2:	6803      	ldr	r3, [r0, #0]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	609a      	str	r2, [r3, #8]
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001cd8:	2304      	movs	r3, #4
 8001cda:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 8001cde:	2300      	movs	r3, #0
 8001ce0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
      if (hdma2d->XferErrorCallback != NULL)
 8001ce4:	6943      	ldr	r3, [r0, #20]
 8001ce6:	b103      	cbz	r3, 8001cea <HAL_DMA2D_IRQHandler+0x3e>
        hdma2d->XferErrorCallback(hdma2d);
 8001ce8:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8001cea:	f015 0f20 	tst.w	r5, #32
 8001cee:	d018      	beq.n	8001d22 <HAL_DMA2D_IRQHandler+0x76>
    if ((crflags & DMA2D_IT_CE) != 0U)
 8001cf0:	f416 5f00 	tst.w	r6, #8192	; 0x2000
 8001cf4:	d015      	beq.n	8001d22 <HAL_DMA2D_IRQHandler+0x76>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8001cf6:	6822      	ldr	r2, [r4, #0]
 8001cf8:	6813      	ldr	r3, [r2, #0]
 8001cfa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001cfe:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8001d00:	6823      	ldr	r3, [r4, #0]
 8001d02:	2220      	movs	r2, #32
 8001d04:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8001d06:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001d08:	f043 0302 	orr.w	r3, r3, #2
 8001d0c:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001d0e:	2304      	movs	r3, #4
 8001d10:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 8001d14:	2300      	movs	r3, #0
 8001d16:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      if (hdma2d->XferErrorCallback != NULL)
 8001d1a:	6963      	ldr	r3, [r4, #20]
 8001d1c:	b10b      	cbz	r3, 8001d22 <HAL_DMA2D_IRQHandler+0x76>
        hdma2d->XferErrorCallback(hdma2d);
 8001d1e:	4620      	mov	r0, r4
 8001d20:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8001d22:	f015 0f08 	tst.w	r5, #8
 8001d26:	d018      	beq.n	8001d5a <HAL_DMA2D_IRQHandler+0xae>
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8001d28:	f416 6f00 	tst.w	r6, #2048	; 0x800
 8001d2c:	d015      	beq.n	8001d5a <HAL_DMA2D_IRQHandler+0xae>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8001d2e:	6822      	ldr	r2, [r4, #0]
 8001d30:	6813      	ldr	r3, [r2, #0]
 8001d32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001d36:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8001d38:	6823      	ldr	r3, [r4, #0]
 8001d3a:	2208      	movs	r2, #8
 8001d3c:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8001d3e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001d40:	f043 0304 	orr.w	r3, r3, #4
 8001d44:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001d46:	2304      	movs	r3, #4
 8001d48:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      if (hdma2d->XferErrorCallback != NULL)
 8001d52:	6963      	ldr	r3, [r4, #20]
 8001d54:	b10b      	cbz	r3, 8001d5a <HAL_DMA2D_IRQHandler+0xae>
        hdma2d->XferErrorCallback(hdma2d);
 8001d56:	4620      	mov	r0, r4
 8001d58:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8001d5a:	f015 0f04 	tst.w	r5, #4
 8001d5e:	d002      	beq.n	8001d66 <HAL_DMA2D_IRQHandler+0xba>
    if ((crflags & DMA2D_IT_TW) != 0U)
 8001d60:	f416 6f80 	tst.w	r6, #1024	; 0x400
 8001d64:	d120      	bne.n	8001da8 <HAL_DMA2D_IRQHandler+0xfc>
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8001d66:	f015 0f02 	tst.w	r5, #2
 8001d6a:	d016      	beq.n	8001d9a <HAL_DMA2D_IRQHandler+0xee>
    if ((crflags & DMA2D_IT_TC) != 0U)
 8001d6c:	f416 7f00 	tst.w	r6, #512	; 0x200
 8001d70:	d013      	beq.n	8001d9a <HAL_DMA2D_IRQHandler+0xee>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8001d72:	6822      	ldr	r2, [r4, #0]
 8001d74:	6813      	ldr	r3, [r2, #0]
 8001d76:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001d7a:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8001d7c:	6823      	ldr	r3, [r4, #0]
 8001d7e:	2202      	movs	r2, #2
 8001d80:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8001d82:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001d84:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8001d86:	2301      	movs	r3, #1
 8001d88:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      if (hdma2d->XferCpltCallback != NULL)
 8001d92:	6923      	ldr	r3, [r4, #16]
 8001d94:	b10b      	cbz	r3, 8001d9a <HAL_DMA2D_IRQHandler+0xee>
        hdma2d->XferCpltCallback(hdma2d);
 8001d96:	4620      	mov	r0, r4
 8001d98:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8001d9a:	f015 0f10 	tst.w	r5, #16
 8001d9e:	d002      	beq.n	8001da6 <HAL_DMA2D_IRQHandler+0xfa>
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8001da0:	f416 5f80 	tst.w	r6, #4096	; 0x1000
 8001da4:	d10c      	bne.n	8001dc0 <HAL_DMA2D_IRQHandler+0x114>
}
 8001da6:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8001da8:	6822      	ldr	r2, [r4, #0]
 8001daa:	6813      	ldr	r3, [r2, #0]
 8001dac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001db0:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8001db2:	6823      	ldr	r3, [r4, #0]
 8001db4:	2204      	movs	r2, #4
 8001db6:	609a      	str	r2, [r3, #8]
      HAL_DMA2D_LineEventCallback(hdma2d);
 8001db8:	4620      	mov	r0, r4
 8001dba:	f7ff ff75 	bl	8001ca8 <HAL_DMA2D_LineEventCallback>
 8001dbe:	e7d2      	b.n	8001d66 <HAL_DMA2D_IRQHandler+0xba>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8001dc0:	6822      	ldr	r2, [r4, #0]
 8001dc2:	6813      	ldr	r3, [r2, #0]
 8001dc4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001dc8:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8001dca:	6823      	ldr	r3, [r4, #0]
 8001dcc:	2210      	movs	r2, #16
 8001dce:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8001dd0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001dd2:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 8001dda:	2300      	movs	r3, #0
 8001ddc:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8001de0:	4620      	mov	r0, r4
 8001de2:	f7ff ff62 	bl	8001caa <HAL_DMA2D_CLUTLoadingCpltCallback>
}
 8001de6:	e7de      	b.n	8001da6 <HAL_DMA2D_IRQHandler+0xfa>

08001de8 <HAL_DMA2D_ConfigLayer>:
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8001de8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d059      	beq.n	8001ea4 <HAL_DMA2D_ConfigLayer+0xbc>
{
 8001df0:	b430      	push	{r4, r5}
  __HAL_LOCK(hdma2d);
 8001df2:	2301      	movs	r3, #1
 8001df4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8001dfe:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 8001e02:	69da      	ldr	r2, [r3, #28]
 8001e04:	1c8b      	adds	r3, r1, #2
 8001e06:	011b      	lsls	r3, r3, #4
 8001e08:	58c3      	ldr	r3, [r0, r3]
 8001e0a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001e0e:	3a09      	subs	r2, #9
 8001e10:	2a01      	cmp	r2, #1
 8001e12:	d91e      	bls.n	8001e52 <HAL_DMA2D_ConfigLayer+0x6a>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8001e14:	1c8a      	adds	r2, r1, #2
 8001e16:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 8001e1a:	6852      	ldr	r2, [r2, #4]
 8001e1c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8001e20:	bb41      	cbnz	r1, 8001e74 <HAL_DMA2D_ConfigLayer+0x8c>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8001e22:	6804      	ldr	r4, [r0, #0]
 8001e24:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8001e26:	4a20      	ldr	r2, [pc, #128]	; (8001ea8 <HAL_DMA2D_ConfigLayer+0xc0>)
 8001e28:	402a      	ands	r2, r5
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	6263      	str	r3, [r4, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8001e2e:	6802      	ldr	r2, [r0, #0]
 8001e30:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 8001e34:	699c      	ldr	r4, [r3, #24]
 8001e36:	6194      	str	r4, [r2, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001e38:	69db      	ldr	r3, [r3, #28]
 8001e3a:	3b09      	subs	r3, #9
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d910      	bls.n	8001e62 <HAL_DMA2D_ConfigLayer+0x7a>
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8001e40:	2301      	movs	r3, #1
 8001e42:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8001e46:	2300      	movs	r3, #0
 8001e48:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 8001e4c:	4618      	mov	r0, r3
}
 8001e4e:	bc30      	pop	{r4, r5}
 8001e50:	4770      	bx	lr
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8001e52:	1c8a      	adds	r2, r1, #2
 8001e54:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 8001e58:	6852      	ldr	r2, [r2, #4]
 8001e5a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	e7de      	b.n	8001e20 <HAL_DMA2D_ConfigLayer+0x38>
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8001e62:	3102      	adds	r1, #2
 8001e64:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8001e68:	684b      	ldr	r3, [r1, #4]
 8001e6a:	6802      	ldr	r2, [r0, #0]
 8001e6c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001e70:	6293      	str	r3, [r2, #40]	; 0x28
 8001e72:	e7e5      	b.n	8001e40 <HAL_DMA2D_ConfigLayer+0x58>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8001e74:	6804      	ldr	r4, [r0, #0]
 8001e76:	69e5      	ldr	r5, [r4, #28]
 8001e78:	4a0b      	ldr	r2, [pc, #44]	; (8001ea8 <HAL_DMA2D_ConfigLayer+0xc0>)
 8001e7a:	402a      	ands	r2, r5
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	61e3      	str	r3, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8001e80:	6802      	ldr	r2, [r0, #0]
 8001e82:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 8001e86:	699c      	ldr	r4, [r3, #24]
 8001e88:	6114      	str	r4, [r2, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001e8a:	69db      	ldr	r3, [r3, #28]
 8001e8c:	3b09      	subs	r3, #9
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d8d6      	bhi.n	8001e40 <HAL_DMA2D_ConfigLayer+0x58>
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8001e92:	3102      	adds	r1, #2
 8001e94:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8001e98:	684b      	ldr	r3, [r1, #4]
 8001e9a:	6802      	ldr	r2, [r0, #0]
 8001e9c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001ea0:	6213      	str	r3, [r2, #32]
 8001ea2:	e7cd      	b.n	8001e40 <HAL_DMA2D_ConfigLayer+0x58>
  __HAL_LOCK(hdma2d);
 8001ea4:	2002      	movs	r0, #2
}
 8001ea6:	4770      	bx	lr
 8001ea8:	00fcfff0 	.word	0x00fcfff0

08001eac <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001eac:	2300      	movs	r3, #0
 8001eae:	2b0f      	cmp	r3, #15
 8001eb0:	f200 80e4 	bhi.w	800207c <HAL_GPIO_Init+0x1d0>
{
 8001eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	e03a      	b.n	8001f30 <HAL_GPIO_Init+0x84>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001eba:	2209      	movs	r2, #9
 8001ebc:	e000      	b.n	8001ec0 <HAL_GPIO_Init+0x14>
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	40aa      	lsls	r2, r5
 8001ec2:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8001ec4:	3402      	adds	r4, #2
 8001ec6:	4d6e      	ldr	r5, [pc, #440]	; (8002080 <HAL_GPIO_Init+0x1d4>)
 8001ec8:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ecc:	4a6d      	ldr	r2, [pc, #436]	; (8002084 <HAL_GPIO_Init+0x1d8>)
 8001ece:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001ed0:	ea6f 020c 	mvn.w	r2, ip
 8001ed4:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ed8:	684e      	ldr	r6, [r1, #4]
 8001eda:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 8001ede:	d001      	beq.n	8001ee4 <HAL_GPIO_Init+0x38>
        {
          temp |= iocurrent;
 8001ee0:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->IMR = temp;
 8001ee4:	4c67      	ldr	r4, [pc, #412]	; (8002084 <HAL_GPIO_Init+0x1d8>)
 8001ee6:	6025      	str	r5, [r4, #0]

        temp = EXTI->EMR;
 8001ee8:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8001eea:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001eee:	684e      	ldr	r6, [r1, #4]
 8001ef0:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 8001ef4:	d001      	beq.n	8001efa <HAL_GPIO_Init+0x4e>
        {
          temp |= iocurrent;
 8001ef6:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8001efa:	4c62      	ldr	r4, [pc, #392]	; (8002084 <HAL_GPIO_Init+0x1d8>)
 8001efc:	6065      	str	r5, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001efe:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8001f00:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f04:	684e      	ldr	r6, [r1, #4]
 8001f06:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
 8001f0a:	d001      	beq.n	8001f10 <HAL_GPIO_Init+0x64>
        {
          temp |= iocurrent;
 8001f0c:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8001f10:	4c5c      	ldr	r4, [pc, #368]	; (8002084 <HAL_GPIO_Init+0x1d8>)
 8001f12:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8001f14:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8001f16:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f18:	684d      	ldr	r5, [r1, #4]
 8001f1a:	f415 1f00 	tst.w	r5, #2097152	; 0x200000
 8001f1e:	d001      	beq.n	8001f24 <HAL_GPIO_Init+0x78>
        {
          temp |= iocurrent;
 8001f20:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->FTSR = temp;
 8001f24:	4c57      	ldr	r4, [pc, #348]	; (8002084 <HAL_GPIO_Init+0x1d8>)
 8001f26:	60e2      	str	r2, [r4, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001f28:	3301      	adds	r3, #1
 8001f2a:	2b0f      	cmp	r3, #15
 8001f2c:	f200 80a4 	bhi.w	8002078 <HAL_GPIO_Init+0x1cc>
    ioposition = ((uint32_t)0x01) << position;
 8001f30:	2201      	movs	r2, #1
 8001f32:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f34:	680c      	ldr	r4, [r1, #0]
 8001f36:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8001f3a:	ea32 0404 	bics.w	r4, r2, r4
 8001f3e:	d1f3      	bne.n	8001f28 <HAL_GPIO_Init+0x7c>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f40:	684c      	ldr	r4, [r1, #4]
 8001f42:	1e65      	subs	r5, r4, #1
 8001f44:	2c11      	cmp	r4, #17
 8001f46:	bf18      	it	ne
 8001f48:	2d01      	cmpne	r5, #1
 8001f4a:	d901      	bls.n	8001f50 <HAL_GPIO_Init+0xa4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f4c:	2c12      	cmp	r4, #18
 8001f4e:	d112      	bne.n	8001f76 <HAL_GPIO_Init+0xca>
        temp = GPIOx->OSPEEDR; 
 8001f50:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001f52:	005e      	lsls	r6, r3, #1
 8001f54:	2403      	movs	r4, #3
 8001f56:	40b4      	lsls	r4, r6
 8001f58:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8001f5c:	68cc      	ldr	r4, [r1, #12]
 8001f5e:	40b4      	lsls	r4, r6
 8001f60:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8001f62:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8001f64:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f66:	ea25 0502 	bic.w	r5, r5, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001f6a:	684c      	ldr	r4, [r1, #4]
 8001f6c:	f3c4 1200 	ubfx	r2, r4, #4, #1
 8001f70:	409a      	lsls	r2, r3
 8001f72:	432a      	orrs	r2, r5
        GPIOx->OTYPER = temp;
 8001f74:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8001f76:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001f78:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001f7c:	2403      	movs	r4, #3
 8001f7e:	fa04 f40e 	lsl.w	r4, r4, lr
 8001f82:	43e2      	mvns	r2, r4
 8001f84:	ea25 0504 	bic.w	r5, r5, r4
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001f88:	688c      	ldr	r4, [r1, #8]
 8001f8a:	fa04 f40e 	lsl.w	r4, r4, lr
 8001f8e:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8001f90:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f92:	684c      	ldr	r4, [r1, #4]
 8001f94:	2c12      	cmp	r4, #18
 8001f96:	bf18      	it	ne
 8001f98:	2c02      	cmpne	r4, #2
 8001f9a:	d10f      	bne.n	8001fbc <HAL_GPIO_Init+0x110>
        temp = GPIOx->AFR[position >> 3];
 8001f9c:	08dd      	lsrs	r5, r3, #3
 8001f9e:	3508      	adds	r5, #8
 8001fa0:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001fa4:	f003 0407 	and.w	r4, r3, #7
 8001fa8:	00a6      	lsls	r6, r4, #2
 8001faa:	240f      	movs	r4, #15
 8001fac:	40b4      	lsls	r4, r6
 8001fae:	ea27 0704 	bic.w	r7, r7, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001fb2:	690c      	ldr	r4, [r1, #16]
 8001fb4:	40b4      	lsls	r4, r6
 8001fb6:	433c      	orrs	r4, r7
        GPIOx->AFR[position >> 3] = temp;
 8001fb8:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
      temp = GPIOx->MODER;
 8001fbc:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001fbe:	4014      	ands	r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001fc0:	684a      	ldr	r2, [r1, #4]
 8001fc2:	f002 0203 	and.w	r2, r2, #3
 8001fc6:	fa02 f20e 	lsl.w	r2, r2, lr
 8001fca:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8001fcc:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fce:	684a      	ldr	r2, [r1, #4]
 8001fd0:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8001fd4:	d0a8      	beq.n	8001f28 <HAL_GPIO_Init+0x7c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fd6:	4a2c      	ldr	r2, [pc, #176]	; (8002088 <HAL_GPIO_Init+0x1dc>)
 8001fd8:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8001fda:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8001fde:	6454      	str	r4, [r2, #68]	; 0x44
 8001fe0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001fe2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001fe6:	9201      	str	r2, [sp, #4]
 8001fe8:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8001fea:	089c      	lsrs	r4, r3, #2
 8001fec:	1ca5      	adds	r5, r4, #2
 8001fee:	4a24      	ldr	r2, [pc, #144]	; (8002080 <HAL_GPIO_Init+0x1d4>)
 8001ff0:	f852 6025 	ldr.w	r6, [r2, r5, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001ff4:	f003 0203 	and.w	r2, r3, #3
 8001ff8:	0095      	lsls	r5, r2, #2
 8001ffa:	220f      	movs	r2, #15
 8001ffc:	40aa      	lsls	r2, r5
 8001ffe:	ea26 0602 	bic.w	r6, r6, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002002:	4a22      	ldr	r2, [pc, #136]	; (800208c <HAL_GPIO_Init+0x1e0>)
 8002004:	4290      	cmp	r0, r2
 8002006:	f43f af5a 	beq.w	8001ebe <HAL_GPIO_Init+0x12>
 800200a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800200e:	4290      	cmp	r0, r2
 8002010:	d022      	beq.n	8002058 <HAL_GPIO_Init+0x1ac>
 8002012:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002016:	4290      	cmp	r0, r2
 8002018:	d020      	beq.n	800205c <HAL_GPIO_Init+0x1b0>
 800201a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800201e:	4290      	cmp	r0, r2
 8002020:	d01e      	beq.n	8002060 <HAL_GPIO_Init+0x1b4>
 8002022:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002026:	4290      	cmp	r0, r2
 8002028:	d01c      	beq.n	8002064 <HAL_GPIO_Init+0x1b8>
 800202a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800202e:	4290      	cmp	r0, r2
 8002030:	d01a      	beq.n	8002068 <HAL_GPIO_Init+0x1bc>
 8002032:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002036:	4290      	cmp	r0, r2
 8002038:	d018      	beq.n	800206c <HAL_GPIO_Init+0x1c0>
 800203a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800203e:	4290      	cmp	r0, r2
 8002040:	d016      	beq.n	8002070 <HAL_GPIO_Init+0x1c4>
 8002042:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002046:	4290      	cmp	r0, r2
 8002048:	d014      	beq.n	8002074 <HAL_GPIO_Init+0x1c8>
 800204a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800204e:	4290      	cmp	r0, r2
 8002050:	f43f af33 	beq.w	8001eba <HAL_GPIO_Init+0xe>
 8002054:	220a      	movs	r2, #10
 8002056:	e733      	b.n	8001ec0 <HAL_GPIO_Init+0x14>
 8002058:	2201      	movs	r2, #1
 800205a:	e731      	b.n	8001ec0 <HAL_GPIO_Init+0x14>
 800205c:	2202      	movs	r2, #2
 800205e:	e72f      	b.n	8001ec0 <HAL_GPIO_Init+0x14>
 8002060:	2203      	movs	r2, #3
 8002062:	e72d      	b.n	8001ec0 <HAL_GPIO_Init+0x14>
 8002064:	2204      	movs	r2, #4
 8002066:	e72b      	b.n	8001ec0 <HAL_GPIO_Init+0x14>
 8002068:	2205      	movs	r2, #5
 800206a:	e729      	b.n	8001ec0 <HAL_GPIO_Init+0x14>
 800206c:	2206      	movs	r2, #6
 800206e:	e727      	b.n	8001ec0 <HAL_GPIO_Init+0x14>
 8002070:	2207      	movs	r2, #7
 8002072:	e725      	b.n	8001ec0 <HAL_GPIO_Init+0x14>
 8002074:	2208      	movs	r2, #8
 8002076:	e723      	b.n	8001ec0 <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 8002078:	b003      	add	sp, #12
 800207a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	40013800 	.word	0x40013800
 8002084:	40013c00 	.word	0x40013c00
 8002088:	40023800 	.word	0x40023800
 800208c:	40020000 	.word	0x40020000

08002090 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002090:	b10a      	cbz	r2, 8002096 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002092:	6181      	str	r1, [r0, #24]
 8002094:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002096:	0409      	lsls	r1, r1, #16
 8002098:	6181      	str	r1, [r0, #24]
  }
}
 800209a:	4770      	bx	lr

0800209c <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800209c:	2800      	cmp	r0, #0
 800209e:	d057      	beq.n	8002150 <HAL_I2C_Init+0xb4>
{
 80020a0:	b510      	push	{r4, lr}
 80020a2:	4604      	mov	r4, r0
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020a4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d041      	beq.n	8002130 <HAL_I2C_Init+0x94>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020ac:	2324      	movs	r3, #36	; 0x24
 80020ae:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020b2:	6822      	ldr	r2, [r4, #0]
 80020b4:	6813      	ldr	r3, [r2, #0]
 80020b6:	f023 0301 	bic.w	r3, r3, #1
 80020ba:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80020bc:	6863      	ldr	r3, [r4, #4]
 80020be:	6822      	ldr	r2, [r4, #0]
 80020c0:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80020c4:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80020c6:	6822      	ldr	r2, [r4, #0]
 80020c8:	6893      	ldr	r3, [r2, #8]
 80020ca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80020ce:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020d0:	68e3      	ldr	r3, [r4, #12]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d031      	beq.n	800213a <HAL_I2C_Init+0x9e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80020d6:	68a3      	ldr	r3, [r4, #8]
 80020d8:	6822      	ldr	r2, [r4, #0]
 80020da:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 80020de:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80020e0:	68e3      	ldr	r3, [r4, #12]
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d02f      	beq.n	8002146 <HAL_I2C_Init+0xaa>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80020e6:	6822      	ldr	r2, [r4, #0]
 80020e8:	6851      	ldr	r1, [r2, #4]
 80020ea:	4b1a      	ldr	r3, [pc, #104]	; (8002154 <HAL_I2C_Init+0xb8>)
 80020ec:	430b      	orrs	r3, r1
 80020ee:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80020f0:	6822      	ldr	r2, [r4, #0]
 80020f2:	68d3      	ldr	r3, [r2, #12]
 80020f4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80020f8:	60d3      	str	r3, [r2, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80020fa:	6923      	ldr	r3, [r4, #16]
 80020fc:	6962      	ldr	r2, [r4, #20]
 80020fe:	4313      	orrs	r3, r2
 8002100:	69a1      	ldr	r1, [r4, #24]
 8002102:	6822      	ldr	r2, [r4, #0]
 8002104:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002108:	60d3      	str	r3, [r2, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800210a:	69e3      	ldr	r3, [r4, #28]
 800210c:	6a21      	ldr	r1, [r4, #32]
 800210e:	6822      	ldr	r2, [r4, #0]
 8002110:	430b      	orrs	r3, r1
 8002112:	6013      	str	r3, [r2, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002114:	6822      	ldr	r2, [r4, #0]
 8002116:	6813      	ldr	r3, [r2, #0]
 8002118:	f043 0301 	orr.w	r3, r3, #1
 800211c:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800211e:	2000      	movs	r0, #0
 8002120:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002122:	2320      	movs	r3, #32
 8002124:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002128:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800212a:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42

  return HAL_OK;
}
 800212e:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002130:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8002134:	f7ff fb3c 	bl	80017b0 <HAL_I2C_MspInit>
 8002138:	e7b8      	b.n	80020ac <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800213a:	68a3      	ldr	r3, [r4, #8]
 800213c:	6822      	ldr	r2, [r4, #0]
 800213e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002142:	6093      	str	r3, [r2, #8]
 8002144:	e7cc      	b.n	80020e0 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002146:	6823      	ldr	r3, [r4, #0]
 8002148:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	e7ca      	b.n	80020e6 <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8002150:	2001      	movs	r0, #1
}
 8002152:	4770      	bx	lr
 8002154:	02008000 	.word	0x02008000

08002158 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002158:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800215c:	b2db      	uxtb	r3, r3
 800215e:	2b20      	cmp	r3, #32
 8002160:	d124      	bne.n	80021ac <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002162:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002166:	2b01      	cmp	r3, #1
 8002168:	d022      	beq.n	80021b0 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 800216a:	2301      	movs	r3, #1
 800216c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002170:	2324      	movs	r3, #36	; 0x24
 8002172:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002176:	6802      	ldr	r2, [r0, #0]
 8002178:	6813      	ldr	r3, [r2, #0]
 800217a:	f023 0301 	bic.w	r3, r3, #1
 800217e:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002180:	6802      	ldr	r2, [r0, #0]
 8002182:	6813      	ldr	r3, [r2, #0]
 8002184:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002188:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800218a:	6802      	ldr	r2, [r0, #0]
 800218c:	6813      	ldr	r3, [r2, #0]
 800218e:	4319      	orrs	r1, r3
 8002190:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002192:	6802      	ldr	r2, [r0, #0]
 8002194:	6813      	ldr	r3, [r2, #0]
 8002196:	f043 0301 	orr.w	r3, r3, #1
 800219a:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800219c:	2320      	movs	r3, #32
 800219e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021a2:	2300      	movs	r3, #0
 80021a4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80021a8:	4618      	mov	r0, r3
 80021aa:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80021ac:	2002      	movs	r0, #2
 80021ae:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80021b0:	2002      	movs	r0, #2
  }
}
 80021b2:	4770      	bx	lr

080021b4 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021b4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2b20      	cmp	r3, #32
 80021bc:	d122      	bne.n	8002204 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021be:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d020      	beq.n	8002208 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 80021c6:	2301      	movs	r3, #1
 80021c8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021cc:	2324      	movs	r3, #36	; 0x24
 80021ce:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80021d2:	6802      	ldr	r2, [r0, #0]
 80021d4:	6813      	ldr	r3, [r2, #0]
 80021d6:	f023 0301 	bic.w	r3, r3, #1
 80021da:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80021dc:	6802      	ldr	r2, [r0, #0]
 80021de:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80021e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80021e4:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80021e8:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80021ea:	6802      	ldr	r2, [r0, #0]
 80021ec:	6813      	ldr	r3, [r2, #0]
 80021ee:	f043 0301 	orr.w	r3, r3, #1
 80021f2:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021f4:	2320      	movs	r3, #32
 80021f6:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021fa:	2300      	movs	r3, #0
 80021fc:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8002200:	4618      	mov	r0, r3
 8002202:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8002204:	2002      	movs	r0, #2
 8002206:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8002208:	2002      	movs	r0, #2
  }
}
 800220a:	4770      	bx	lr

0800220c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800220c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800220e:	684d      	ldr	r5, [r1, #4]
 8002210:	6804      	ldr	r4, [r0, #0]
 8002212:	68e3      	ldr	r3, [r4, #12]
 8002214:	f3c3 430b 	ubfx	r3, r3, #16, #12
 8002218:	441d      	add	r5, r3
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800221a:	ea4f 1cc2 	mov.w	ip, r2, lsl #7
 800221e:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
 8002222:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002226:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800222a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800222e:	680b      	ldr	r3, [r1, #0]
 8002230:	6804      	ldr	r4, [r0, #0]
 8002232:	68e6      	ldr	r6, [r4, #12]
 8002234:	f3c6 460b 	ubfx	r6, r6, #16, #12
 8002238:	4433      	add	r3, r6
 800223a:	3301      	adds	r3, #1
 800223c:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
 8002240:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8002244:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8002248:	68cd      	ldr	r5, [r1, #12]
 800224a:	6804      	ldr	r4, [r0, #0]
 800224c:	68e3      	ldr	r3, [r4, #12]
 800224e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002252:	441d      	add	r5, r3
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8002254:	eb04 1ec2 	add.w	lr, r4, r2, lsl #7
 8002258:	f8de 308c 	ldr.w	r3, [lr, #140]	; 0x8c
 800225c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8002260:	f8ce 308c 	str.w	r3, [lr, #140]	; 0x8c
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8002264:	688b      	ldr	r3, [r1, #8]
 8002266:	6804      	ldr	r4, [r0, #0]
 8002268:	68e6      	ldr	r6, [r4, #12]
 800226a:	f3c6 0e0a 	ubfx	lr, r6, #0, #11
 800226e:	4473      	add	r3, lr
 8002270:	3301      	adds	r3, #1
 8002272:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
 8002276:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 800227a:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800227e:	6803      	ldr	r3, [r0, #0]
 8002280:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8002284:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
 8002288:	f024 0407 	bic.w	r4, r4, #7
 800228c:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8002290:	6803      	ldr	r3, [r0, #0]
 8002292:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8002296:	690c      	ldr	r4, [r1, #16]
 8002298:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800229c:	f891 7031 	ldrb.w	r7, [r1, #49]	; 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80022a0:	f891 6032 	ldrb.w	r6, [r1, #50]	; 0x32
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80022a4:	698d      	ldr	r5, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80022a6:	6804      	ldr	r4, [r0, #0]
 80022a8:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
 80022ac:	f104 0e84 	add.w	lr, r4, #132	; 0x84
 80022b0:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 80022b4:	2400      	movs	r4, #0
 80022b6:	f8ce 4018 	str.w	r4, [lr, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80022ba:	f891 3030 	ldrb.w	r3, [r1, #48]	; 0x30
 80022be:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 80022c2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80022c6:	6806      	ldr	r6, [r0, #0]
 80022c8:	eb06 1ec2 	add.w	lr, r6, r2, lsl #7
 80022cc:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 80022d0:	f8ce 309c 	str.w	r3, [lr, #156]	; 0x9c
 80022d4:	f10e 0e84 	add.w	lr, lr, #132	; 0x84

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80022d8:	6803      	ldr	r3, [r0, #0]
 80022da:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80022de:	f8d3 5098 	ldr.w	r5, [r3, #152]	; 0x98
 80022e2:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 80022e6:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80022ea:	6803      	ldr	r3, [r0, #0]
 80022ec:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80022f0:	694d      	ldr	r5, [r1, #20]
 80022f2:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80022f6:	6803      	ldr	r3, [r0, #0]
 80022f8:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80022fc:	f8d3 60a0 	ldr.w	r6, [r3, #160]	; 0xa0
 8002300:	4d2e      	ldr	r5, [pc, #184]	; (80023bc <LTDC_SetConfig+0x1b0>)
 8002302:	4035      	ands	r5, r6
 8002304:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8002308:	6a0d      	ldr	r5, [r1, #32]
 800230a:	6803      	ldr	r3, [r0, #0]
 800230c:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8002310:	69ce      	ldr	r6, [r1, #28]
 8002312:	4335      	orrs	r5, r6
 8002314:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8002318:	6803      	ldr	r3, [r0, #0]
 800231a:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800231e:	f8d3 50ac 	ldr.w	r5, [r3, #172]	; 0xac
 8002322:	f8c3 40ac 	str.w	r4, [r3, #172]	; 0xac
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8002326:	6803      	ldr	r3, [r0, #0]
 8002328:	eb03 12c2 	add.w	r2, r3, r2, lsl #7
 800232c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800232e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8002332:	690b      	ldr	r3, [r1, #16]
 8002334:	b16b      	cbz	r3, 8002352 <LTDC_SetConfig+0x146>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8002336:	2b01      	cmp	r3, #1
 8002338:	d039      	beq.n	80023ae <LTDC_SetConfig+0x1a2>
  {
    tmp = 3U;
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800233a:	2b02      	cmp	r3, #2
 800233c:	bf18      	it	ne
 800233e:	2b04      	cmpne	r3, #4
 8002340:	d037      	beq.n	80023b2 <LTDC_SetConfig+0x1a6>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8002342:	2b03      	cmp	r3, #3
 8002344:	d037      	beq.n	80023b6 <LTDC_SetConfig+0x1aa>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8002346:	2b07      	cmp	r3, #7
 8002348:	d001      	beq.n	800234e <LTDC_SetConfig+0x142>
  {
    tmp = 2U;
  }
  else
  {
    tmp = 1U;
 800234a:	2501      	movs	r5, #1
 800234c:	e002      	b.n	8002354 <LTDC_SetConfig+0x148>
    tmp = 2U;
 800234e:	2502      	movs	r5, #2
 8002350:	e000      	b.n	8002354 <LTDC_SetConfig+0x148>
    tmp = 4U;
 8002352:	2504      	movs	r5, #4
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8002354:	6802      	ldr	r2, [r0, #0]
 8002356:	4462      	add	r2, ip
 8002358:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 800235c:	f004 24e0 	and.w	r4, r4, #3758153728	; 0xe000e000
 8002360:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8002364:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8002366:	fb05 f402 	mul.w	r4, r5, r2
 800236a:	684b      	ldr	r3, [r1, #4]
 800236c:	680a      	ldr	r2, [r1, #0]
 800236e:	1a9b      	subs	r3, r3, r2
 8002370:	fb05 f303 	mul.w	r3, r5, r3
 8002374:	3303      	adds	r3, #3
 8002376:	6802      	ldr	r2, [r0, #0]
 8002378:	4462      	add	r2, ip
 800237a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800237e:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8002382:	6803      	ldr	r3, [r0, #0]
 8002384:	4463      	add	r3, ip
 8002386:	f8d3 40b4 	ldr.w	r4, [r3, #180]	; 0xb4
 800238a:	4a0d      	ldr	r2, [pc, #52]	; (80023c0 <LTDC_SetConfig+0x1b4>)
 800238c:	4022      	ands	r2, r4
 800238e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8002392:	6803      	ldr	r3, [r0, #0]
 8002394:	4463      	add	r3, ip
 8002396:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002398:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800239c:	6803      	ldr	r3, [r0, #0]
 800239e:	449c      	add	ip, r3
 80023a0:	f8dc 3084 	ldr.w	r3, [ip, #132]	; 0x84
 80023a4:	f043 0301 	orr.w	r3, r3, #1
 80023a8:	f8cc 3084 	str.w	r3, [ip, #132]	; 0x84
}
 80023ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmp = 3U;
 80023ae:	2503      	movs	r5, #3
 80023b0:	e7d0      	b.n	8002354 <LTDC_SetConfig+0x148>
    tmp = 2U;
 80023b2:	2502      	movs	r5, #2
 80023b4:	e7ce      	b.n	8002354 <LTDC_SetConfig+0x148>
 80023b6:	2502      	movs	r5, #2
 80023b8:	e7cc      	b.n	8002354 <LTDC_SetConfig+0x148>
 80023ba:	bf00      	nop
 80023bc:	fffff8f8 	.word	0xfffff8f8
 80023c0:	fffff800 	.word	0xfffff800

080023c4 <HAL_LTDC_Init>:
  if (hltdc == NULL)
 80023c4:	2800      	cmp	r0, #0
 80023c6:	d072      	beq.n	80024ae <HAL_LTDC_Init+0xea>
{
 80023c8:	b538      	push	{r3, r4, r5, lr}
 80023ca:	4604      	mov	r4, r0
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80023cc:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d067      	beq.n	80024a4 <HAL_LTDC_Init+0xe0>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80023d4:	2302      	movs	r3, #2
 80023d6:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80023da:	6822      	ldr	r2, [r4, #0]
 80023dc:	6993      	ldr	r3, [r2, #24]
 80023de:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80023e2:	6193      	str	r3, [r2, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80023e4:	6821      	ldr	r1, [r4, #0]
 80023e6:	698a      	ldr	r2, [r1, #24]
 80023e8:	6863      	ldr	r3, [r4, #4]
 80023ea:	68a0      	ldr	r0, [r4, #8]
 80023ec:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80023ee:	68e0      	ldr	r0, [r4, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80023f0:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80023f2:	6920      	ldr	r0, [r4, #16]
 80023f4:	4303      	orrs	r3, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80023f6:	4313      	orrs	r3, r2
 80023f8:	618b      	str	r3, [r1, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80023fa:	6821      	ldr	r1, [r4, #0]
 80023fc:	688a      	ldr	r2, [r1, #8]
 80023fe:	4b2d      	ldr	r3, [pc, #180]	; (80024b4 <HAL_LTDC_Init+0xf0>)
 8002400:	401a      	ands	r2, r3
 8002402:	608a      	str	r2, [r1, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8002404:	6820      	ldr	r0, [r4, #0]
 8002406:	6882      	ldr	r2, [r0, #8]
 8002408:	69a1      	ldr	r1, [r4, #24]
 800240a:	6965      	ldr	r5, [r4, #20]
 800240c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002410:	430a      	orrs	r2, r1
 8002412:	6082      	str	r2, [r0, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8002414:	6821      	ldr	r1, [r4, #0]
 8002416:	68ca      	ldr	r2, [r1, #12]
 8002418:	401a      	ands	r2, r3
 800241a:	60ca      	str	r2, [r1, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800241c:	6820      	ldr	r0, [r4, #0]
 800241e:	68c2      	ldr	r2, [r0, #12]
 8002420:	6a21      	ldr	r1, [r4, #32]
 8002422:	69e5      	ldr	r5, [r4, #28]
 8002424:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002428:	430a      	orrs	r2, r1
 800242a:	60c2      	str	r2, [r0, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 800242c:	6821      	ldr	r1, [r4, #0]
 800242e:	690a      	ldr	r2, [r1, #16]
 8002430:	401a      	ands	r2, r3
 8002432:	610a      	str	r2, [r1, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8002434:	6820      	ldr	r0, [r4, #0]
 8002436:	6902      	ldr	r2, [r0, #16]
 8002438:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800243a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800243c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002440:	430a      	orrs	r2, r1
 8002442:	6102      	str	r2, [r0, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8002444:	6821      	ldr	r1, [r4, #0]
 8002446:	694a      	ldr	r2, [r1, #20]
 8002448:	4013      	ands	r3, r2
 800244a:	614b      	str	r3, [r1, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800244c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800244e:	6821      	ldr	r1, [r4, #0]
 8002450:	694b      	ldr	r3, [r1, #20]
 8002452:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002454:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8002458:	4313      	orrs	r3, r2
 800245a:	614b      	str	r3, [r1, #20]
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800245c:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8002460:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8002464:	041b      	lsls	r3, r3, #16
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8002466:	6821      	ldr	r1, [r4, #0]
 8002468:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800246a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800246e:	62ca      	str	r2, [r1, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8002470:	6821      	ldr	r1, [r4, #0]
 8002472:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002474:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002478:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 800247c:	4303      	orrs	r3, r0
 800247e:	4313      	orrs	r3, r2
 8002480:	62cb      	str	r3, [r1, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8002482:	6822      	ldr	r2, [r4, #0]
 8002484:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002486:	f043 0306 	orr.w	r3, r3, #6
 800248a:	6353      	str	r3, [r2, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 800248c:	6822      	ldr	r2, [r4, #0]
 800248e:	6993      	ldr	r3, [r2, #24]
 8002490:	f043 0301 	orr.w	r3, r3, #1
 8002494:	6193      	str	r3, [r2, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8002496:	2000      	movs	r0, #0
 8002498:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 800249c:	2301      	movs	r3, #1
 800249e:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
}
 80024a2:	bd38      	pop	{r3, r4, r5, pc}
    hltdc->Lock = HAL_UNLOCKED;
 80024a4:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 80024a8:	f7ff f9ba 	bl	8001820 <HAL_LTDC_MspInit>
 80024ac:	e792      	b.n	80023d4 <HAL_LTDC_Init+0x10>
    return HAL_ERROR;
 80024ae:	2001      	movs	r0, #1
}
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	f000f800 	.word	0xf000f800

080024b8 <HAL_LTDC_ErrorCallback>:
}
 80024b8:	4770      	bx	lr

080024ba <HAL_LTDC_LineEventCallback>:
}
 80024ba:	4770      	bx	lr

080024bc <HAL_LTDC_ReloadEventCallback>:
}
 80024bc:	4770      	bx	lr

080024be <HAL_LTDC_IRQHandler>:
{
 80024be:	b570      	push	{r4, r5, r6, lr}
 80024c0:	4604      	mov	r4, r0
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80024c2:	6803      	ldr	r3, [r0, #0]
 80024c4:	6b9d      	ldr	r5, [r3, #56]	; 0x38
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 80024c6:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80024c8:	f015 0f04 	tst.w	r5, #4
 80024cc:	d002      	beq.n	80024d4 <HAL_LTDC_IRQHandler+0x16>
 80024ce:	f016 0f04 	tst.w	r6, #4
 80024d2:	d112      	bne.n	80024fa <HAL_LTDC_IRQHandler+0x3c>
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80024d4:	f015 0f02 	tst.w	r5, #2
 80024d8:	d002      	beq.n	80024e0 <HAL_LTDC_IRQHandler+0x22>
 80024da:	f016 0f02 	tst.w	r6, #2
 80024de:	d121      	bne.n	8002524 <HAL_LTDC_IRQHandler+0x66>
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80024e0:	f015 0f01 	tst.w	r5, #1
 80024e4:	d002      	beq.n	80024ec <HAL_LTDC_IRQHandler+0x2e>
 80024e6:	f016 0f01 	tst.w	r6, #1
 80024ea:	d132      	bne.n	8002552 <HAL_LTDC_IRQHandler+0x94>
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 80024ec:	f015 0f08 	tst.w	r5, #8
 80024f0:	d002      	beq.n	80024f8 <HAL_LTDC_IRQHandler+0x3a>
 80024f2:	f016 0f08 	tst.w	r6, #8
 80024f6:	d13d      	bne.n	8002574 <HAL_LTDC_IRQHandler+0xb6>
}
 80024f8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80024fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024fc:	f022 0204 	bic.w	r2, r2, #4
 8002500:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8002502:	6803      	ldr	r3, [r0, #0]
 8002504:	2204      	movs	r2, #4
 8002506:	63da      	str	r2, [r3, #60]	; 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8002508:	f8d0 30a4 	ldr.w	r3, [r0, #164]	; 0xa4
 800250c:	f043 0301 	orr.w	r3, r3, #1
 8002510:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8002514:	f880 20a1 	strb.w	r2, [r0, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8002518:	2300      	movs	r3, #0
 800251a:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 800251e:	f7ff ffcb 	bl	80024b8 <HAL_LTDC_ErrorCallback>
 8002522:	e7d7      	b.n	80024d4 <HAL_LTDC_IRQHandler+0x16>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8002524:	6822      	ldr	r2, [r4, #0]
 8002526:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002528:	f023 0302 	bic.w	r3, r3, #2
 800252c:	6353      	str	r3, [r2, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800252e:	6823      	ldr	r3, [r4, #0]
 8002530:	2202      	movs	r2, #2
 8002532:	63da      	str	r2, [r3, #60]	; 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8002534:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 8002538:	4313      	orrs	r3, r2
 800253a:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800253e:	2304      	movs	r3, #4
 8002540:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8002544:	2300      	movs	r3, #0
 8002546:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 800254a:	4620      	mov	r0, r4
 800254c:	f7ff ffb4 	bl	80024b8 <HAL_LTDC_ErrorCallback>
 8002550:	e7c6      	b.n	80024e0 <HAL_LTDC_IRQHandler+0x22>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8002552:	6822      	ldr	r2, [r4, #0]
 8002554:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002556:	f023 0301 	bic.w	r3, r3, #1
 800255a:	6353      	str	r3, [r2, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800255c:	6822      	ldr	r2, [r4, #0]
 800255e:	2301      	movs	r3, #1
 8002560:	63d3      	str	r3, [r2, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 8002562:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8002566:	2300      	movs	r3, #0
 8002568:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
    HAL_LTDC_LineEventCallback(hltdc);
 800256c:	4620      	mov	r0, r4
 800256e:	f7ff ffa4 	bl	80024ba <HAL_LTDC_LineEventCallback>
 8002572:	e7bb      	b.n	80024ec <HAL_LTDC_IRQHandler+0x2e>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8002574:	6822      	ldr	r2, [r4, #0]
 8002576:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002578:	f023 0308 	bic.w	r3, r3, #8
 800257c:	6353      	str	r3, [r2, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800257e:	6823      	ldr	r3, [r4, #0]
 8002580:	2208      	movs	r2, #8
 8002582:	63da      	str	r2, [r3, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 8002584:	2301      	movs	r3, #1
 8002586:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 800258a:	2300      	movs	r3, #0
 800258c:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
    HAL_LTDC_ReloadEventCallback(hltdc);
 8002590:	4620      	mov	r0, r4
 8002592:	f7ff ff93 	bl	80024bc <HAL_LTDC_ReloadEventCallback>
}
 8002596:	e7af      	b.n	80024f8 <HAL_LTDC_IRQHandler+0x3a>

08002598 <HAL_LTDC_ConfigLayer>:
{
 8002598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hltdc);
 800259a:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d02c      	beq.n	80025fc <HAL_LTDC_ConfigLayer+0x64>
 80025a2:	4604      	mov	r4, r0
 80025a4:	460d      	mov	r5, r1
 80025a6:	4616      	mov	r6, r2
 80025a8:	2701      	movs	r7, #1
 80025aa:	f880 70a0 	strb.w	r7, [r0, #160]	; 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80025ae:	2302      	movs	r3, #2
 80025b0:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80025b4:	f04f 0c34 	mov.w	ip, #52	; 0x34
 80025b8:	fb0c 0c02 	mla	ip, ip, r2, r0
 80025bc:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 80025c0:	468e      	mov	lr, r1
 80025c2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80025c6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80025ca:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80025ce:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80025d2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80025d6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80025da:	f8de 3000 	ldr.w	r3, [lr]
 80025de:	f8cc 3000 	str.w	r3, [ip]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80025e2:	4632      	mov	r2, r6
 80025e4:	4629      	mov	r1, r5
 80025e6:	4620      	mov	r0, r4
 80025e8:	f7ff fe10 	bl	800220c <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80025ec:	6823      	ldr	r3, [r4, #0]
 80025ee:	625f      	str	r7, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 80025f0:	f884 70a1 	strb.w	r7, [r4, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 80025f4:	2000      	movs	r0, #0
 80025f6:	f884 00a0 	strb.w	r0, [r4, #160]	; 0xa0
}
 80025fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hltdc);
 80025fc:	2002      	movs	r0, #2
 80025fe:	e7fc      	b.n	80025fa <HAL_LTDC_ConfigLayer+0x62>

08002600 <HAL_LTDC_SetAddress>:
{
 8002600:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hltdc);
 8002602:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8002606:	2b01      	cmp	r3, #1
 8002608:	d019      	beq.n	800263e <HAL_LTDC_SetAddress+0x3e>
 800260a:	4604      	mov	r4, r0
 800260c:	2501      	movs	r5, #1
 800260e:	f880 50a0 	strb.w	r5, [r0, #160]	; 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002612:	2302      	movs	r3, #2
 8002614:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 8002618:	2334      	movs	r3, #52	; 0x34
 800261a:	fb02 f303 	mul.w	r3, r2, r3
 800261e:	f103 0038 	add.w	r0, r3, #56	; 0x38
  pLayerCfg->FBStartAdress = Address;
 8002622:	4423      	add	r3, r4
 8002624:	65d9      	str	r1, [r3, #92]	; 0x5c
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8002626:	1821      	adds	r1, r4, r0
 8002628:	4620      	mov	r0, r4
 800262a:	f7ff fdef 	bl	800220c <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800262e:	6823      	ldr	r3, [r4, #0]
 8002630:	625d      	str	r5, [r3, #36]	; 0x24
  hltdc->State = HAL_LTDC_STATE_READY;
 8002632:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8002636:	2000      	movs	r0, #0
 8002638:	f884 00a0 	strb.w	r0, [r4, #160]	; 0xa0
}
 800263c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hltdc);
 800263e:	2002      	movs	r0, #2
 8002640:	e7fc      	b.n	800263c <HAL_LTDC_SetAddress+0x3c>
	...

08002644 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002644:	4a02      	ldr	r2, [pc, #8]	; (8002650 <HAL_PWR_EnableBkUpAccess+0xc>)
 8002646:	6813      	ldr	r3, [r2, #0]
 8002648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800264c:	6013      	str	r3, [r2, #0]
}
 800264e:	4770      	bx	lr
 8002650:	40007000 	.word	0x40007000

08002654 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002654:	b510      	push	{r4, lr}
 8002656:	b082      	sub	sp, #8
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8002658:	4b1b      	ldr	r3, [pc, #108]	; (80026c8 <HAL_PWREx_EnableOverDrive+0x74>)
 800265a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800265c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002660:	641a      	str	r2, [r3, #64]	; 0x40
 8002662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002664:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002668:	9301      	str	r3, [sp, #4]
 800266a:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800266c:	4a17      	ldr	r2, [pc, #92]	; (80026cc <HAL_PWREx_EnableOverDrive+0x78>)
 800266e:	6813      	ldr	r3, [r2, #0]
 8002670:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002674:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002676:	f7ff fa2b 	bl	8001ad0 <HAL_GetTick>
 800267a:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800267c:	4b13      	ldr	r3, [pc, #76]	; (80026cc <HAL_PWREx_EnableOverDrive+0x78>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002684:	d108      	bne.n	8002698 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002686:	f7ff fa23 	bl	8001ad0 <HAL_GetTick>
 800268a:	1b00      	subs	r0, r0, r4
 800268c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002690:	d9f4      	bls.n	800267c <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 8002692:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 8002694:	b002      	add	sp, #8
 8002696:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002698:	4a0c      	ldr	r2, [pc, #48]	; (80026cc <HAL_PWREx_EnableOverDrive+0x78>)
 800269a:	6813      	ldr	r3, [r2, #0]
 800269c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026a0:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 80026a2:	f7ff fa15 	bl	8001ad0 <HAL_GetTick>
 80026a6:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80026a8:	4b08      	ldr	r3, [pc, #32]	; (80026cc <HAL_PWREx_EnableOverDrive+0x78>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80026b0:	d107      	bne.n	80026c2 <HAL_PWREx_EnableOverDrive+0x6e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80026b2:	f7ff fa0d 	bl	8001ad0 <HAL_GetTick>
 80026b6:	1b00      	subs	r0, r0, r4
 80026b8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80026bc:	d9f4      	bls.n	80026a8 <HAL_PWREx_EnableOverDrive+0x54>
      return HAL_TIMEOUT;
 80026be:	2003      	movs	r0, #3
 80026c0:	e7e8      	b.n	8002694 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 80026c2:	2000      	movs	r0, #0
 80026c4:	e7e6      	b.n	8002694 <HAL_PWREx_EnableOverDrive+0x40>
 80026c6:	bf00      	nop
 80026c8:	40023800 	.word	0x40023800
 80026cc:	40007000 	.word	0x40007000

080026d0 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026d0:	2800      	cmp	r0, #0
 80026d2:	f000 81ff 	beq.w	8002ad4 <HAL_RCC_OscConfig+0x404>
{
 80026d6:	b570      	push	{r4, r5, r6, lr}
 80026d8:	b082      	sub	sp, #8
 80026da:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026dc:	6803      	ldr	r3, [r0, #0]
 80026de:	f013 0f01 	tst.w	r3, #1
 80026e2:	d029      	beq.n	8002738 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026e4:	4b95      	ldr	r3, [pc, #596]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f003 030c 	and.w	r3, r3, #12
 80026ec:	2b04      	cmp	r3, #4
 80026ee:	d01a      	beq.n	8002726 <HAL_RCC_OscConfig+0x56>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026f0:	4b92      	ldr	r3, [pc, #584]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f003 030c 	and.w	r3, r3, #12
 80026f8:	2b08      	cmp	r3, #8
 80026fa:	d00f      	beq.n	800271c <HAL_RCC_OscConfig+0x4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026fc:	6863      	ldr	r3, [r4, #4]
 80026fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002702:	d040      	beq.n	8002786 <HAL_RCC_OscConfig+0xb6>
 8002704:	2b00      	cmp	r3, #0
 8002706:	d154      	bne.n	80027b2 <HAL_RCC_OscConfig+0xe2>
 8002708:	4b8c      	ldr	r3, [pc, #560]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	e039      	b.n	8002790 <HAL_RCC_OscConfig+0xc0>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800271c:	4b87      	ldr	r3, [pc, #540]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002724:	d0ea      	beq.n	80026fc <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002726:	4b85      	ldr	r3, [pc, #532]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800272e:	d003      	beq.n	8002738 <HAL_RCC_OscConfig+0x68>
 8002730:	6863      	ldr	r3, [r4, #4]
 8002732:	2b00      	cmp	r3, #0
 8002734:	f000 81d0 	beq.w	8002ad8 <HAL_RCC_OscConfig+0x408>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002738:	6823      	ldr	r3, [r4, #0]
 800273a:	f013 0f02 	tst.w	r3, #2
 800273e:	d074      	beq.n	800282a <HAL_RCC_OscConfig+0x15a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002740:	4b7e      	ldr	r3, [pc, #504]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	f013 0f0c 	tst.w	r3, #12
 8002748:	d05e      	beq.n	8002808 <HAL_RCC_OscConfig+0x138>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800274a:	4b7c      	ldr	r3, [pc, #496]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	f003 030c 	and.w	r3, r3, #12
 8002752:	2b08      	cmp	r3, #8
 8002754:	d053      	beq.n	80027fe <HAL_RCC_OscConfig+0x12e>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002756:	68e3      	ldr	r3, [r4, #12]
 8002758:	2b00      	cmp	r3, #0
 800275a:	f000 8089 	beq.w	8002870 <HAL_RCC_OscConfig+0x1a0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800275e:	4a77      	ldr	r2, [pc, #476]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 8002760:	6813      	ldr	r3, [r2, #0]
 8002762:	f043 0301 	orr.w	r3, r3, #1
 8002766:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002768:	f7ff f9b2 	bl	8001ad0 <HAL_GetTick>
 800276c:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800276e:	4b73      	ldr	r3, [pc, #460]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f013 0f02 	tst.w	r3, #2
 8002776:	d172      	bne.n	800285e <HAL_RCC_OscConfig+0x18e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002778:	f7ff f9aa 	bl	8001ad0 <HAL_GetTick>
 800277c:	1b40      	subs	r0, r0, r5
 800277e:	2802      	cmp	r0, #2
 8002780:	d9f5      	bls.n	800276e <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 8002782:	2003      	movs	r0, #3
 8002784:	e1ad      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002786:	4a6d      	ldr	r2, [pc, #436]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 8002788:	6813      	ldr	r3, [r2, #0]
 800278a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800278e:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002790:	6863      	ldr	r3, [r4, #4]
 8002792:	b32b      	cbz	r3, 80027e0 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 8002794:	f7ff f99c 	bl	8001ad0 <HAL_GetTick>
 8002798:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800279a:	4b68      	ldr	r3, [pc, #416]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80027a2:	d1c9      	bne.n	8002738 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027a4:	f7ff f994 	bl	8001ad0 <HAL_GetTick>
 80027a8:	1b40      	subs	r0, r0, r5
 80027aa:	2864      	cmp	r0, #100	; 0x64
 80027ac:	d9f5      	bls.n	800279a <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 80027ae:	2003      	movs	r0, #3
 80027b0:	e197      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027b2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027b6:	d009      	beq.n	80027cc <HAL_RCC_OscConfig+0xfc>
 80027b8:	4b60      	ldr	r3, [pc, #384]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80027c0:	601a      	str	r2, [r3, #0]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80027c8:	601a      	str	r2, [r3, #0]
 80027ca:	e7e1      	b.n	8002790 <HAL_RCC_OscConfig+0xc0>
 80027cc:	4b5b      	ldr	r3, [pc, #364]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80027d4:	601a      	str	r2, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80027dc:	601a      	str	r2, [r3, #0]
 80027de:	e7d7      	b.n	8002790 <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 80027e0:	f7ff f976 	bl	8001ad0 <HAL_GetTick>
 80027e4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027e6:	4b55      	ldr	r3, [pc, #340]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80027ee:	d0a3      	beq.n	8002738 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027f0:	f7ff f96e 	bl	8001ad0 <HAL_GetTick>
 80027f4:	1b40      	subs	r0, r0, r5
 80027f6:	2864      	cmp	r0, #100	; 0x64
 80027f8:	d9f5      	bls.n	80027e6 <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 80027fa:	2003      	movs	r0, #3
 80027fc:	e171      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027fe:	4b4f      	ldr	r3, [pc, #316]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002806:	d1a6      	bne.n	8002756 <HAL_RCC_OscConfig+0x86>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002808:	4b4c      	ldr	r3, [pc, #304]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f013 0f02 	tst.w	r3, #2
 8002810:	d003      	beq.n	800281a <HAL_RCC_OscConfig+0x14a>
 8002812:	68e3      	ldr	r3, [r4, #12]
 8002814:	2b01      	cmp	r3, #1
 8002816:	f040 8161 	bne.w	8002adc <HAL_RCC_OscConfig+0x40c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800281a:	4a48      	ldr	r2, [pc, #288]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 800281c:	6813      	ldr	r3, [r2, #0]
 800281e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002822:	6921      	ldr	r1, [r4, #16]
 8002824:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002828:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800282a:	6823      	ldr	r3, [r4, #0]
 800282c:	f013 0f08 	tst.w	r3, #8
 8002830:	d046      	beq.n	80028c0 <HAL_RCC_OscConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002832:	6963      	ldr	r3, [r4, #20]
 8002834:	b383      	cbz	r3, 8002898 <HAL_RCC_OscConfig+0x1c8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002836:	4a41      	ldr	r2, [pc, #260]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 8002838:	6f53      	ldr	r3, [r2, #116]	; 0x74
 800283a:	f043 0301 	orr.w	r3, r3, #1
 800283e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002840:	f7ff f946 	bl	8001ad0 <HAL_GetTick>
 8002844:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002846:	4b3d      	ldr	r3, [pc, #244]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 8002848:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800284a:	f013 0f02 	tst.w	r3, #2
 800284e:	d137      	bne.n	80028c0 <HAL_RCC_OscConfig+0x1f0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002850:	f7ff f93e 	bl	8001ad0 <HAL_GetTick>
 8002854:	1b40      	subs	r0, r0, r5
 8002856:	2802      	cmp	r0, #2
 8002858:	d9f5      	bls.n	8002846 <HAL_RCC_OscConfig+0x176>
        {
          return HAL_TIMEOUT;
 800285a:	2003      	movs	r0, #3
 800285c:	e141      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800285e:	4a37      	ldr	r2, [pc, #220]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 8002860:	6813      	ldr	r3, [r2, #0]
 8002862:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002866:	6921      	ldr	r1, [r4, #16]
 8002868:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800286c:	6013      	str	r3, [r2, #0]
 800286e:	e7dc      	b.n	800282a <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_HSI_DISABLE();
 8002870:	4a32      	ldr	r2, [pc, #200]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 8002872:	6813      	ldr	r3, [r2, #0]
 8002874:	f023 0301 	bic.w	r3, r3, #1
 8002878:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800287a:	f7ff f929 	bl	8001ad0 <HAL_GetTick>
 800287e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002880:	4b2e      	ldr	r3, [pc, #184]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f013 0f02 	tst.w	r3, #2
 8002888:	d0cf      	beq.n	800282a <HAL_RCC_OscConfig+0x15a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800288a:	f7ff f921 	bl	8001ad0 <HAL_GetTick>
 800288e:	1b40      	subs	r0, r0, r5
 8002890:	2802      	cmp	r0, #2
 8002892:	d9f5      	bls.n	8002880 <HAL_RCC_OscConfig+0x1b0>
            return HAL_TIMEOUT;
 8002894:	2003      	movs	r0, #3
 8002896:	e124      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002898:	4a28      	ldr	r2, [pc, #160]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 800289a:	6f53      	ldr	r3, [r2, #116]	; 0x74
 800289c:	f023 0301 	bic.w	r3, r3, #1
 80028a0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028a2:	f7ff f915 	bl	8001ad0 <HAL_GetTick>
 80028a6:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028a8:	4b24      	ldr	r3, [pc, #144]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 80028aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028ac:	f013 0f02 	tst.w	r3, #2
 80028b0:	d006      	beq.n	80028c0 <HAL_RCC_OscConfig+0x1f0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028b2:	f7ff f90d 	bl	8001ad0 <HAL_GetTick>
 80028b6:	1b40      	subs	r0, r0, r5
 80028b8:	2802      	cmp	r0, #2
 80028ba:	d9f5      	bls.n	80028a8 <HAL_RCC_OscConfig+0x1d8>
        {
          return HAL_TIMEOUT;
 80028bc:	2003      	movs	r0, #3
 80028be:	e110      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028c0:	6823      	ldr	r3, [r4, #0]
 80028c2:	f013 0f04 	tst.w	r3, #4
 80028c6:	d07d      	beq.n	80029c4 <HAL_RCC_OscConfig+0x2f4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028c8:	4b1c      	ldr	r3, [pc, #112]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 80028ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028cc:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80028d0:	d11e      	bne.n	8002910 <HAL_RCC_OscConfig+0x240>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80028d2:	4b1a      	ldr	r3, [pc, #104]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 80028d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028d6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80028da:	641a      	str	r2, [r3, #64]	; 0x40
 80028dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028e2:	9301      	str	r3, [sp, #4]
 80028e4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80028e6:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028e8:	4b15      	ldr	r3, [pc, #84]	; (8002940 <HAL_RCC_OscConfig+0x270>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f413 7f80 	tst.w	r3, #256	; 0x100
 80028f0:	d010      	beq.n	8002914 <HAL_RCC_OscConfig+0x244>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028f2:	68a3      	ldr	r3, [r4, #8]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d025      	beq.n	8002944 <HAL_RCC_OscConfig+0x274>
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d13b      	bne.n	8002974 <HAL_RCC_OscConfig+0x2a4>
 80028fc:	4b0f      	ldr	r3, [pc, #60]	; (800293c <HAL_RCC_OscConfig+0x26c>)
 80028fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002900:	f022 0201 	bic.w	r2, r2, #1
 8002904:	671a      	str	r2, [r3, #112]	; 0x70
 8002906:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002908:	f022 0204 	bic.w	r2, r2, #4
 800290c:	671a      	str	r2, [r3, #112]	; 0x70
 800290e:	e01e      	b.n	800294e <HAL_RCC_OscConfig+0x27e>
  FlagStatus pwrclkchanged = RESET;
 8002910:	2500      	movs	r5, #0
 8002912:	e7e9      	b.n	80028e8 <HAL_RCC_OscConfig+0x218>
      PWR->CR1 |= PWR_CR1_DBP;
 8002914:	4a0a      	ldr	r2, [pc, #40]	; (8002940 <HAL_RCC_OscConfig+0x270>)
 8002916:	6813      	ldr	r3, [r2, #0]
 8002918:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800291c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800291e:	f7ff f8d7 	bl	8001ad0 <HAL_GetTick>
 8002922:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002924:	4b06      	ldr	r3, [pc, #24]	; (8002940 <HAL_RCC_OscConfig+0x270>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f413 7f80 	tst.w	r3, #256	; 0x100
 800292c:	d1e1      	bne.n	80028f2 <HAL_RCC_OscConfig+0x222>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800292e:	f7ff f8cf 	bl	8001ad0 <HAL_GetTick>
 8002932:	1b80      	subs	r0, r0, r6
 8002934:	2864      	cmp	r0, #100	; 0x64
 8002936:	d9f5      	bls.n	8002924 <HAL_RCC_OscConfig+0x254>
          return HAL_TIMEOUT;
 8002938:	2003      	movs	r0, #3
 800293a:	e0d2      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
 800293c:	40023800 	.word	0x40023800
 8002940:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002944:	4a6e      	ldr	r2, [pc, #440]	; (8002b00 <HAL_RCC_OscConfig+0x430>)
 8002946:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8002948:	f043 0301 	orr.w	r3, r3, #1
 800294c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800294e:	68a3      	ldr	r3, [r4, #8]
 8002950:	b333      	cbz	r3, 80029a0 <HAL_RCC_OscConfig+0x2d0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002952:	f7ff f8bd 	bl	8001ad0 <HAL_GetTick>
 8002956:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002958:	4b69      	ldr	r3, [pc, #420]	; (8002b00 <HAL_RCC_OscConfig+0x430>)
 800295a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800295c:	f013 0f02 	tst.w	r3, #2
 8002960:	d12f      	bne.n	80029c2 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002962:	f7ff f8b5 	bl	8001ad0 <HAL_GetTick>
 8002966:	1b80      	subs	r0, r0, r6
 8002968:	f241 3388 	movw	r3, #5000	; 0x1388
 800296c:	4298      	cmp	r0, r3
 800296e:	d9f3      	bls.n	8002958 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002970:	2003      	movs	r0, #3
 8002972:	e0b6      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002974:	2b05      	cmp	r3, #5
 8002976:	d009      	beq.n	800298c <HAL_RCC_OscConfig+0x2bc>
 8002978:	4b61      	ldr	r3, [pc, #388]	; (8002b00 <HAL_RCC_OscConfig+0x430>)
 800297a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800297c:	f022 0201 	bic.w	r2, r2, #1
 8002980:	671a      	str	r2, [r3, #112]	; 0x70
 8002982:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002984:	f022 0204 	bic.w	r2, r2, #4
 8002988:	671a      	str	r2, [r3, #112]	; 0x70
 800298a:	e7e0      	b.n	800294e <HAL_RCC_OscConfig+0x27e>
 800298c:	4b5c      	ldr	r3, [pc, #368]	; (8002b00 <HAL_RCC_OscConfig+0x430>)
 800298e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002990:	f042 0204 	orr.w	r2, r2, #4
 8002994:	671a      	str	r2, [r3, #112]	; 0x70
 8002996:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002998:	f042 0201 	orr.w	r2, r2, #1
 800299c:	671a      	str	r2, [r3, #112]	; 0x70
 800299e:	e7d6      	b.n	800294e <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029a0:	f7ff f896 	bl	8001ad0 <HAL_GetTick>
 80029a4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029a6:	4b56      	ldr	r3, [pc, #344]	; (8002b00 <HAL_RCC_OscConfig+0x430>)
 80029a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029aa:	f013 0f02 	tst.w	r3, #2
 80029ae:	d008      	beq.n	80029c2 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029b0:	f7ff f88e 	bl	8001ad0 <HAL_GetTick>
 80029b4:	1b80      	subs	r0, r0, r6
 80029b6:	f241 3388 	movw	r3, #5000	; 0x1388
 80029ba:	4298      	cmp	r0, r3
 80029bc:	d9f3      	bls.n	80029a6 <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 80029be:	2003      	movs	r0, #3
 80029c0:	e08f      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80029c2:	b9fd      	cbnz	r5, 8002a04 <HAL_RCC_OscConfig+0x334>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029c4:	69a3      	ldr	r3, [r4, #24]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	f000 808a 	beq.w	8002ae0 <HAL_RCC_OscConfig+0x410>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029cc:	4a4c      	ldr	r2, [pc, #304]	; (8002b00 <HAL_RCC_OscConfig+0x430>)
 80029ce:	6892      	ldr	r2, [r2, #8]
 80029d0:	f002 020c 	and.w	r2, r2, #12
 80029d4:	2a08      	cmp	r2, #8
 80029d6:	d058      	beq.n	8002a8a <HAL_RCC_OscConfig+0x3ba>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d019      	beq.n	8002a10 <HAL_RCC_OscConfig+0x340>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029dc:	4a48      	ldr	r2, [pc, #288]	; (8002b00 <HAL_RCC_OscConfig+0x430>)
 80029de:	6813      	ldr	r3, [r2, #0]
 80029e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e6:	f7ff f873 	bl	8001ad0 <HAL_GetTick>
 80029ea:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ec:	4b44      	ldr	r3, [pc, #272]	; (8002b00 <HAL_RCC_OscConfig+0x430>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80029f4:	d047      	beq.n	8002a86 <HAL_RCC_OscConfig+0x3b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f6:	f7ff f86b 	bl	8001ad0 <HAL_GetTick>
 80029fa:	1b00      	subs	r0, r0, r4
 80029fc:	2802      	cmp	r0, #2
 80029fe:	d9f5      	bls.n	80029ec <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 8002a00:	2003      	movs	r0, #3
 8002a02:	e06e      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a04:	4a3e      	ldr	r2, [pc, #248]	; (8002b00 <HAL_RCC_OscConfig+0x430>)
 8002a06:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002a08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a0c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a0e:	e7d9      	b.n	80029c4 <HAL_RCC_OscConfig+0x2f4>
        __HAL_RCC_PLL_DISABLE();
 8002a10:	4a3b      	ldr	r2, [pc, #236]	; (8002b00 <HAL_RCC_OscConfig+0x430>)
 8002a12:	6813      	ldr	r3, [r2, #0]
 8002a14:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a18:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002a1a:	f7ff f859 	bl	8001ad0 <HAL_GetTick>
 8002a1e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a20:	4b37      	ldr	r3, [pc, #220]	; (8002b00 <HAL_RCC_OscConfig+0x430>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002a28:	d006      	beq.n	8002a38 <HAL_RCC_OscConfig+0x368>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a2a:	f7ff f851 	bl	8001ad0 <HAL_GetTick>
 8002a2e:	1b40      	subs	r0, r0, r5
 8002a30:	2802      	cmp	r0, #2
 8002a32:	d9f5      	bls.n	8002a20 <HAL_RCC_OscConfig+0x350>
            return HAL_TIMEOUT;
 8002a34:	2003      	movs	r0, #3
 8002a36:	e054      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a38:	69e3      	ldr	r3, [r4, #28]
 8002a3a:	6a22      	ldr	r2, [r4, #32]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002a40:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002a44:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002a46:	0852      	lsrs	r2, r2, #1
 8002a48:	3a01      	subs	r2, #1
 8002a4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002a4e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002a50:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002a54:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002a58:	4a29      	ldr	r2, [pc, #164]	; (8002b00 <HAL_RCC_OscConfig+0x430>)
 8002a5a:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8002a5c:	6813      	ldr	r3, [r2, #0]
 8002a5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a62:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002a64:	f7ff f834 	bl	8001ad0 <HAL_GetTick>
 8002a68:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a6a:	4b25      	ldr	r3, [pc, #148]	; (8002b00 <HAL_RCC_OscConfig+0x430>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002a72:	d106      	bne.n	8002a82 <HAL_RCC_OscConfig+0x3b2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a74:	f7ff f82c 	bl	8001ad0 <HAL_GetTick>
 8002a78:	1b00      	subs	r0, r0, r4
 8002a7a:	2802      	cmp	r0, #2
 8002a7c:	d9f5      	bls.n	8002a6a <HAL_RCC_OscConfig+0x39a>
            return HAL_TIMEOUT;
 8002a7e:	2003      	movs	r0, #3
 8002a80:	e02f      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8002a82:	2000      	movs	r0, #0
 8002a84:	e02d      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
 8002a86:	2000      	movs	r0, #0
 8002a88:	e02b      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
      pll_config = RCC->PLLCFGR;
 8002a8a:	4a1d      	ldr	r2, [pc, #116]	; (8002b00 <HAL_RCC_OscConfig+0x430>)
 8002a8c:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d029      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x416>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a92:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8002a96:	69e1      	ldr	r1, [r4, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a98:	428b      	cmp	r3, r1
 8002a9a:	d126      	bne.n	8002aea <HAL_RCC_OscConfig+0x41a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a9c:	f002 033f 	and.w	r3, r2, #63	; 0x3f
 8002aa0:	6a21      	ldr	r1, [r4, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aa2:	428b      	cmp	r3, r1
 8002aa4:	d123      	bne.n	8002aee <HAL_RCC_OscConfig+0x41e>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002aa6:	6a61      	ldr	r1, [r4, #36]	; 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002aa8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002aac:	4013      	ands	r3, r2
 8002aae:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 8002ab2:	d11e      	bne.n	8002af2 <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002ab4:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 8002ab8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002aba:	085b      	lsrs	r3, r3, #1
 8002abc:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002abe:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 8002ac2:	d118      	bne.n	8002af6 <HAL_RCC_OscConfig+0x426>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ac4:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8002ac8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002aca:	ebb2 6f03 	cmp.w	r2, r3, lsl #24
 8002ace:	d114      	bne.n	8002afa <HAL_RCC_OscConfig+0x42a>
  return HAL_OK;
 8002ad0:	2000      	movs	r0, #0
 8002ad2:	e006      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
    return HAL_ERROR;
 8002ad4:	2001      	movs	r0, #1
}
 8002ad6:	4770      	bx	lr
        return HAL_ERROR;
 8002ad8:	2001      	movs	r0, #1
 8002ada:	e002      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
        return HAL_ERROR;
 8002adc:	2001      	movs	r0, #1
 8002ade:	e000      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
  return HAL_OK;
 8002ae0:	2000      	movs	r0, #0
}
 8002ae2:	b002      	add	sp, #8
 8002ae4:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002ae6:	2001      	movs	r0, #1
 8002ae8:	e7fb      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
 8002aea:	2001      	movs	r0, #1
 8002aec:	e7f9      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
 8002aee:	2001      	movs	r0, #1
 8002af0:	e7f7      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
 8002af2:	2001      	movs	r0, #1
 8002af4:	e7f5      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
 8002af6:	2001      	movs	r0, #1
 8002af8:	e7f3      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
 8002afa:	2001      	movs	r0, #1
 8002afc:	e7f1      	b.n	8002ae2 <HAL_RCC_OscConfig+0x412>
 8002afe:	bf00      	nop
 8002b00:	40023800 	.word	0x40023800

08002b04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b04:	b508      	push	{r3, lr}
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b06:	4b25      	ldr	r3, [pc, #148]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 030c 	and.w	r3, r3, #12
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	d03f      	beq.n	8002b92 <HAL_RCC_GetSysClockFreq+0x8e>
 8002b12:	2b08      	cmp	r3, #8
 8002b14:	d13f      	bne.n	8002b96 <HAL_RCC_GetSysClockFreq+0x92>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b16:	4b21      	ldr	r3, [pc, #132]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002b18:	685a      	ldr	r2, [r3, #4]
 8002b1a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002b24:	d012      	beq.n	8002b4c <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b26:	4b1d      	ldr	r3, [pc, #116]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002b28:	6859      	ldr	r1, [r3, #4]
 8002b2a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002b2e:	481c      	ldr	r0, [pc, #112]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002b30:	2300      	movs	r3, #0
 8002b32:	fba1 0100 	umull	r0, r1, r1, r0
 8002b36:	f7fd fb67 	bl	8000208 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002b3a:	4b18      	ldr	r3, [pc, #96]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002b42:	3301      	adds	r3, #1
 8002b44:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8002b46:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8002b4a:	e025      	b.n	8002b98 <HAL_RCC_GetSysClockFreq+0x94>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b4c:	4b13      	ldr	r3, [pc, #76]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002b4e:	6859      	ldr	r1, [r3, #4]
 8002b50:	f3c1 1c88 	ubfx	ip, r1, #6, #9
 8002b54:	ea4f 114c 	mov.w	r1, ip, lsl #5
 8002b58:	ebb1 000c 	subs.w	r0, r1, ip
 8002b5c:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8002b60:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8002b64:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002b68:	0181      	lsls	r1, r0, #6
 8002b6a:	1a09      	subs	r1, r1, r0
 8002b6c:	eb63 030e 	sbc.w	r3, r3, lr
 8002b70:	00db      	lsls	r3, r3, #3
 8002b72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b76:	00c9      	lsls	r1, r1, #3
 8002b78:	eb11 0c0c 	adds.w	ip, r1, ip
 8002b7c:	f143 0300 	adc.w	r3, r3, #0
 8002b80:	0299      	lsls	r1, r3, #10
 8002b82:	2300      	movs	r3, #0
 8002b84:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8002b88:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8002b8c:	f7fd fb3c 	bl	8000208 <__aeabi_uldivmod>
 8002b90:	e7d3      	b.n	8002b3a <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = HSE_VALUE;
 8002b92:	4803      	ldr	r0, [pc, #12]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002b94:	e000      	b.n	8002b98 <HAL_RCC_GetSysClockFreq+0x94>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b96:	4803      	ldr	r0, [pc, #12]	; (8002ba4 <HAL_RCC_GetSysClockFreq+0xa0>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002b98:	bd08      	pop	{r3, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40023800 	.word	0x40023800
 8002ba0:	017d7840 	.word	0x017d7840
 8002ba4:	00f42400 	.word	0x00f42400

08002ba8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002ba8:	2800      	cmp	r0, #0
 8002baa:	f000 80a0 	beq.w	8002cee <HAL_RCC_ClockConfig+0x146>
{
 8002bae:	b570      	push	{r4, r5, r6, lr}
 8002bb0:	460d      	mov	r5, r1
 8002bb2:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bb4:	4b52      	ldr	r3, [pc, #328]	; (8002d00 <HAL_RCC_ClockConfig+0x158>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 030f 	and.w	r3, r3, #15
 8002bbc:	428b      	cmp	r3, r1
 8002bbe:	d20b      	bcs.n	8002bd8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bc0:	4a4f      	ldr	r2, [pc, #316]	; (8002d00 <HAL_RCC_ClockConfig+0x158>)
 8002bc2:	6813      	ldr	r3, [r2, #0]
 8002bc4:	f023 030f 	bic.w	r3, r3, #15
 8002bc8:	430b      	orrs	r3, r1
 8002bca:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bcc:	6813      	ldr	r3, [r2, #0]
 8002bce:	f003 030f 	and.w	r3, r3, #15
 8002bd2:	428b      	cmp	r3, r1
 8002bd4:	f040 808d 	bne.w	8002cf2 <HAL_RCC_ClockConfig+0x14a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bd8:	6823      	ldr	r3, [r4, #0]
 8002bda:	f013 0f02 	tst.w	r3, #2
 8002bde:	d017      	beq.n	8002c10 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002be0:	f013 0f04 	tst.w	r3, #4
 8002be4:	d004      	beq.n	8002bf0 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002be6:	4a47      	ldr	r2, [pc, #284]	; (8002d04 <HAL_RCC_ClockConfig+0x15c>)
 8002be8:	6893      	ldr	r3, [r2, #8]
 8002bea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002bee:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bf0:	6823      	ldr	r3, [r4, #0]
 8002bf2:	f013 0f08 	tst.w	r3, #8
 8002bf6:	d004      	beq.n	8002c02 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bf8:	4a42      	ldr	r2, [pc, #264]	; (8002d04 <HAL_RCC_ClockConfig+0x15c>)
 8002bfa:	6893      	ldr	r3, [r2, #8]
 8002bfc:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002c00:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c02:	4a40      	ldr	r2, [pc, #256]	; (8002d04 <HAL_RCC_ClockConfig+0x15c>)
 8002c04:	6893      	ldr	r3, [r2, #8]
 8002c06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c0a:	68a1      	ldr	r1, [r4, #8]
 8002c0c:	430b      	orrs	r3, r1
 8002c0e:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c10:	6823      	ldr	r3, [r4, #0]
 8002c12:	f013 0f01 	tst.w	r3, #1
 8002c16:	d031      	beq.n	8002c7c <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c18:	6863      	ldr	r3, [r4, #4]
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d020      	beq.n	8002c60 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d025      	beq.n	8002c6e <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c22:	4a38      	ldr	r2, [pc, #224]	; (8002d04 <HAL_RCC_ClockConfig+0x15c>)
 8002c24:	6812      	ldr	r2, [r2, #0]
 8002c26:	f012 0f02 	tst.w	r2, #2
 8002c2a:	d064      	beq.n	8002cf6 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c2c:	4935      	ldr	r1, [pc, #212]	; (8002d04 <HAL_RCC_ClockConfig+0x15c>)
 8002c2e:	688a      	ldr	r2, [r1, #8]
 8002c30:	f022 0203 	bic.w	r2, r2, #3
 8002c34:	4313      	orrs	r3, r2
 8002c36:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002c38:	f7fe ff4a 	bl	8001ad0 <HAL_GetTick>
 8002c3c:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c3e:	4b31      	ldr	r3, [pc, #196]	; (8002d04 <HAL_RCC_ClockConfig+0x15c>)
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	f003 030c 	and.w	r3, r3, #12
 8002c46:	6862      	ldr	r2, [r4, #4]
 8002c48:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002c4c:	d016      	beq.n	8002c7c <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c4e:	f7fe ff3f 	bl	8001ad0 <HAL_GetTick>
 8002c52:	1b80      	subs	r0, r0, r6
 8002c54:	f241 3388 	movw	r3, #5000	; 0x1388
 8002c58:	4298      	cmp	r0, r3
 8002c5a:	d9f0      	bls.n	8002c3e <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8002c5c:	2003      	movs	r0, #3
 8002c5e:	e045      	b.n	8002cec <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c60:	4a28      	ldr	r2, [pc, #160]	; (8002d04 <HAL_RCC_ClockConfig+0x15c>)
 8002c62:	6812      	ldr	r2, [r2, #0]
 8002c64:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002c68:	d1e0      	bne.n	8002c2c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8002c6a:	2001      	movs	r0, #1
 8002c6c:	e03e      	b.n	8002cec <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c6e:	4a25      	ldr	r2, [pc, #148]	; (8002d04 <HAL_RCC_ClockConfig+0x15c>)
 8002c70:	6812      	ldr	r2, [r2, #0]
 8002c72:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002c76:	d1d9      	bne.n	8002c2c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8002c78:	2001      	movs	r0, #1
 8002c7a:	e037      	b.n	8002cec <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c7c:	4b20      	ldr	r3, [pc, #128]	; (8002d00 <HAL_RCC_ClockConfig+0x158>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 030f 	and.w	r3, r3, #15
 8002c84:	42ab      	cmp	r3, r5
 8002c86:	d90a      	bls.n	8002c9e <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c88:	4a1d      	ldr	r2, [pc, #116]	; (8002d00 <HAL_RCC_ClockConfig+0x158>)
 8002c8a:	6813      	ldr	r3, [r2, #0]
 8002c8c:	f023 030f 	bic.w	r3, r3, #15
 8002c90:	432b      	orrs	r3, r5
 8002c92:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c94:	6813      	ldr	r3, [r2, #0]
 8002c96:	f003 030f 	and.w	r3, r3, #15
 8002c9a:	42ab      	cmp	r3, r5
 8002c9c:	d12d      	bne.n	8002cfa <HAL_RCC_ClockConfig+0x152>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c9e:	6823      	ldr	r3, [r4, #0]
 8002ca0:	f013 0f04 	tst.w	r3, #4
 8002ca4:	d006      	beq.n	8002cb4 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ca6:	4a17      	ldr	r2, [pc, #92]	; (8002d04 <HAL_RCC_ClockConfig+0x15c>)
 8002ca8:	6893      	ldr	r3, [r2, #8]
 8002caa:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002cae:	68e1      	ldr	r1, [r4, #12]
 8002cb0:	430b      	orrs	r3, r1
 8002cb2:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cb4:	6823      	ldr	r3, [r4, #0]
 8002cb6:	f013 0f08 	tst.w	r3, #8
 8002cba:	d007      	beq.n	8002ccc <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002cbc:	4a11      	ldr	r2, [pc, #68]	; (8002d04 <HAL_RCC_ClockConfig+0x15c>)
 8002cbe:	6893      	ldr	r3, [r2, #8]
 8002cc0:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002cc4:	6921      	ldr	r1, [r4, #16]
 8002cc6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002cca:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ccc:	f7ff ff1a 	bl	8002b04 <HAL_RCC_GetSysClockFreq>
 8002cd0:	4b0c      	ldr	r3, [pc, #48]	; (8002d04 <HAL_RCC_ClockConfig+0x15c>)
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002cd8:	4a0b      	ldr	r2, [pc, #44]	; (8002d08 <HAL_RCC_ClockConfig+0x160>)
 8002cda:	5cd3      	ldrb	r3, [r2, r3]
 8002cdc:	40d8      	lsrs	r0, r3
 8002cde:	4b0b      	ldr	r3, [pc, #44]	; (8002d0c <HAL_RCC_ClockConfig+0x164>)
 8002ce0:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002ce2:	4b0b      	ldr	r3, [pc, #44]	; (8002d10 <HAL_RCC_ClockConfig+0x168>)
 8002ce4:	6818      	ldr	r0, [r3, #0]
 8002ce6:	f7fe fe41 	bl	800196c <HAL_InitTick>
  return HAL_OK;
 8002cea:	2000      	movs	r0, #0
}
 8002cec:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002cee:	2001      	movs	r0, #1
}
 8002cf0:	4770      	bx	lr
      return HAL_ERROR;
 8002cf2:	2001      	movs	r0, #1
 8002cf4:	e7fa      	b.n	8002cec <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 8002cf6:	2001      	movs	r0, #1
 8002cf8:	e7f8      	b.n	8002cec <HAL_RCC_ClockConfig+0x144>
      return HAL_ERROR;
 8002cfa:	2001      	movs	r0, #1
 8002cfc:	e7f6      	b.n	8002cec <HAL_RCC_ClockConfig+0x144>
 8002cfe:	bf00      	nop
 8002d00:	40023c00 	.word	0x40023c00
 8002d04:	40023800 	.word	0x40023800
 8002d08:	08005a78 	.word	0x08005a78
 8002d0c:	20000000 	.word	0x20000000
 8002d10:	20000008 	.word	0x20000008

08002d14 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002d14:	4b01      	ldr	r3, [pc, #4]	; (8002d1c <HAL_RCC_GetHCLKFreq+0x8>)
 8002d16:	6818      	ldr	r0, [r3, #0]
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	20000000 	.word	0x20000000

08002d20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d20:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d22:	f7ff fff7 	bl	8002d14 <HAL_RCC_GetHCLKFreq>
 8002d26:	4b04      	ldr	r3, [pc, #16]	; (8002d38 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002d2e:	4a03      	ldr	r2, [pc, #12]	; (8002d3c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002d30:	5cd3      	ldrb	r3, [r2, r3]
}
 8002d32:	40d8      	lsrs	r0, r3
 8002d34:	bd08      	pop	{r3, pc}
 8002d36:	bf00      	nop
 8002d38:	40023800 	.word	0x40023800
 8002d3c:	08005a88 	.word	0x08005a88

08002d40 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002d40:	230f      	movs	r3, #15
 8002d42:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002d44:	4b0b      	ldr	r3, [pc, #44]	; (8002d74 <HAL_RCC_GetClockConfig+0x34>)
 8002d46:	689a      	ldr	r2, [r3, #8]
 8002d48:	f002 0203 	and.w	r2, r2, #3
 8002d4c:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002d54:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8002d5c:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	08db      	lsrs	r3, r3, #3
 8002d62:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8002d66:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002d68:	4b03      	ldr	r3, [pc, #12]	; (8002d78 <HAL_RCC_GetClockConfig+0x38>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 030f 	and.w	r3, r3, #15
 8002d70:	600b      	str	r3, [r1, #0]
}
 8002d72:	4770      	bx	lr
 8002d74:	40023800 	.word	0x40023800
 8002d78:	40023c00 	.word	0x40023c00

08002d7c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002d82:	6806      	ldr	r6, [r0, #0]
 8002d84:	f016 0601 	ands.w	r6, r6, #1
 8002d88:	d00d      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002d8a:	4ba7      	ldr	r3, [pc, #668]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002d8c:	689a      	ldr	r2, [r3, #8]
 8002d8e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8002d92:	609a      	str	r2, [r3, #8]
 8002d94:	689a      	ldr	r2, [r3, #8]
 8002d96:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8002d98:	430a      	orrs	r2, r1
 8002d9a:	609a      	str	r2, [r3, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002d9c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f000 8139 	beq.w	8003016 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  uint32_t plli2sused = 0;
 8002da4:	2600      	movs	r6, #0
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002da6:	6825      	ldr	r5, [r4, #0]
 8002da8:	f415 2500 	ands.w	r5, r5, #524288	; 0x80000
 8002dac:	d011      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x56>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002dae:	4a9e      	ldr	r2, [pc, #632]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002db0:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8002db4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002db8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002dba:	430b      	orrs	r3, r1
 8002dbc:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002dc0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002dc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002dc6:	f000 8128 	beq.w	800301a <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	f000 8127 	beq.w	800301e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  uint32_t pllsaiused = 0;
 8002dd0:	2500      	movs	r5, #0
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002dd2:	6823      	ldr	r3, [r4, #0]
 8002dd4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8002dd8:	d00f      	beq.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x7e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002dda:	4a93      	ldr	r2, [pc, #588]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002ddc:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8002de0:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002de4:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002de6:	430b      	orrs	r3, r1
 8002de8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002dec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002dee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002df2:	f000 8116 	beq.w	8003022 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002df6:	b903      	cbnz	r3, 8002dfa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      pllsaiused = 1;
 8002df8:	2501      	movs	r5, #1
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002dfa:	6823      	ldr	r3, [r4, #0]
 8002dfc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002e00:	d000      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
      plli2sused = 1;
 8002e02:	2601      	movs	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e04:	f013 0f20 	tst.w	r3, #32
 8002e08:	f040 8110 	bne.w	800302c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002e0c:	6823      	ldr	r3, [r4, #0]
 8002e0e:	f013 0f10 	tst.w	r3, #16
 8002e12:	d00c      	beq.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002e14:	4b84      	ldr	r3, [pc, #528]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002e16:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002e1a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002e1e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8002e22:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002e26:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e2e:	6823      	ldr	r3, [r4, #0]
 8002e30:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8002e34:	d008      	beq.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e36:	4a7c      	ldr	r2, [pc, #496]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002e38:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002e3c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002e40:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8002e42:	430b      	orrs	r3, r1
 8002e44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e48:	6823      	ldr	r3, [r4, #0]
 8002e4a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002e4e:	d008      	beq.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002e50:	4a75      	ldr	r2, [pc, #468]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002e52:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002e56:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002e5a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002e5c:	430b      	orrs	r3, r1
 8002e5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e62:	6823      	ldr	r3, [r4, #0]
 8002e64:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002e68:	d008      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e6a:	4a6f      	ldr	r2, [pc, #444]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002e6c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002e70:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002e74:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8002e76:	430b      	orrs	r3, r1
 8002e78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002e7c:	6823      	ldr	r3, [r4, #0]
 8002e7e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002e82:	d008      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002e84:	4a68      	ldr	r2, [pc, #416]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002e86:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002e8a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002e8e:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8002e90:	430b      	orrs	r3, r1
 8002e92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e96:	6823      	ldr	r3, [r4, #0]
 8002e98:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002e9c:	d008      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e9e:	4a62      	ldr	r2, [pc, #392]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002ea0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002ea4:	f023 0303 	bic.w	r3, r3, #3
 8002ea8:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002eaa:	430b      	orrs	r3, r1
 8002eac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002eb0:	6823      	ldr	r3, [r4, #0]
 8002eb2:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002eb6:	d008      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002eb8:	4a5b      	ldr	r2, [pc, #364]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002eba:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002ebe:	f023 030c 	bic.w	r3, r3, #12
 8002ec2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8002ec4:	430b      	orrs	r3, r1
 8002ec6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002eca:	6823      	ldr	r3, [r4, #0]
 8002ecc:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002ed0:	d008      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002ed2:	4a55      	ldr	r2, [pc, #340]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002ed4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002ed8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002edc:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8002ede:	430b      	orrs	r3, r1
 8002ee0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ee4:	6823      	ldr	r3, [r4, #0]
 8002ee6:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002eea:	d008      	beq.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002eec:	4a4e      	ldr	r2, [pc, #312]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002eee:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002ef2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002ef6:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002ef8:	430b      	orrs	r3, r1
 8002efa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002efe:	6823      	ldr	r3, [r4, #0]
 8002f00:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002f04:	d008      	beq.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x19c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002f06:	4a48      	ldr	r2, [pc, #288]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002f08:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002f0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f10:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002f12:	430b      	orrs	r3, r1
 8002f14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002f18:	6823      	ldr	r3, [r4, #0]
 8002f1a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002f1e:	d008      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002f20:	4a41      	ldr	r2, [pc, #260]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002f22:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002f26:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002f2a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8002f2c:	430b      	orrs	r3, r1
 8002f2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002f32:	6823      	ldr	r3, [r4, #0]
 8002f34:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002f38:	d008      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002f3a:	4a3b      	ldr	r2, [pc, #236]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002f3c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002f40:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f44:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002f46:	430b      	orrs	r3, r1
 8002f48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002f4c:	6823      	ldr	r3, [r4, #0]
 8002f4e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002f52:	d008      	beq.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002f54:	4a34      	ldr	r2, [pc, #208]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002f56:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002f5a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002f5e:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8002f60:	430b      	orrs	r3, r1
 8002f62:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002f66:	6823      	ldr	r3, [r4, #0]
 8002f68:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002f6c:	d008      	beq.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002f6e:	4a2e      	ldr	r2, [pc, #184]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002f70:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002f74:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002f78:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8002f7a:	430b      	orrs	r3, r1
 8002f7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002f80:	6823      	ldr	r3, [r4, #0]
 8002f82:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8002f86:	d00d      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002f88:	4a27      	ldr	r2, [pc, #156]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002f8a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002f8e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8002f92:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8002f94:	430b      	orrs	r3, r1
 8002f96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002f9a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8002f9c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002fa0:	f000 80aa 	beq.w	80030f8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002fa4:	6823      	ldr	r3, [r4, #0]
 8002fa6:	f013 0f08 	tst.w	r3, #8
 8002faa:	d000      	beq.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    pllsaiused = 1;
 8002fac:	2501      	movs	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002fae:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002fb2:	d008      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002fb4:	4a1c      	ldr	r2, [pc, #112]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002fb6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002fba:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8002fbe:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002fc0:	430b      	orrs	r3, r1
 8002fc2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002fc6:	6823      	ldr	r3, [r4, #0]
 8002fc8:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8002fcc:	d009      	beq.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002fce:	4a16      	ldr	r2, [pc, #88]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002fd0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002fd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fd8:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8002fdc:	430b      	orrs	r3, r1
 8002fde:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002fe2:	b926      	cbnz	r6, 8002fee <HAL_RCCEx_PeriphCLKConfig+0x272>
 8002fe4:	6823      	ldr	r3, [r4, #0]
 8002fe6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002fea:	f000 8105 	beq.w	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002fee:	4a0e      	ldr	r2, [pc, #56]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002ff0:	6813      	ldr	r3, [r2, #0]
 8002ff2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002ff6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ff8:	f7fe fd6a 	bl	8001ad0 <HAL_GetTick>
 8002ffc:	4606      	mov	r6, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002ffe:	4b0a      	ldr	r3, [pc, #40]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003006:	d079      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x380>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003008:	f7fe fd62 	bl	8001ad0 <HAL_GetTick>
 800300c:	1b80      	subs	r0, r0, r6
 800300e:	2864      	cmp	r0, #100	; 0x64
 8003010:	d9f5      	bls.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x282>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003012:	2003      	movs	r0, #3
 8003014:	e0f3      	b.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x482>
      plli2sused = 1;
 8003016:	2601      	movs	r6, #1
 8003018:	e6c5      	b.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      plli2sused = 1;
 800301a:	2601      	movs	r6, #1
 800301c:	e6d5      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x4e>
      pllsaiused = 1;
 800301e:	2501      	movs	r5, #1
 8003020:	e6d7      	b.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x56>
      plli2sused = 1;
 8003022:	2601      	movs	r6, #1
 8003024:	e6e7      	b.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003026:	bf00      	nop
 8003028:	40023800 	.word	0x40023800
    __HAL_RCC_PWR_CLK_ENABLE();
 800302c:	4b7f      	ldr	r3, [pc, #508]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 800302e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003030:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003034:	641a      	str	r2, [r3, #64]	; 0x40
 8003036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003038:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800303c:	9301      	str	r3, [sp, #4]
 800303e:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8003040:	4a7b      	ldr	r2, [pc, #492]	; (8003230 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8003042:	6813      	ldr	r3, [r2, #0]
 8003044:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003048:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800304a:	f7fe fd41 	bl	8001ad0 <HAL_GetTick>
 800304e:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003050:	4b77      	ldr	r3, [pc, #476]	; (8003230 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003058:	d106      	bne.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800305a:	f7fe fd39 	bl	8001ad0 <HAL_GetTick>
 800305e:	1bc0      	subs	r0, r0, r7
 8003060:	2864      	cmp	r0, #100	; 0x64
 8003062:	d9f5      	bls.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        return HAL_TIMEOUT;
 8003064:	2003      	movs	r0, #3
 8003066:	e0ca      	b.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x482>
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003068:	4b70      	ldr	r3, [pc, #448]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 800306a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800306c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003070:	d015      	beq.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x322>
 8003072:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003074:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8003078:	429a      	cmp	r2, r3
 800307a:	d010      	beq.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x322>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800307c:	4b6b      	ldr	r3, [pc, #428]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 800307e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003080:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8003084:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8003086:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 800308a:	6719      	str	r1, [r3, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800308c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800308e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8003092:	6719      	str	r1, [r3, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8003094:	671a      	str	r2, [r3, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003096:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003098:	f013 0f01 	tst.w	r3, #1
 800309c:	d112      	bne.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x348>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800309e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80030a0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80030a4:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80030a8:	d01d      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80030aa:	4a60      	ldr	r2, [pc, #384]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 80030ac:	6893      	ldr	r3, [r2, #8]
 80030ae:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80030b2:	6093      	str	r3, [r2, #8]
 80030b4:	495d      	ldr	r1, [pc, #372]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 80030b6:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 80030b8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80030ba:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80030be:	4313      	orrs	r3, r2
 80030c0:	670b      	str	r3, [r1, #112]	; 0x70
 80030c2:	e6a3      	b.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x90>
        tickstart = HAL_GetTick();
 80030c4:	f7fe fd04 	bl	8001ad0 <HAL_GetTick>
 80030c8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030ca:	4b58      	ldr	r3, [pc, #352]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 80030cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ce:	f013 0f02 	tst.w	r3, #2
 80030d2:	d1e4      	bne.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x322>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030d4:	f7fe fcfc 	bl	8001ad0 <HAL_GetTick>
 80030d8:	1bc0      	subs	r0, r0, r7
 80030da:	f241 3388 	movw	r3, #5000	; 0x1388
 80030de:	4298      	cmp	r0, r3
 80030e0:	d9f3      	bls.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x34e>
            return HAL_TIMEOUT;
 80030e2:	2003      	movs	r0, #3
 80030e4:	e08b      	b.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x482>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030e6:	4851      	ldr	r0, [pc, #324]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 80030e8:	6882      	ldr	r2, [r0, #8]
 80030ea:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80030ee:	4951      	ldr	r1, [pc, #324]	; (8003234 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 80030f0:	4019      	ands	r1, r3
 80030f2:	430a      	orrs	r2, r1
 80030f4:	6082      	str	r2, [r0, #8]
 80030f6:	e7dd      	b.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>
      pllsaiused = 1;
 80030f8:	2501      	movs	r5, #1
 80030fa:	e753      	b.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x228>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80030fc:	6823      	ldr	r3, [r4, #0]
 80030fe:	f013 0f01 	tst.w	r3, #1
 8003102:	d013      	beq.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 8003104:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003106:	b98b      	cbnz	r3, 800312c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003108:	4a48      	ldr	r2, [pc, #288]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 800310a:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800310e:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003112:	6860      	ldr	r0, [r4, #4]
 8003114:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003118:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800311c:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8003120:	430b      	orrs	r3, r1
 8003122:	68a1      	ldr	r1, [r4, #8]
 8003124:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8003128:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800312c:	6823      	ldr	r3, [r4, #0]
 800312e:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8003132:	d003      	beq.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8003134:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003136:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800313a:	d006      	beq.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 800313c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003140:	d01e      	beq.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x404>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003142:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003144:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003148:	d11a      	bne.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x404>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800314a:	4a38      	ldr	r2, [pc, #224]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 800314c:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003150:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003154:	6860      	ldr	r0, [r4, #4]
 8003156:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800315a:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800315e:	68e0      	ldr	r0, [r4, #12]
 8003160:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8003164:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8003168:	430b      	orrs	r3, r1
 800316a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800316e:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8003172:	f023 031f 	bic.w	r3, r3, #31
 8003176:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003178:	3901      	subs	r1, #1
 800317a:	430b      	orrs	r3, r1
 800317c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003180:	6823      	ldr	r3, [r4, #0]
 8003182:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003186:	d011      	beq.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003188:	4a28      	ldr	r2, [pc, #160]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 800318a:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800318e:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003192:	6866      	ldr	r6, [r4, #4]
 8003194:	6923      	ldr	r3, [r4, #16]
 8003196:	041b      	lsls	r3, r3, #16
 8003198:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 800319c:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 80031a0:	4303      	orrs	r3, r0
 80031a2:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 80031a6:	430b      	orrs	r3, r1
 80031a8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80031ac:	6823      	ldr	r3, [r4, #0]
 80031ae:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80031b2:	d00d      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x454>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80031b4:	6862      	ldr	r2, [r4, #4]
 80031b6:	6923      	ldr	r3, [r4, #16]
 80031b8:	041b      	lsls	r3, r3, #16
 80031ba:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80031be:	68e2      	ldr	r2, [r4, #12]
 80031c0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80031c4:	68a2      	ldr	r2, [r4, #8]
 80031c6:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80031ca:	4a18      	ldr	r2, [pc, #96]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 80031cc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80031d0:	4a16      	ldr	r2, [pc, #88]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 80031d2:	6813      	ldr	r3, [r2, #0]
 80031d4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80031d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031da:	f7fe fc79 	bl	8001ad0 <HAL_GetTick>
 80031de:	4606      	mov	r6, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80031e0:	4b12      	ldr	r3, [pc, #72]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80031e8:	d106      	bne.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80031ea:	f7fe fc71 	bl	8001ad0 <HAL_GetTick>
 80031ee:	1b80      	subs	r0, r0, r6
 80031f0:	2864      	cmp	r0, #100	; 0x64
 80031f2:	d9f5      	bls.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x464>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80031f4:	2003      	movs	r0, #3
 80031f6:	e002      	b.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x482>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80031f8:	2d01      	cmp	r5, #1
 80031fa:	d002      	beq.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x486>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80031fc:	2000      	movs	r0, #0
}
 80031fe:	b003      	add	sp, #12
 8003200:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 8003202:	4a0a      	ldr	r2, [pc, #40]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8003204:	6813      	ldr	r3, [r2, #0]
 8003206:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800320a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800320c:	f7fe fc60 	bl	8001ad0 <HAL_GetTick>
 8003210:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003212:	4b06      	ldr	r3, [pc, #24]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 800321a:	d00d      	beq.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800321c:	f7fe fc58 	bl	8001ad0 <HAL_GetTick>
 8003220:	1b40      	subs	r0, r0, r5
 8003222:	2864      	cmp	r0, #100	; 0x64
 8003224:	d9f5      	bls.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x496>
        return HAL_TIMEOUT;
 8003226:	2003      	movs	r0, #3
 8003228:	e7e9      	b.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x482>
 800322a:	bf00      	nop
 800322c:	40023800 	.word	0x40023800
 8003230:	40007000 	.word	0x40007000
 8003234:	0ffffcff 	.word	0x0ffffcff
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003238:	6823      	ldr	r3, [r4, #0]
 800323a:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 800323e:	d001      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
 8003240:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003242:	b122      	cbz	r2, 800324e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003244:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003248:	d01d      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x50a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800324a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800324c:	b9db      	cbnz	r3, 8003286 <HAL_RCCEx_PeriphCLKConfig+0x50a>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800324e:	4a35      	ldr	r2, [pc, #212]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x5a8>)
 8003250:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003254:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003258:	6960      	ldr	r0, [r4, #20]
 800325a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800325e:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8003262:	69a0      	ldr	r0, [r4, #24]
 8003264:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8003268:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 800326c:	430b      	orrs	r3, r1
 800326e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003272:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8003276:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 800327a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800327c:	3901      	subs	r1, #1
 800327e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003282:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003286:	6823      	ldr	r3, [r4, #0]
 8003288:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 800328c:	d003      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800328e:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8003290:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003294:	d031      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x57e>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003296:	6823      	ldr	r3, [r4, #0]
 8003298:	f013 0f08 	tst.w	r3, #8
 800329c:	d019      	beq.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x556>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800329e:	4a21      	ldr	r2, [pc, #132]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x5a8>)
 80032a0:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80032a4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80032a8:	6960      	ldr	r0, [r4, #20]
 80032aa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80032ae:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80032b2:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 80032b6:	430b      	orrs	r3, r1
 80032b8:	69e1      	ldr	r1, [r4, #28]
 80032ba:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 80032be:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80032c2:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80032c6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80032ca:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80032cc:	430b      	orrs	r3, r1
 80032ce:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 80032d2:	4a14      	ldr	r2, [pc, #80]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x5a8>)
 80032d4:	6813      	ldr	r3, [r2, #0]
 80032d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032da:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80032dc:	f7fe fbf8 	bl	8001ad0 <HAL_GetTick>
 80032e0:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80032e2:	4b10      	ldr	r3, [pc, #64]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x5a8>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80032ea:	d119      	bne.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80032ec:	f7fe fbf0 	bl	8001ad0 <HAL_GetTick>
 80032f0:	1b00      	subs	r0, r0, r4
 80032f2:	2864      	cmp	r0, #100	; 0x64
 80032f4:	d9f5      	bls.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x566>
        return HAL_TIMEOUT;
 80032f6:	2003      	movs	r0, #3
 80032f8:	e781      	b.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x482>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80032fa:	4a0a      	ldr	r2, [pc, #40]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x5a8>)
 80032fc:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003300:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003304:	6965      	ldr	r5, [r4, #20]
 8003306:	6a23      	ldr	r3, [r4, #32]
 8003308:	041b      	lsls	r3, r3, #16
 800330a:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800330e:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8003312:	4303      	orrs	r3, r0
 8003314:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8003318:	430b      	orrs	r3, r1
 800331a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800331e:	e7ba      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x51a>
  return HAL_OK;
 8003320:	2000      	movs	r0, #0
 8003322:	e76c      	b.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x482>
 8003324:	40023800 	.word	0x40023800

08003328 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003328:	b538      	push	{r3, r4, r5, lr}
 800332a:	4604      	mov	r4, r0
  uint32_t tickstart = 0;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800332c:	6802      	ldr	r2, [r0, #0]
 800332e:	68d3      	ldr	r3, [r2, #12]
 8003330:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003334:	60d3      	str	r3, [r2, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003336:	f7fe fbcb 	bl	8001ad0 <HAL_GetTick>
 800333a:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800333c:	6823      	ldr	r3, [r4, #0]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	f013 0f20 	tst.w	r3, #32
 8003344:	d107      	bne.n	8003356 <HAL_RTC_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003346:	f7fe fbc3 	bl	8001ad0 <HAL_GetTick>
 800334a:	1b40      	subs	r0, r0, r5
 800334c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003350:	d9f4      	bls.n	800333c <HAL_RTC_WaitForSynchro+0x14>
    {
      return HAL_TIMEOUT;
 8003352:	2003      	movs	r0, #3
 8003354:	e000      	b.n	8003358 <HAL_RTC_WaitForSynchro+0x30>
    }
  }

  return HAL_OK;
 8003356:	2000      	movs	r0, #0
}
 8003358:	bd38      	pop	{r3, r4, r5, pc}

0800335a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800335a:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800335c:	6803      	ldr	r3, [r0, #0]
 800335e:	68da      	ldr	r2, [r3, #12]
 8003360:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003364:	d001      	beq.n	800336a <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8003366:	2000      	movs	r0, #0
}
 8003368:	bd38      	pop	{r3, r4, r5, pc}
 800336a:	4604      	mov	r4, r0
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800336c:	f04f 32ff 	mov.w	r2, #4294967295
 8003370:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8003372:	f7fe fbad 	bl	8001ad0 <HAL_GetTick>
 8003376:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003378:	6823      	ldr	r3, [r4, #0]
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003380:	d107      	bne.n	8003392 <RTC_EnterInitMode+0x38>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003382:	f7fe fba5 	bl	8001ad0 <HAL_GetTick>
 8003386:	1b43      	subs	r3, r0, r5
 8003388:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800338c:	d9f4      	bls.n	8003378 <RTC_EnterInitMode+0x1e>
        return HAL_TIMEOUT;
 800338e:	2003      	movs	r0, #3
 8003390:	e7ea      	b.n	8003368 <RTC_EnterInitMode+0xe>
  return HAL_OK;
 8003392:	2000      	movs	r0, #0
 8003394:	e7e8      	b.n	8003368 <RTC_EnterInitMode+0xe>
	...

08003398 <HAL_RTC_Init>:
{
 8003398:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 800339a:	2800      	cmp	r0, #0
 800339c:	d05a      	beq.n	8003454 <HAL_RTC_Init+0xbc>
 800339e:	4604      	mov	r4, r0
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80033a0:	7f43      	ldrb	r3, [r0, #29]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d03f      	beq.n	8003426 <HAL_RTC_Init+0x8e>
  hrtc->State = HAL_RTC_STATE_BUSY;
 80033a6:	2302      	movs	r3, #2
 80033a8:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80033aa:	6823      	ldr	r3, [r4, #0]
 80033ac:	22ca      	movs	r2, #202	; 0xca
 80033ae:	625a      	str	r2, [r3, #36]	; 0x24
 80033b0:	6823      	ldr	r3, [r4, #0]
 80033b2:	2253      	movs	r2, #83	; 0x53
 80033b4:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80033b6:	4620      	mov	r0, r4
 80033b8:	f7ff ffcf 	bl	800335a <RTC_EnterInitMode>
 80033bc:	4605      	mov	r5, r0
 80033be:	2800      	cmp	r0, #0
 80033c0:	d135      	bne.n	800342e <HAL_RTC_Init+0x96>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80033c2:	6822      	ldr	r2, [r4, #0]
 80033c4:	6891      	ldr	r1, [r2, #8]
 80033c6:	4b24      	ldr	r3, [pc, #144]	; (8003458 <HAL_RTC_Init+0xc0>)
 80033c8:	400b      	ands	r3, r1
 80033ca:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80033cc:	6821      	ldr	r1, [r4, #0]
 80033ce:	688a      	ldr	r2, [r1, #8]
 80033d0:	6863      	ldr	r3, [r4, #4]
 80033d2:	6920      	ldr	r0, [r4, #16]
 80033d4:	4303      	orrs	r3, r0
 80033d6:	6960      	ldr	r0, [r4, #20]
 80033d8:	4303      	orrs	r3, r0
 80033da:	4313      	orrs	r3, r2
 80033dc:	608b      	str	r3, [r1, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80033de:	6823      	ldr	r3, [r4, #0]
 80033e0:	68e2      	ldr	r2, [r4, #12]
 80033e2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 80033e4:	6822      	ldr	r2, [r4, #0]
 80033e6:	6913      	ldr	r3, [r2, #16]
 80033e8:	68a1      	ldr	r1, [r4, #8]
 80033ea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80033ee:	6113      	str	r3, [r2, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80033f0:	6822      	ldr	r2, [r4, #0]
 80033f2:	68d3      	ldr	r3, [r2, #12]
 80033f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033f8:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80033fa:	6823      	ldr	r3, [r4, #0]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f013 0f20 	tst.w	r3, #32
 8003402:	d01b      	beq.n	800343c <HAL_RTC_Init+0xa4>
    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 8003404:	6822      	ldr	r2, [r4, #0]
 8003406:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003408:	f023 0308 	bic.w	r3, r3, #8
 800340c:	64d3      	str	r3, [r2, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800340e:	6822      	ldr	r2, [r4, #0]
 8003410:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003412:	69a1      	ldr	r1, [r4, #24]
 8003414:	430b      	orrs	r3, r1
 8003416:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003418:	6823      	ldr	r3, [r4, #0]
 800341a:	22ff      	movs	r2, #255	; 0xff
 800341c:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 800341e:	2301      	movs	r3, #1
 8003420:	7763      	strb	r3, [r4, #29]
}
 8003422:	4628      	mov	r0, r5
 8003424:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Lock = HAL_UNLOCKED;
 8003426:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8003428:	f7fe fa8c 	bl	8001944 <HAL_RTC_MspInit>
 800342c:	e7bb      	b.n	80033a6 <HAL_RTC_Init+0xe>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800342e:	6823      	ldr	r3, [r4, #0]
 8003430:	22ff      	movs	r2, #255	; 0xff
 8003432:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003434:	2304      	movs	r3, #4
 8003436:	7763      	strb	r3, [r4, #29]
    return HAL_ERROR;
 8003438:	2501      	movs	r5, #1
 800343a:	e7f2      	b.n	8003422 <HAL_RTC_Init+0x8a>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800343c:	4620      	mov	r0, r4
 800343e:	f7ff ff73 	bl	8003328 <HAL_RTC_WaitForSynchro>
 8003442:	2800      	cmp	r0, #0
 8003444:	d0de      	beq.n	8003404 <HAL_RTC_Init+0x6c>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003446:	6823      	ldr	r3, [r4, #0]
 8003448:	22ff      	movs	r2, #255	; 0xff
 800344a:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800344c:	2304      	movs	r3, #4
 800344e:	7763      	strb	r3, [r4, #29]
        return HAL_ERROR;
 8003450:	2501      	movs	r5, #1
 8003452:	e7e6      	b.n	8003422 <HAL_RTC_Init+0x8a>
     return HAL_ERROR;
 8003454:	2501      	movs	r5, #1
 8003456:	e7e4      	b.n	8003422 <HAL_RTC_Init+0x8a>
 8003458:	ff8fffbf 	.word	0xff8fffbf

0800345c <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0;
 800345c:	2300      	movs	r3, #0

  while(Value >= 10)
 800345e:	e002      	b.n	8003466 <RTC_ByteToBcd2+0xa>
  {
    bcdhigh++;
 8003460:	3301      	adds	r3, #1
    Value -= 10;
 8003462:	380a      	subs	r0, #10
 8003464:	b2c0      	uxtb	r0, r0
  while(Value >= 10)
 8003466:	2809      	cmp	r0, #9
 8003468:	d8fa      	bhi.n	8003460 <RTC_ByteToBcd2+0x4>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 800346a:	011b      	lsls	r3, r3, #4
 800346c:	b2db      	uxtb	r3, r3
}
 800346e:	4318      	orrs	r0, r3
 8003470:	4770      	bx	lr
	...

08003474 <HAL_RTC_SetTime>:
{
 8003474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8003476:	7f03      	ldrb	r3, [r0, #28]
 8003478:	2b01      	cmp	r3, #1
 800347a:	d076      	beq.n	800356a <HAL_RTC_SetTime+0xf6>
 800347c:	4604      	mov	r4, r0
 800347e:	460e      	mov	r6, r1
 8003480:	2301      	movs	r3, #1
 8003482:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003484:	2302      	movs	r3, #2
 8003486:	7743      	strb	r3, [r0, #29]
  if(Format == RTC_FORMAT_BIN)
 8003488:	2a00      	cmp	r2, #0
 800348a:	d145      	bne.n	8003518 <HAL_RTC_SetTime+0xa4>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800348c:	6803      	ldr	r3, [r0, #0]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003494:	d101      	bne.n	800349a <HAL_RTC_SetTime+0x26>
      sTime->TimeFormat = 0x00;
 8003496:	2300      	movs	r3, #0
 8003498:	730b      	strb	r3, [r1, #12]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800349a:	7830      	ldrb	r0, [r6, #0]
 800349c:	f7ff ffde 	bl	800345c <RTC_ByteToBcd2>
 80034a0:	0405      	lsls	r5, r0, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 80034a2:	7870      	ldrb	r0, [r6, #1]
 80034a4:	f7ff ffda 	bl	800345c <RTC_ByteToBcd2>
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80034a8:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80034ac:	78b0      	ldrb	r0, [r6, #2]
 80034ae:	f7ff ffd5 	bl	800345c <RTC_ByteToBcd2>
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 80034b2:	4305      	orrs	r5, r0
                        (((uint32_t)sTime->TimeFormat) << 16));
 80034b4:	7b30      	ldrb	r0, [r6, #12]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80034b6:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80034ba:	6823      	ldr	r3, [r4, #0]
 80034bc:	22ca      	movs	r2, #202	; 0xca
 80034be:	625a      	str	r2, [r3, #36]	; 0x24
 80034c0:	6823      	ldr	r3, [r4, #0]
 80034c2:	2253      	movs	r2, #83	; 0x53
 80034c4:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80034c6:	4620      	mov	r0, r4
 80034c8:	f7ff ff47 	bl	800335a <RTC_EnterInitMode>
 80034cc:	4607      	mov	r7, r0
 80034ce:	2800      	cmp	r0, #0
 80034d0:	d134      	bne.n	800353c <HAL_RTC_SetTime+0xc8>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80034d2:	6822      	ldr	r2, [r4, #0]
 80034d4:	4b26      	ldr	r3, [pc, #152]	; (8003570 <HAL_RTC_SetTime+0xfc>)
 80034d6:	402b      	ands	r3, r5
 80034d8:	6013      	str	r3, [r2, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80034da:	6822      	ldr	r2, [r4, #0]
 80034dc:	6893      	ldr	r3, [r2, #8]
 80034de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034e2:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80034e4:	6821      	ldr	r1, [r4, #0]
 80034e6:	688b      	ldr	r3, [r1, #8]
 80034e8:	6932      	ldr	r2, [r6, #16]
 80034ea:	6970      	ldr	r0, [r6, #20]
 80034ec:	4302      	orrs	r2, r0
 80034ee:	4313      	orrs	r3, r2
 80034f0:	608b      	str	r3, [r1, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80034f2:	6822      	ldr	r2, [r4, #0]
 80034f4:	68d3      	ldr	r3, [r2, #12]
 80034f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034fa:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80034fc:	6823      	ldr	r3, [r4, #0]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	f013 0f20 	tst.w	r3, #32
 8003504:	d023      	beq.n	800354e <HAL_RTC_SetTime+0xda>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003506:	6823      	ldr	r3, [r4, #0]
 8003508:	22ff      	movs	r2, #255	; 0xff
 800350a:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 800350c:	2301      	movs	r3, #1
 800350e:	7763      	strb	r3, [r4, #29]
   __HAL_UNLOCK(hrtc);
 8003510:	2300      	movs	r3, #0
 8003512:	7723      	strb	r3, [r4, #28]
}
 8003514:	4638      	mov	r0, r7
 8003516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003518:	6803      	ldr	r3, [r0, #0]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003520:	d101      	bne.n	8003526 <HAL_RTC_SetTime+0xb2>
      sTime->TimeFormat = 0x00;
 8003522:	2300      	movs	r3, #0
 8003524:	730b      	strb	r3, [r1, #12]
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8003526:	7833      	ldrb	r3, [r6, #0]
              ((uint32_t)(sTime->Minutes) << 8) | \
 8003528:	7875      	ldrb	r5, [r6, #1]
 800352a:	022d      	lsls	r5, r5, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800352c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
              ((uint32_t)sTime->Seconds) | \
 8003530:	78b0      	ldrb	r0, [r6, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 8003532:	4305      	orrs	r5, r0
              ((uint32_t)(sTime->TimeFormat) << 16));
 8003534:	7b30      	ldrb	r0, [r6, #12]
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8003536:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800353a:	e7be      	b.n	80034ba <HAL_RTC_SetTime+0x46>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800353c:	6823      	ldr	r3, [r4, #0]
 800353e:	22ff      	movs	r2, #255	; 0xff
 8003540:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003542:	2304      	movs	r3, #4
 8003544:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8003546:	2300      	movs	r3, #0
 8003548:	7723      	strb	r3, [r4, #28]
    return HAL_ERROR;
 800354a:	2701      	movs	r7, #1
 800354c:	e7e2      	b.n	8003514 <HAL_RTC_SetTime+0xa0>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800354e:	4620      	mov	r0, r4
 8003550:	f7ff feea 	bl	8003328 <HAL_RTC_WaitForSynchro>
 8003554:	2800      	cmp	r0, #0
 8003556:	d0d6      	beq.n	8003506 <HAL_RTC_SetTime+0x92>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003558:	6823      	ldr	r3, [r4, #0]
 800355a:	22ff      	movs	r2, #255	; 0xff
 800355c:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800355e:	2304      	movs	r3, #4
 8003560:	7763      	strb	r3, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8003562:	2300      	movs	r3, #0
 8003564:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 8003566:	2701      	movs	r7, #1
 8003568:	e7d4      	b.n	8003514 <HAL_RTC_SetTime+0xa0>
  __HAL_LOCK(hrtc);
 800356a:	2702      	movs	r7, #2
 800356c:	e7d2      	b.n	8003514 <HAL_RTC_SetTime+0xa0>
 800356e:	bf00      	nop
 8003570:	007f7f7f 	.word	0x007f7f7f

08003574 <HAL_RTC_SetDate>:
{
 8003574:	b570      	push	{r4, r5, r6, lr}
 __HAL_LOCK(hrtc);
 8003576:	7f03      	ldrb	r3, [r0, #28]
 8003578:	2b01      	cmp	r3, #1
 800357a:	d064      	beq.n	8003646 <HAL_RTC_SetDate+0xd2>
 800357c:	4604      	mov	r4, r0
 800357e:	460e      	mov	r6, r1
 8003580:	2301      	movs	r3, #1
 8003582:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003584:	2302      	movs	r3, #2
 8003586:	7743      	strb	r3, [r0, #29]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003588:	b93a      	cbnz	r2, 800359a <HAL_RTC_SetDate+0x26>
 800358a:	784b      	ldrb	r3, [r1, #1]
 800358c:	f013 0f10 	tst.w	r3, #16
 8003590:	d003      	beq.n	800359a <HAL_RTC_SetDate+0x26>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003592:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8003596:	330a      	adds	r3, #10
 8003598:	704b      	strb	r3, [r1, #1]
  if(Format == RTC_FORMAT_BIN)
 800359a:	2a00      	cmp	r2, #0
 800359c:	d131      	bne.n	8003602 <HAL_RTC_SetDate+0x8e>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800359e:	78f0      	ldrb	r0, [r6, #3]
 80035a0:	f7ff ff5c 	bl	800345c <RTC_ByteToBcd2>
 80035a4:	0405      	lsls	r5, r0, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 80035a6:	7870      	ldrb	r0, [r6, #1]
 80035a8:	f7ff ff58 	bl	800345c <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 80035ac:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80035b0:	78b0      	ldrb	r0, [r6, #2]
 80035b2:	f7ff ff53 	bl	800345c <RTC_ByteToBcd2>
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 80035b6:	4305      	orrs	r5, r0
                 ((uint32_t)sDate->WeekDay << 13));
 80035b8:	7830      	ldrb	r0, [r6, #0]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 80035ba:	ea45 3540 	orr.w	r5, r5, r0, lsl #13
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80035be:	6823      	ldr	r3, [r4, #0]
 80035c0:	22ca      	movs	r2, #202	; 0xca
 80035c2:	625a      	str	r2, [r3, #36]	; 0x24
 80035c4:	6823      	ldr	r3, [r4, #0]
 80035c6:	2253      	movs	r2, #83	; 0x53
 80035c8:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80035ca:	4620      	mov	r0, r4
 80035cc:	f7ff fec5 	bl	800335a <RTC_EnterInitMode>
 80035d0:	4606      	mov	r6, r0
 80035d2:	bb08      	cbnz	r0, 8003618 <HAL_RTC_SetDate+0xa4>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80035d4:	6822      	ldr	r2, [r4, #0]
 80035d6:	4b1d      	ldr	r3, [pc, #116]	; (800364c <HAL_RTC_SetDate+0xd8>)
 80035d8:	402b      	ands	r3, r5
 80035da:	6053      	str	r3, [r2, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80035dc:	6822      	ldr	r2, [r4, #0]
 80035de:	68d3      	ldr	r3, [r2, #12]
 80035e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035e4:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80035e6:	6823      	ldr	r3, [r4, #0]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	f013 0f20 	tst.w	r3, #32
 80035ee:	d01c      	beq.n	800362a <HAL_RTC_SetDate+0xb6>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035f0:	6823      	ldr	r3, [r4, #0]
 80035f2:	22ff      	movs	r2, #255	; 0xff
 80035f4:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 80035f6:	2301      	movs	r3, #1
 80035f8:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 80035fa:	2300      	movs	r3, #0
 80035fc:	7723      	strb	r3, [r4, #28]
}
 80035fe:	4630      	mov	r0, r6
 8003600:	bd70      	pop	{r4, r5, r6, pc}
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8003602:	78f3      	ldrb	r3, [r6, #3]
                  (((uint32_t)sDate->Month) << 8) | \
 8003604:	7875      	ldrb	r5, [r6, #1]
 8003606:	022d      	lsls	r5, r5, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8003608:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
                  ((uint32_t)sDate->Date) | \
 800360c:	78b0      	ldrb	r0, [r6, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 800360e:	4305      	orrs	r5, r0
                  (((uint32_t)sDate->WeekDay) << 13));
 8003610:	7830      	ldrb	r0, [r6, #0]
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8003612:	ea45 3540 	orr.w	r5, r5, r0, lsl #13
 8003616:	e7d2      	b.n	80035be <HAL_RTC_SetDate+0x4a>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003618:	6823      	ldr	r3, [r4, #0]
 800361a:	22ff      	movs	r2, #255	; 0xff
 800361c:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 800361e:	2304      	movs	r3, #4
 8003620:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8003622:	2300      	movs	r3, #0
 8003624:	7723      	strb	r3, [r4, #28]
    return HAL_ERROR;
 8003626:	2601      	movs	r6, #1
 8003628:	e7e9      	b.n	80035fe <HAL_RTC_SetDate+0x8a>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800362a:	4620      	mov	r0, r4
 800362c:	f7ff fe7c 	bl	8003328 <HAL_RTC_WaitForSynchro>
 8003630:	2800      	cmp	r0, #0
 8003632:	d0dd      	beq.n	80035f0 <HAL_RTC_SetDate+0x7c>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003634:	6823      	ldr	r3, [r4, #0]
 8003636:	22ff      	movs	r2, #255	; 0xff
 8003638:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800363a:	2304      	movs	r3, #4
 800363c:	7763      	strb	r3, [r4, #29]
        __HAL_UNLOCK(hrtc);
 800363e:	2300      	movs	r3, #0
 8003640:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 8003642:	2601      	movs	r6, #1
 8003644:	e7db      	b.n	80035fe <HAL_RTC_SetDate+0x8a>
 __HAL_LOCK(hrtc);
 8003646:	2602      	movs	r6, #2
 8003648:	e7d9      	b.n	80035fe <HAL_RTC_SetDate+0x8a>
 800364a:	bf00      	nop
 800364c:	00ffff3f 	.word	0x00ffff3f

08003650 <HAL_RTC_SetAlarm>:
{
 8003650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8003652:	7f03      	ldrb	r3, [r0, #28]
 8003654:	2b01      	cmp	r3, #1
 8003656:	f000 80a9 	beq.w	80037ac <HAL_RTC_SetAlarm+0x15c>
 800365a:	4604      	mov	r4, r0
 800365c:	460d      	mov	r5, r1
 800365e:	2301      	movs	r3, #1
 8003660:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003662:	2302      	movs	r3, #2
 8003664:	7743      	strb	r3, [r0, #29]
  if(Format == RTC_FORMAT_BIN)
 8003666:	2a00      	cmp	r2, #0
 8003668:	d14d      	bne.n	8003706 <HAL_RTC_SetAlarm+0xb6>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800366a:	6803      	ldr	r3, [r0, #0]
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003672:	d101      	bne.n	8003678 <HAL_RTC_SetAlarm+0x28>
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8003674:	2300      	movs	r3, #0
 8003676:	730b      	strb	r3, [r1, #12]
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 8003678:	6a2e      	ldr	r6, [r5, #32]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 800367a:	7828      	ldrb	r0, [r5, #0]
 800367c:	f7ff feee 	bl	800345c <RTC_ByteToBcd2>
 8003680:	0407      	lsls	r7, r0, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8003682:	7868      	ldrb	r0, [r5, #1]
 8003684:	f7ff feea 	bl	800345c <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8003688:	ea47 2700 	orr.w	r7, r7, r0, lsl #8
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800368c:	78a8      	ldrb	r0, [r5, #2]
 800368e:	f7ff fee5 	bl	800345c <RTC_ByteToBcd2>
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8003692:	4307      	orrs	r7, r0
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8003694:	7b28      	ldrb	r0, [r5, #12]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8003696:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 800369a:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
 800369e:	f7ff fedd 	bl	800345c <RTC_ByteToBcd2>
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 80036a2:	ea47 6700 	orr.w	r7, r7, r0, lsl #24
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 80036a6:	433e      	orrs	r6, r7
              ((uint32_t)sAlarm->AlarmMask));
 80036a8:	69ab      	ldr	r3, [r5, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 80036aa:	431e      	orrs	r6, r3
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80036ac:	686f      	ldr	r7, [r5, #4]
 80036ae:	69eb      	ldr	r3, [r5, #28]
 80036b0:	431f      	orrs	r7, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80036b2:	6823      	ldr	r3, [r4, #0]
 80036b4:	22ca      	movs	r2, #202	; 0xca
 80036b6:	625a      	str	r2, [r3, #36]	; 0x24
 80036b8:	6823      	ldr	r3, [r4, #0]
 80036ba:	2253      	movs	r2, #83	; 0x53
 80036bc:	625a      	str	r2, [r3, #36]	; 0x24
  if(sAlarm->Alarm == RTC_ALARM_A)
 80036be:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80036c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036c4:	d039      	beq.n	800373a <HAL_RTC_SetAlarm+0xea>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80036c6:	6822      	ldr	r2, [r4, #0]
 80036c8:	6893      	ldr	r3, [r2, #8]
 80036ca:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80036ce:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 80036d0:	6822      	ldr	r2, [r4, #0]
 80036d2:	6893      	ldr	r3, [r2, #8]
 80036d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80036d8:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 80036da:	f7fe f9f9 	bl	8001ad0 <HAL_GetTick>
 80036de:	4605      	mov	r5, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 80036e0:	6823      	ldr	r3, [r4, #0]
 80036e2:	68da      	ldr	r2, [r3, #12]
 80036e4:	f012 0f02 	tst.w	r2, #2
 80036e8:	d150      	bne.n	800378c <HAL_RTC_SetAlarm+0x13c>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80036ea:	f7fe f9f1 	bl	8001ad0 <HAL_GetTick>
 80036ee:	1b40      	subs	r0, r0, r5
 80036f0:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80036f4:	d9f4      	bls.n	80036e0 <HAL_RTC_SetAlarm+0x90>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036f6:	6823      	ldr	r3, [r4, #0]
 80036f8:	22ff      	movs	r2, #255	; 0xff
 80036fa:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80036fc:	2003      	movs	r0, #3
 80036fe:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8003700:	2300      	movs	r3, #0
 8003702:	7723      	strb	r3, [r4, #28]
        return HAL_TIMEOUT;
 8003704:	e051      	b.n	80037aa <HAL_RTC_SetAlarm+0x15a>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003706:	6803      	ldr	r3, [r0, #0]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800370e:	d101      	bne.n	8003714 <HAL_RTC_SetAlarm+0xc4>
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8003710:	2300      	movs	r3, #0
 8003712:	730b      	strb	r3, [r1, #12]
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 8003714:	6a2e      	ldr	r6, [r5, #32]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8003716:	782a      	ldrb	r2, [r5, #0]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8003718:	786b      	ldrb	r3, [r5, #1]
 800371a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 800371c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8003720:	78aa      	ldrb	r2, [r5, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8003722:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8003724:	7b2a      	ldrb	r2, [r5, #12]
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8003726:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 800372a:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800372e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8003732:	431e      	orrs	r6, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003734:	69ab      	ldr	r3, [r5, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8003736:	431e      	orrs	r6, r3
 8003738:	e7b8      	b.n	80036ac <HAL_RTC_SetAlarm+0x5c>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800373a:	6822      	ldr	r2, [r4, #0]
 800373c:	6893      	ldr	r3, [r2, #8]
 800373e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003742:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8003744:	6822      	ldr	r2, [r4, #0]
 8003746:	6893      	ldr	r3, [r2, #8]
 8003748:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800374c:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 800374e:	f7fe f9bf 	bl	8001ad0 <HAL_GetTick>
 8003752:	4605      	mov	r5, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8003754:	6823      	ldr	r3, [r4, #0]
 8003756:	68da      	ldr	r2, [r3, #12]
 8003758:	f012 0f01 	tst.w	r2, #1
 800375c:	d10d      	bne.n	800377a <HAL_RTC_SetAlarm+0x12a>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800375e:	f7fe f9b7 	bl	8001ad0 <HAL_GetTick>
 8003762:	1b40      	subs	r0, r0, r5
 8003764:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003768:	d9f4      	bls.n	8003754 <HAL_RTC_SetAlarm+0x104>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800376a:	6823      	ldr	r3, [r4, #0]
 800376c:	22ff      	movs	r2, #255	; 0xff
 800376e:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003770:	2003      	movs	r0, #3
 8003772:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8003774:	2300      	movs	r3, #0
 8003776:	7723      	strb	r3, [r4, #28]
        return HAL_TIMEOUT;
 8003778:	e017      	b.n	80037aa <HAL_RTC_SetAlarm+0x15a>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800377a:	61de      	str	r6, [r3, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800377c:	6823      	ldr	r3, [r4, #0]
 800377e:	645f      	str	r7, [r3, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003780:	6822      	ldr	r2, [r4, #0]
 8003782:	6893      	ldr	r3, [r2, #8]
 8003784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003788:	6093      	str	r3, [r2, #8]
 800378a:	e007      	b.n	800379c <HAL_RTC_SetAlarm+0x14c>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800378c:	621e      	str	r6, [r3, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800378e:	6823      	ldr	r3, [r4, #0]
 8003790:	649f      	str	r7, [r3, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003792:	6822      	ldr	r2, [r4, #0]
 8003794:	6893      	ldr	r3, [r2, #8]
 8003796:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800379a:	6093      	str	r3, [r2, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800379c:	6823      	ldr	r3, [r4, #0]
 800379e:	22ff      	movs	r2, #255	; 0xff
 80037a0:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 80037a2:	2301      	movs	r3, #1
 80037a4:	7763      	strb	r3, [r4, #29]
  __HAL_UNLOCK(hrtc);
 80037a6:	2000      	movs	r0, #0
 80037a8:	7720      	strb	r0, [r4, #28]
}
 80037aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hrtc);
 80037ac:	2002      	movs	r0, #2
 80037ae:	e7fc      	b.n	80037aa <HAL_RTC_SetAlarm+0x15a>

080037b0 <HAL_RTCEx_SetTimeStamp>:
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80037b0:	7f03      	ldrb	r3, [r0, #28]
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d02b      	beq.n	800380e <HAL_RTCEx_SetTimeStamp+0x5e>
{
 80037b6:	b430      	push	{r4, r5}
  __HAL_LOCK(hrtc);
 80037b8:	f04f 0c01 	mov.w	ip, #1
 80037bc:	f880 c01c 	strb.w	ip, [r0, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80037c0:	2302      	movs	r3, #2
 80037c2:	7743      	strb	r3, [r0, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 80037c4:	6804      	ldr	r4, [r0, #0]
 80037c6:	68a5      	ldr	r5, [r4, #8]
 80037c8:	f6a3 030b 	subw	r3, r3, #2059	; 0x80b
 80037cc:	402b      	ands	r3, r5

  tmpreg|= TimeStampEdge;
 80037ce:	4319      	orrs	r1, r3

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80037d0:	23ca      	movs	r3, #202	; 0xca
 80037d2:	6263      	str	r3, [r4, #36]	; 0x24
 80037d4:	6803      	ldr	r3, [r0, #0]
 80037d6:	2453      	movs	r4, #83	; 0x53
 80037d8:	625c      	str	r4, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 80037da:	6804      	ldr	r4, [r0, #0]
 80037dc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80037de:	f023 0306 	bic.w	r3, r3, #6
 80037e2:	64e3      	str	r3, [r4, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 80037e4:	6804      	ldr	r4, [r0, #0]
 80037e6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80037e8:	431a      	orrs	r2, r3
 80037ea:	64e2      	str	r2, [r4, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 80037ec:	6803      	ldr	r3, [r0, #0]
 80037ee:	6099      	str	r1, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 80037f0:	6802      	ldr	r2, [r0, #0]
 80037f2:	6893      	ldr	r3, [r2, #8]
 80037f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80037f8:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80037fa:	6803      	ldr	r3, [r0, #0]
 80037fc:	22ff      	movs	r2, #255	; 0xff
 80037fe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003800:	f880 c01d 	strb.w	ip, [r0, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003804:	2300      	movs	r3, #0
 8003806:	7703      	strb	r3, [r0, #28]

  return HAL_OK;
 8003808:	4618      	mov	r0, r3
}
 800380a:	bc30      	pop	{r4, r5}
 800380c:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 800380e:	2002      	movs	r0, #2
}
 8003810:	4770      	bx	lr

08003812 <HAL_SDRAM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8003812:	b1e0      	cbz	r0, 800384e <HAL_SDRAM_Init+0x3c>
{   
 8003814:	b538      	push	{r3, r4, r5, lr}
 8003816:	460d      	mov	r5, r1
 8003818:	4604      	mov	r4, r0
  {
    return HAL_ERROR;
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 800381a:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 800381e:	b18b      	cbz	r3, 8003844 <HAL_SDRAM_Init+0x32>
    HAL_SDRAM_MspInit(hsdram);
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8003820:	2302      	movs	r3, #2
 8003822:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8003826:	4621      	mov	r1, r4
 8003828:	f851 0b04 	ldr.w	r0, [r1], #4
 800382c:	f000 f9e8 	bl	8003c00 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8003830:	6862      	ldr	r2, [r4, #4]
 8003832:	4629      	mov	r1, r5
 8003834:	6820      	ldr	r0, [r4, #0]
 8003836:	f000 fa1d 	bl	8003c74 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800383a:	2301      	movs	r3, #1
 800383c:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;
 8003840:	2000      	movs	r0, #0
}
 8003842:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 8003844:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 8003848:	f7fe f88c 	bl	8001964 <HAL_SDRAM_MspInit>
 800384c:	e7e8      	b.n	8003820 <HAL_SDRAM_Init+0xe>
    return HAL_ERROR;
 800384e:	2001      	movs	r0, #1
}
 8003850:	4770      	bx	lr

08003852 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003852:	4770      	bx	lr

08003854 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003854:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b01      	cmp	r3, #1
 800385c:	d13a      	bne.n	80038d4 <HAL_TIM_Base_Start_IT+0x80>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800385e:	2302      	movs	r3, #2
 8003860:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003864:	6802      	ldr	r2, [r0, #0]
 8003866:	68d3      	ldr	r3, [r2, #12]
 8003868:	f043 0301 	orr.w	r3, r3, #1
 800386c:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800386e:	6803      	ldr	r3, [r0, #0]
 8003870:	4a1a      	ldr	r2, [pc, #104]	; (80038dc <HAL_TIM_Base_Start_IT+0x88>)
 8003872:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003876:	bf18      	it	ne
 8003878:	4293      	cmpne	r3, r2
 800387a:	d01d      	beq.n	80038b8 <HAL_TIM_Base_Start_IT+0x64>
 800387c:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003880:	4293      	cmp	r3, r2
 8003882:	d019      	beq.n	80038b8 <HAL_TIM_Base_Start_IT+0x64>
 8003884:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003888:	4293      	cmp	r3, r2
 800388a:	d015      	beq.n	80038b8 <HAL_TIM_Base_Start_IT+0x64>
 800388c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003890:	4293      	cmp	r3, r2
 8003892:	d011      	beq.n	80038b8 <HAL_TIM_Base_Start_IT+0x64>
 8003894:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003898:	4293      	cmp	r3, r2
 800389a:	d00d      	beq.n	80038b8 <HAL_TIM_Base_Start_IT+0x64>
 800389c:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d009      	beq.n	80038b8 <HAL_TIM_Base_Start_IT+0x64>
 80038a4:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d005      	beq.n	80038b8 <HAL_TIM_Base_Start_IT+0x64>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	f042 0201 	orr.w	r2, r2, #1
 80038b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038b4:	2000      	movs	r0, #0
 80038b6:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038b8:	6899      	ldr	r1, [r3, #8]
 80038ba:	4a09      	ldr	r2, [pc, #36]	; (80038e0 <HAL_TIM_Base_Start_IT+0x8c>)
 80038bc:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038be:	2a06      	cmp	r2, #6
 80038c0:	bf18      	it	ne
 80038c2:	f5b2 3f80 	cmpne.w	r2, #65536	; 0x10000
 80038c6:	d007      	beq.n	80038d8 <HAL_TIM_Base_Start_IT+0x84>
      __HAL_TIM_ENABLE(htim);
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	f042 0201 	orr.w	r2, r2, #1
 80038ce:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80038d0:	2000      	movs	r0, #0
 80038d2:	4770      	bx	lr
    return HAL_ERROR;
 80038d4:	2001      	movs	r0, #1
 80038d6:	4770      	bx	lr
  return HAL_OK;
 80038d8:	2000      	movs	r0, #0
}
 80038da:	4770      	bx	lr
 80038dc:	40010000 	.word	0x40010000
 80038e0:	00010007 	.word	0x00010007

080038e4 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038e4:	4770      	bx	lr

080038e6 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038e6:	4770      	bx	lr

080038e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038e8:	4770      	bx	lr

080038ea <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038ea:	4770      	bx	lr

080038ec <HAL_TIM_IRQHandler>:
{
 80038ec:	b510      	push	{r4, lr}
 80038ee:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80038f0:	6803      	ldr	r3, [r0, #0]
 80038f2:	691a      	ldr	r2, [r3, #16]
 80038f4:	f012 0f02 	tst.w	r2, #2
 80038f8:	d011      	beq.n	800391e <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80038fa:	68da      	ldr	r2, [r3, #12]
 80038fc:	f012 0f02 	tst.w	r2, #2
 8003900:	d00d      	beq.n	800391e <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003902:	f06f 0202 	mvn.w	r2, #2
 8003906:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003908:	2301      	movs	r3, #1
 800390a:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800390c:	6803      	ldr	r3, [r0, #0]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	f013 0f03 	tst.w	r3, #3
 8003914:	d079      	beq.n	8003a0a <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8003916:	f7ff ffe6 	bl	80038e6 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800391a:	2300      	movs	r3, #0
 800391c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800391e:	6823      	ldr	r3, [r4, #0]
 8003920:	691a      	ldr	r2, [r3, #16]
 8003922:	f012 0f04 	tst.w	r2, #4
 8003926:	d012      	beq.n	800394e <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003928:	68da      	ldr	r2, [r3, #12]
 800392a:	f012 0f04 	tst.w	r2, #4
 800392e:	d00e      	beq.n	800394e <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003930:	f06f 0204 	mvn.w	r2, #4
 8003934:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003936:	2302      	movs	r3, #2
 8003938:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800393a:	6823      	ldr	r3, [r4, #0]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003942:	d068      	beq.n	8003a16 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003944:	4620      	mov	r0, r4
 8003946:	f7ff ffce 	bl	80038e6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800394a:	2300      	movs	r3, #0
 800394c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800394e:	6823      	ldr	r3, [r4, #0]
 8003950:	691a      	ldr	r2, [r3, #16]
 8003952:	f012 0f08 	tst.w	r2, #8
 8003956:	d012      	beq.n	800397e <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003958:	68da      	ldr	r2, [r3, #12]
 800395a:	f012 0f08 	tst.w	r2, #8
 800395e:	d00e      	beq.n	800397e <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003960:	f06f 0208 	mvn.w	r2, #8
 8003964:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003966:	2304      	movs	r3, #4
 8003968:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800396a:	6823      	ldr	r3, [r4, #0]
 800396c:	69db      	ldr	r3, [r3, #28]
 800396e:	f013 0f03 	tst.w	r3, #3
 8003972:	d057      	beq.n	8003a24 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8003974:	4620      	mov	r0, r4
 8003976:	f7ff ffb6 	bl	80038e6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800397a:	2300      	movs	r3, #0
 800397c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800397e:	6823      	ldr	r3, [r4, #0]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	f012 0f10 	tst.w	r2, #16
 8003986:	d012      	beq.n	80039ae <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003988:	68da      	ldr	r2, [r3, #12]
 800398a:	f012 0f10 	tst.w	r2, #16
 800398e:	d00e      	beq.n	80039ae <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003990:	f06f 0210 	mvn.w	r2, #16
 8003994:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003996:	2308      	movs	r3, #8
 8003998:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800399a:	6823      	ldr	r3, [r4, #0]
 800399c:	69db      	ldr	r3, [r3, #28]
 800399e:	f413 7f40 	tst.w	r3, #768	; 0x300
 80039a2:	d046      	beq.n	8003a32 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80039a4:	4620      	mov	r0, r4
 80039a6:	f7ff ff9e 	bl	80038e6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039aa:	2300      	movs	r3, #0
 80039ac:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80039ae:	6823      	ldr	r3, [r4, #0]
 80039b0:	691a      	ldr	r2, [r3, #16]
 80039b2:	f012 0f01 	tst.w	r2, #1
 80039b6:	d003      	beq.n	80039c0 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80039b8:	68da      	ldr	r2, [r3, #12]
 80039ba:	f012 0f01 	tst.w	r2, #1
 80039be:	d13f      	bne.n	8003a40 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80039c0:	6823      	ldr	r3, [r4, #0]
 80039c2:	691a      	ldr	r2, [r3, #16]
 80039c4:	f012 0f80 	tst.w	r2, #128	; 0x80
 80039c8:	d003      	beq.n	80039d2 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80039ca:	68da      	ldr	r2, [r3, #12]
 80039cc:	f012 0f80 	tst.w	r2, #128	; 0x80
 80039d0:	d13d      	bne.n	8003a4e <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80039d2:	6823      	ldr	r3, [r4, #0]
 80039d4:	691a      	ldr	r2, [r3, #16]
 80039d6:	f412 7f80 	tst.w	r2, #256	; 0x100
 80039da:	d003      	beq.n	80039e4 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80039dc:	68da      	ldr	r2, [r3, #12]
 80039de:	f012 0f80 	tst.w	r2, #128	; 0x80
 80039e2:	d13b      	bne.n	8003a5c <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80039e4:	6823      	ldr	r3, [r4, #0]
 80039e6:	691a      	ldr	r2, [r3, #16]
 80039e8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80039ec:	d003      	beq.n	80039f6 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80039ee:	68da      	ldr	r2, [r3, #12]
 80039f0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80039f4:	d139      	bne.n	8003a6a <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80039f6:	6823      	ldr	r3, [r4, #0]
 80039f8:	691a      	ldr	r2, [r3, #16]
 80039fa:	f012 0f20 	tst.w	r2, #32
 80039fe:	d003      	beq.n	8003a08 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003a00:	68da      	ldr	r2, [r3, #12]
 8003a02:	f012 0f20 	tst.w	r2, #32
 8003a06:	d137      	bne.n	8003a78 <HAL_TIM_IRQHandler+0x18c>
}
 8003a08:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a0a:	f7ff ff6b 	bl	80038e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a0e:	4620      	mov	r0, r4
 8003a10:	f7ff ff6a 	bl	80038e8 <HAL_TIM_PWM_PulseFinishedCallback>
 8003a14:	e781      	b.n	800391a <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a16:	4620      	mov	r0, r4
 8003a18:	f7ff ff64 	bl	80038e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a1c:	4620      	mov	r0, r4
 8003a1e:	f7ff ff63 	bl	80038e8 <HAL_TIM_PWM_PulseFinishedCallback>
 8003a22:	e792      	b.n	800394a <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a24:	4620      	mov	r0, r4
 8003a26:	f7ff ff5d 	bl	80038e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a2a:	4620      	mov	r0, r4
 8003a2c:	f7ff ff5c 	bl	80038e8 <HAL_TIM_PWM_PulseFinishedCallback>
 8003a30:	e7a3      	b.n	800397a <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a32:	4620      	mov	r0, r4
 8003a34:	f7ff ff56 	bl	80038e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a38:	4620      	mov	r0, r4
 8003a3a:	f7ff ff55 	bl	80038e8 <HAL_TIM_PWM_PulseFinishedCallback>
 8003a3e:	e7b4      	b.n	80039aa <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003a40:	f06f 0201 	mvn.w	r2, #1
 8003a44:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a46:	4620      	mov	r0, r4
 8003a48:	f7fd fc18 	bl	800127c <HAL_TIM_PeriodElapsedCallback>
 8003a4c:	e7b8      	b.n	80039c0 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003a4e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003a52:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003a54:	4620      	mov	r0, r4
 8003a56:	f000 f8d0 	bl	8003bfa <HAL_TIMEx_BreakCallback>
 8003a5a:	e7ba      	b.n	80039d2 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003a5c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003a60:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8003a62:	4620      	mov	r0, r4
 8003a64:	f000 f8ca 	bl	8003bfc <HAL_TIMEx_Break2Callback>
 8003a68:	e7bc      	b.n	80039e4 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003a6a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003a6e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003a70:	4620      	mov	r0, r4
 8003a72:	f7ff ff3a 	bl	80038ea <HAL_TIM_TriggerCallback>
 8003a76:	e7be      	b.n	80039f6 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003a78:	f06f 0220 	mvn.w	r2, #32
 8003a7c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003a7e:	4620      	mov	r0, r4
 8003a80:	f000 f8ba 	bl	8003bf8 <HAL_TIMEx_CommutCallback>
}
 8003a84:	e7c0      	b.n	8003a08 <HAL_TIM_IRQHandler+0x11c>
	...

08003a88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003a88:	b530      	push	{r4, r5, lr}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a8a:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a8c:	4a3b      	ldr	r2, [pc, #236]	; (8003b7c <TIM_Base_SetConfig+0xf4>)
 8003a8e:	4290      	cmp	r0, r2
 8003a90:	bf14      	ite	ne
 8003a92:	f04f 0e00 	movne.w	lr, #0
 8003a96:	f04f 0e01 	moveq.w	lr, #1
 8003a9a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003a9e:	bf14      	ite	ne
 8003aa0:	4672      	movne	r2, lr
 8003aa2:	f04e 0201 	orreq.w	r2, lr, #1
 8003aa6:	b9aa      	cbnz	r2, 8003ad4 <TIM_Base_SetConfig+0x4c>
 8003aa8:	4c35      	ldr	r4, [pc, #212]	; (8003b80 <TIM_Base_SetConfig+0xf8>)
 8003aaa:	42a0      	cmp	r0, r4
 8003aac:	bf14      	ite	ne
 8003aae:	2400      	movne	r4, #0
 8003ab0:	2401      	moveq	r4, #1
 8003ab2:	4d34      	ldr	r5, [pc, #208]	; (8003b84 <TIM_Base_SetConfig+0xfc>)
 8003ab4:	42a8      	cmp	r0, r5
 8003ab6:	d00d      	beq.n	8003ad4 <TIM_Base_SetConfig+0x4c>
 8003ab8:	b964      	cbnz	r4, 8003ad4 <TIM_Base_SetConfig+0x4c>
 8003aba:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8003abe:	f504 3482 	add.w	r4, r4, #66560	; 0x10400
 8003ac2:	42a0      	cmp	r0, r4
 8003ac4:	bf14      	ite	ne
 8003ac6:	2400      	movne	r4, #0
 8003ac8:	2401      	moveq	r4, #1
 8003aca:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003ace:	42a8      	cmp	r0, r5
 8003ad0:	d000      	beq.n	8003ad4 <TIM_Base_SetConfig+0x4c>
 8003ad2:	b11c      	cbz	r4, 8003adc <TIM_Base_SetConfig+0x54>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ad4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003ad8:	684c      	ldr	r4, [r1, #4]
 8003ada:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003adc:	2a00      	cmp	r2, #0
 8003ade:	d133      	bne.n	8003b48 <TIM_Base_SetConfig+0xc0>
 8003ae0:	4a27      	ldr	r2, [pc, #156]	; (8003b80 <TIM_Base_SetConfig+0xf8>)
 8003ae2:	4290      	cmp	r0, r2
 8003ae4:	bf14      	ite	ne
 8003ae6:	2200      	movne	r2, #0
 8003ae8:	2201      	moveq	r2, #1
 8003aea:	4c26      	ldr	r4, [pc, #152]	; (8003b84 <TIM_Base_SetConfig+0xfc>)
 8003aec:	42a0      	cmp	r0, r4
 8003aee:	d02b      	beq.n	8003b48 <TIM_Base_SetConfig+0xc0>
 8003af0:	bb52      	cbnz	r2, 8003b48 <TIM_Base_SetConfig+0xc0>
 8003af2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003af6:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 8003afa:	4290      	cmp	r0, r2
 8003afc:	bf14      	ite	ne
 8003afe:	2200      	movne	r2, #0
 8003b00:	2201      	moveq	r2, #1
 8003b02:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8003b06:	42a0      	cmp	r0, r4
 8003b08:	d01e      	beq.n	8003b48 <TIM_Base_SetConfig+0xc0>
 8003b0a:	b9ea      	cbnz	r2, 8003b48 <TIM_Base_SetConfig+0xc0>
 8003b0c:	4a1e      	ldr	r2, [pc, #120]	; (8003b88 <TIM_Base_SetConfig+0x100>)
 8003b0e:	4290      	cmp	r0, r2
 8003b10:	bf14      	ite	ne
 8003b12:	2200      	movne	r2, #0
 8003b14:	2201      	moveq	r2, #1
 8003b16:	f504 349a 	add.w	r4, r4, #78848	; 0x13400
 8003b1a:	42a0      	cmp	r0, r4
 8003b1c:	d014      	beq.n	8003b48 <TIM_Base_SetConfig+0xc0>
 8003b1e:	b99a      	cbnz	r2, 8003b48 <TIM_Base_SetConfig+0xc0>
 8003b20:	4a1a      	ldr	r2, [pc, #104]	; (8003b8c <TIM_Base_SetConfig+0x104>)
 8003b22:	4290      	cmp	r0, r2
 8003b24:	bf14      	ite	ne
 8003b26:	2200      	movne	r2, #0
 8003b28:	2201      	moveq	r2, #1
 8003b2a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8003b2e:	42a0      	cmp	r0, r4
 8003b30:	d00a      	beq.n	8003b48 <TIM_Base_SetConfig+0xc0>
 8003b32:	b94a      	cbnz	r2, 8003b48 <TIM_Base_SetConfig+0xc0>
 8003b34:	4a16      	ldr	r2, [pc, #88]	; (8003b90 <TIM_Base_SetConfig+0x108>)
 8003b36:	4290      	cmp	r0, r2
 8003b38:	bf14      	ite	ne
 8003b3a:	2200      	movne	r2, #0
 8003b3c:	2201      	moveq	r2, #1
 8003b3e:	f5a4 3496 	sub.w	r4, r4, #76800	; 0x12c00
 8003b42:	42a0      	cmp	r0, r4
 8003b44:	d000      	beq.n	8003b48 <TIM_Base_SetConfig+0xc0>
 8003b46:	b122      	cbz	r2, 8003b52 <TIM_Base_SetConfig+0xca>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b48:	f423 7c40 	bic.w	ip, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b4c:	68cb      	ldr	r3, [r1, #12]
 8003b4e:	ea43 030c 	orr.w	r3, r3, ip
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b56:	694a      	ldr	r2, [r1, #20]
 8003b58:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8003b5a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b5c:	688a      	ldr	r2, [r1, #8]
 8003b5e:	62c2      	str	r2, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b60:	680a      	ldr	r2, [r1, #0]
 8003b62:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b64:	4a0b      	ldr	r2, [pc, #44]	; (8003b94 <TIM_Base_SetConfig+0x10c>)
 8003b66:	4290      	cmp	r0, r2
 8003b68:	bf14      	ite	ne
 8003b6a:	4673      	movne	r3, lr
 8003b6c:	f04e 0301 	orreq.w	r3, lr, #1
 8003b70:	b10b      	cbz	r3, 8003b76 <TIM_Base_SetConfig+0xee>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b72:	690b      	ldr	r3, [r1, #16]
 8003b74:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b76:	2301      	movs	r3, #1
 8003b78:	6143      	str	r3, [r0, #20]
}
 8003b7a:	bd30      	pop	{r4, r5, pc}
 8003b7c:	40010000 	.word	0x40010000
 8003b80:	40000800 	.word	0x40000800
 8003b84:	40000400 	.word	0x40000400
 8003b88:	40014400 	.word	0x40014400
 8003b8c:	40001800 	.word	0x40001800
 8003b90:	40002000 	.word	0x40002000
 8003b94:	40010400 	.word	0x40010400

08003b98 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003b98:	b360      	cbz	r0, 8003bf4 <HAL_TIM_Base_Init+0x5c>
{
 8003b9a:	b510      	push	{r4, lr}
 8003b9c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003b9e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003ba2:	b313      	cbz	r3, 8003bea <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003baa:	4621      	mov	r1, r4
 8003bac:	f851 0b04 	ldr.w	r0, [r1], #4
 8003bb0:	f7ff ff6a 	bl	8003a88 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bba:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003bbe:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003bc2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003bc6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003bca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003bce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bd2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003bd6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003bda:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003bde:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003be2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003be6:	2000      	movs	r0, #0
}
 8003be8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003bea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003bee:	f7ff fe30 	bl	8003852 <HAL_TIM_Base_MspInit>
 8003bf2:	e7d7      	b.n	8003ba4 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003bf4:	2001      	movs	r0, #1
}
 8003bf6:	4770      	bx	lr

08003bf8 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003bf8:	4770      	bx	lr

08003bfa <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003bfa:	4770      	bx	lr

08003bfc <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003bfc:	4770      	bx	lr
	...

08003c00 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8003c00:	b430      	push	{r4, r5}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8003c02:	680b      	ldr	r3, [r1, #0]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d018      	beq.n	8003c3a <FMC_SDRAM_Init+0x3a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8003c08:	6803      	ldr	r3, [r0, #0]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8003c0a:	4a19      	ldr	r2, [pc, #100]	; (8003c70 <FMC_SDRAM_Init+0x70>)
 8003c0c:	401a      	ands	r2, r3
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8003c0e:	684b      	ldr	r3, [r1, #4]
                        Init->RowBitsNumber      |\
 8003c10:	688c      	ldr	r4, [r1, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8003c12:	4323      	orrs	r3, r4
                        Init->MemoryDataWidth    |\
 8003c14:	68cc      	ldr	r4, [r1, #12]
                        Init->RowBitsNumber      |\
 8003c16:	4323      	orrs	r3, r4
                        Init->InternalBankNumber |\
 8003c18:	690c      	ldr	r4, [r1, #16]
                        Init->MemoryDataWidth    |\
 8003c1a:	4323      	orrs	r3, r4
                        Init->CASLatency         |\
 8003c1c:	694c      	ldr	r4, [r1, #20]
                        Init->InternalBankNumber |\
 8003c1e:	4323      	orrs	r3, r4
                        Init->WriteProtection    |\
 8003c20:	698c      	ldr	r4, [r1, #24]
                        Init->CASLatency         |\
 8003c22:	4323      	orrs	r3, r4
                        Init->SDClockPeriod      |\
 8003c24:	69cc      	ldr	r4, [r1, #28]
                        Init->WriteProtection    |\
 8003c26:	4323      	orrs	r3, r4
                        Init->ReadBurst          |\
 8003c28:	6a0c      	ldr	r4, [r1, #32]
                        Init->SDClockPeriod      |\
 8003c2a:	4323      	orrs	r3, r4
                        Init->ReadPipeDelay
 8003c2c:	6a49      	ldr	r1, [r1, #36]	; 0x24
                        Init->ReadBurst          |\
 8003c2e:	430b      	orrs	r3, r1
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8003c30:	4313      	orrs	r3, r2
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8003c32:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 8003c34:	2000      	movs	r0, #0
 8003c36:	bc30      	pop	{r4, r5}
 8003c38:	4770      	bx	lr
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8003c3a:	6804      	ldr	r4, [r0, #0]
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8003c3c:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8003c40:	69cb      	ldr	r3, [r1, #28]
                        Init->ReadBurst          |\
 8003c42:	6a0a      	ldr	r2, [r1, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8003c44:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 8003c46:	6a4b      	ldr	r3, [r1, #36]	; 0x24
                        Init->ReadBurst          |\
 8003c48:	431a      	orrs	r2, r3
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8003c4a:	4322      	orrs	r2, r4
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8003c4c:	6843      	ldr	r3, [r0, #4]
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8003c4e:	4c08      	ldr	r4, [pc, #32]	; (8003c70 <FMC_SDRAM_Init+0x70>)
 8003c50:	401c      	ands	r4, r3
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8003c52:	684b      	ldr	r3, [r1, #4]
 8003c54:	688d      	ldr	r5, [r1, #8]
 8003c56:	432b      	orrs	r3, r5
                       Init->RowBitsNumber       |\
 8003c58:	68cd      	ldr	r5, [r1, #12]
 8003c5a:	432b      	orrs	r3, r5
                       Init->MemoryDataWidth     |\
 8003c5c:	690d      	ldr	r5, [r1, #16]
 8003c5e:	432b      	orrs	r3, r5
                       Init->InternalBankNumber  |\
 8003c60:	694d      	ldr	r5, [r1, #20]
 8003c62:	432b      	orrs	r3, r5
                       Init->WriteProtection);
 8003c64:	6989      	ldr	r1, [r1, #24]
                       Init->CASLatency          |\
 8003c66:	430b      	orrs	r3, r1
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8003c68:	4323      	orrs	r3, r4
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8003c6a:	6002      	str	r2, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8003c6c:	6043      	str	r3, [r0, #4]
 8003c6e:	e7e1      	b.n	8003c34 <FMC_SDRAM_Init+0x34>
 8003c70:	ffff8000 	.word	0xffff8000

08003c74 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8003c74:	b510      	push	{r4, lr}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8003c76:	2a01      	cmp	r2, #1
 8003c78:	d025      	beq.n	8003cc6 <FMC_SDRAM_Timing_Init+0x52>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8003c7a:	6882      	ldr	r2, [r0, #8]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8003c7c:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8003c80:	680b      	ldr	r3, [r1, #0]
 8003c82:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8003c84:	684c      	ldr	r4, [r1, #4]
 8003c86:	f104 3cff 	add.w	ip, r4, #4294967295
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8003c8a:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8003c8e:	688c      	ldr	r4, [r1, #8]
 8003c90:	f104 3cff 	add.w	ip, r4, #4294967295
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8003c94:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8003c98:	68cc      	ldr	r4, [r1, #12]
 8003c9a:	f104 3cff 	add.w	ip, r4, #4294967295
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8003c9e:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8003ca2:	690c      	ldr	r4, [r1, #16]
 8003ca4:	f104 3cff 	add.w	ip, r4, #4294967295
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8003ca8:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
                       (((Timing->RPDelay)-1) << 20)             |\
 8003cac:	694c      	ldr	r4, [r1, #20]
 8003cae:	f104 3cff 	add.w	ip, r4, #4294967295
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8003cb2:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
                       (((Timing->RCDDelay)-1) << 24));
 8003cb6:	6989      	ldr	r1, [r1, #24]
 8003cb8:	3901      	subs	r1, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8003cba:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003cbe:	4313      	orrs	r3, r2
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8003cc0:	6083      	str	r3, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 8003cc2:	2000      	movs	r0, #0
 8003cc4:	bd10      	pop	{r4, pc}
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8003cc6:	6883      	ldr	r3, [r0, #8]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8003cc8:	4c13      	ldr	r4, [pc, #76]	; (8003d18 <FMC_SDRAM_Timing_Init+0xa4>)
 8003cca:	401c      	ands	r4, r3
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8003ccc:	68ca      	ldr	r2, [r1, #12]
 8003cce:	f102 3cff 	add.w	ip, r2, #4294967295
                        (((Timing->RPDelay)-1) << 20)); 
 8003cd2:	694b      	ldr	r3, [r1, #20]
 8003cd4:	1e5a      	subs	r2, r3, #1
 8003cd6:	0512      	lsls	r2, r2, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8003cd8:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
 8003cdc:	4322      	orrs	r2, r4
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8003cde:	68c3      	ldr	r3, [r0, #12]
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8003ce0:	f003 4c70 	and.w	ip, r3, #4026531840	; 0xf0000000
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8003ce4:	680b      	ldr	r3, [r1, #0]
 8003ce6:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8003ce8:	684c      	ldr	r4, [r1, #4]
 8003cea:	f104 3eff 	add.w	lr, r4, #4294967295
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8003cee:	ea43 130e 	orr.w	r3, r3, lr, lsl #4
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8003cf2:	688c      	ldr	r4, [r1, #8]
 8003cf4:	f104 3eff 	add.w	lr, r4, #4294967295
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8003cf8:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8003cfc:	690c      	ldr	r4, [r1, #16]
 8003cfe:	f104 3eff 	add.w	lr, r4, #4294967295
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8003d02:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
                       (((Timing->RCDDelay)-1) << 24));   
 8003d06:	6989      	ldr	r1, [r1, #24]
 8003d08:	3901      	subs	r1, #1
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8003d0a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003d0e:	ea43 030c 	orr.w	r3, r3, ip
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8003d12:	6082      	str	r2, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8003d14:	60c3      	str	r3, [r0, #12]
 8003d16:	e7d4      	b.n	8003cc2 <FMC_SDRAM_Timing_Init+0x4e>
 8003d18:	ff0f0fff 	.word	0xff0f0fff

08003d1c <__libc_init_array>:
 8003d1c:	b570      	push	{r4, r5, r6, lr}
 8003d1e:	4d0d      	ldr	r5, [pc, #52]	; (8003d54 <__libc_init_array+0x38>)
 8003d20:	4c0d      	ldr	r4, [pc, #52]	; (8003d58 <__libc_init_array+0x3c>)
 8003d22:	1b64      	subs	r4, r4, r5
 8003d24:	10a4      	asrs	r4, r4, #2
 8003d26:	2600      	movs	r6, #0
 8003d28:	42a6      	cmp	r6, r4
 8003d2a:	d109      	bne.n	8003d40 <__libc_init_array+0x24>
 8003d2c:	4d0b      	ldr	r5, [pc, #44]	; (8003d5c <__libc_init_array+0x40>)
 8003d2e:	4c0c      	ldr	r4, [pc, #48]	; (8003d60 <__libc_init_array+0x44>)
 8003d30:	f000 f820 	bl	8003d74 <_init>
 8003d34:	1b64      	subs	r4, r4, r5
 8003d36:	10a4      	asrs	r4, r4, #2
 8003d38:	2600      	movs	r6, #0
 8003d3a:	42a6      	cmp	r6, r4
 8003d3c:	d105      	bne.n	8003d4a <__libc_init_array+0x2e>
 8003d3e:	bd70      	pop	{r4, r5, r6, pc}
 8003d40:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d44:	4798      	blx	r3
 8003d46:	3601      	adds	r6, #1
 8003d48:	e7ee      	b.n	8003d28 <__libc_init_array+0xc>
 8003d4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d4e:	4798      	blx	r3
 8003d50:	3601      	adds	r6, #1
 8003d52:	e7f2      	b.n	8003d3a <__libc_init_array+0x1e>
 8003d54:	08005a98 	.word	0x08005a98
 8003d58:	08005a98 	.word	0x08005a98
 8003d5c:	08005a98 	.word	0x08005a98
 8003d60:	08005a9c 	.word	0x08005a9c

08003d64 <memset>:
 8003d64:	4402      	add	r2, r0
 8003d66:	4603      	mov	r3, r0
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d100      	bne.n	8003d6e <memset+0xa>
 8003d6c:	4770      	bx	lr
 8003d6e:	f803 1b01 	strb.w	r1, [r3], #1
 8003d72:	e7f9      	b.n	8003d68 <memset+0x4>

08003d74 <_init>:
 8003d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d76:	bf00      	nop
 8003d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d7a:	bc08      	pop	{r3}
 8003d7c:	469e      	mov	lr, r3
 8003d7e:	4770      	bx	lr

08003d80 <_fini>:
 8003d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d82:	bf00      	nop
 8003d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d86:	bc08      	pop	{r3}
 8003d88:	469e      	mov	lr, r3
 8003d8a:	4770      	bx	lr
