[{"title":"VLSI-EDA","date":"2024-10-09T04:00:00.000Z","path":"2024/10/09/EDA/","tags":[]},{"title":"Verilog-HDL","date":"2024-10-08T04:00:00.000Z","path":"2024/10/08/Verilog-HDL/","tags":[]},{"title":"Quick-Sort","date":"2024-01-27T04:00:00.000Z","path":"2024/01/27/Qsort/","tags":[]}]