Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar 19 09:45:58 2025
| Host         : KABASH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             109 |           40 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             208 |           78 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                Enable Signal                                |                               Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                             | reset_cond/M_reset_cond_in                                                   |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | alu_auto/slow_clock_edge/FSM_sequential_D_states_q_reg[0][0]                | reset_cond/Q[0]                                                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/D_alufn_d                                                          | reset_cond/Q[0]                                                              |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | alu_auto/slow_clock_edge/D_last_q_reg_0[0]                                  | reset_cond/Q[0]                                                              |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | alu_auto/slow_clock_edge/E[0]                                               | reset_cond/Q[0]                                                              |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | alu_auto/slow_clock_edge/FSM_sequential_D_states_q_reg[3][0]                | reset_cond/Q[0]                                                              |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | alu_auto/D_a_d                                                              | reset_cond/Q[0]                                                              |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | alu_auto/D_b_d                                                              | reset_cond/Q[0]                                                              |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | alu_manual/D_b_q[31]_i_1__0_n_0                                             | reset_cond/Q[0]                                                              |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | alu_manual/D_a_q[31]_i_1__0_n_0                                             | reset_cond/Q[0]                                                              |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | alu_manual/D_b_q[15]_i_1_n_0                                                | reset_cond/Q[0]                                                              |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | alu_manual/D_a_q[15]_i_1_n_0                                                | reset_cond/Q[0]                                                              |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG |                                                                             |                                                                              |                9 |             17 |         1.89 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_1474072100[0].io_button_cond/D_ctr_q[0]_i_2__3_n_0 | alu_manual/forLoop_idx_0_1474072100[0].io_button_cond/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_1474072100[1].io_button_cond/D_ctr_q[0]_i_1__0_n_0 | alu_auto/forLoop_idx_0_1108441367[1].io_button_cond/sync/D_pipe_q_reg[1]_0   |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_1474072100[2].io_button_cond/D_ctr_q[0]_i_2__2_n_0 | alu_manual/forLoop_idx_0_1474072100[2].io_button_cond/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_1474072100[4].io_button_cond/D_ctr_q[0]_i_2__1_n_0 | alu_manual/forLoop_idx_0_1474072100[4].io_button_cond/sync/clear             |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | alu_auto/forLoop_idx_0_1108441367[1].io_button_cond/D_ctr_q[0]_i_2_n_0      | alu_auto/forLoop_idx_0_1108441367[1].io_button_cond/sync/D_pipe_q_reg[1]_0   |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | forLoop_idx_0_1953206046[3].io_button_cond/D_ctr_q[0]_i_2__0_n_0            | forLoop_idx_0_1953206046[3].io_button_cond/sync/D_pipe_q_reg[1]_0            |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                                                             | alu_manual/seg/ctr/D_ctr_q[0]_i_1__5_n_0                                     |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                                             | alu_auto/seg/ctr/D_ctr_q[0]_i_1_n_0                                          |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                                             | reset_cond/Q[0]                                                              |               27 |             69 |         2.56 |
+----------------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+--------------+


