Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Sun Mar 21 00:12:40 2021
| Host             : Artak-New running 64-bit major release  (build 9200)
| Command          : report_power -file Mars_AX3_PM3_power_routed.rpt -pb Mars_AX3_PM3_power_summary_routed.pb -rpx Mars_AX3_PM3_power_routed.rpx
| Design           : Mars_AX3_PM3
| Device           : xc7a100tcsg324-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.132        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.031        |
| Device Static (W)        | 0.101        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 79.8         |
| Junction Temperature (C) | 30.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.096 |       36 |       --- |             --- |
| Slice Logic              |     0.029 |    43040 |       --- |             --- |
|   LUT as Logic           |     0.025 |    14506 |     63400 |           22.88 |
|   LUT as Distributed RAM |     0.002 |     1112 |     19000 |            5.85 |
|   Register               |     0.002 |    19839 |    126800 |           15.65 |
|   CARRY4                 |    <0.001 |      456 |     15850 |            2.88 |
|   F7/F8 Muxes            |    <0.001 |      189 |     63400 |            0.30 |
|   LUT as Shift Register  |    <0.001 |      555 |     19000 |            2.92 |
|   Others                 |    <0.001 |     1928 |       --- |             --- |
| Signals                  |     0.040 |    31906 |       --- |             --- |
| Block RAM                |     0.031 |     15.5 |       135 |           11.48 |
| MMCM                     |     0.289 |        3 |         6 |           50.00 |
| PLL                      |     0.091 |        1 |         6 |           16.67 |
| I/O                      |     0.318 |       78 |       210 |           37.14 |
| PHASER                   |     0.134 |       14 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.101 |          |           |                 |
| Total                    |     1.132 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.256 |       0.238 |      0.018 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.344 |       0.326 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.012 |       0.008 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.130 |       0.126 |      0.004 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clk100                                                                                                                                                    | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1                                                                                                                                 |            10.0 |
| Clk100                                                                                                                                                    | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/ui_addn_clk_1                                                                                                                                |            10.0 |
| Clk200                                                                                                                                                    | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout2                                                                                                                                 |             5.0 |
| Clk50                                                                                                                                                     | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout0                                                                                                                                 |            20.0 |
| Clk50_DDR                                                                                                                                                 | Clk50_DDR                                                                                                                                                                                                         |            20.0 |
| ETH_RXC                                                                                                                                                   | ETH_RXC                                                                                                                                                                                                           |             8.0 |
| Mars_AX3_i/CPU/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                              | Mars_AX3_i/CPU/mdm_0/U0/Use_E2.BSCAN_I/DRCK                                                                                                                                                                       |            33.3 |
| Mars_AX3_i/CPU/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                            | Mars_AX3_i/CPU/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                               |            33.3 |
| clk_out1_Mars_AX3_clk_wiz_0                                                                                                                               | Mars_AX3_i/Ethernet/clk_wiz/inst/clk_out1_Mars_AX3_clk_wiz_0                                                                                                                                                      |             8.0 |
| clk_pll_i                                                                                                                                                 | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |            10.0 |
| clkfbout                                                                                                                                                  | Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkfbout                                                                                                                      |             8.0 |
| clkfbout_Mars_AX3_clk_wiz_0                                                                                                                               | Mars_AX3_i/Ethernet/clk_wiz/inst/clkfbout_Mars_AX3_clk_wiz_0                                                                                                                                                      |            10.0 |
| clkout0                                                                                                                                                   | Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0                                                                                                                       |             8.0 |
| clkout1                                                                                                                                                   | Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1                                                                                                                       |             8.0 |
| freq_refclk                                                                                                                                               | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.3 |
| iserdes_clkdiv                                                                                                                                            | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv       |            10.0 |
| mem_refclk                                                                                                                                                | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             2.5 |
| oserdes_clk                                                                                                                                               | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             2.5 |
| oserdes_clk_1                                                                                                                                             | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             2.5 |
| oserdes_clk_2                                                                                                                                             | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             2.5 |
| oserdes_clk_3                                                                                                                                             | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             2.5 |
| oserdes_clkdiv                                                                                                                                            | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_1                                                                                                                                          | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_2                                                                                                                                          | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_3                                                                                                                                          | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |             5.0 |
| pll_clk3_out                                                                                                                                              | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |            10.0 |
| pll_clkfbout                                                                                                                                              | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |            20.0 |
| sync_pulse                                                                                                                                                | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            40.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/A_rst_primitives_reg |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| Mars_AX3_PM3                  |     1.031 |
|   Mars_AX3_i                  |     1.030 |
|     CPU                       |     0.044 |
|       interconnect_CPU        |     0.002 |
|       microblaze_CPU          |     0.038 |
|       microblaze_axi_intc     |     0.002 |
|       microblaze_local_memory |     0.001 |
|     Ethernet                  |     0.287 |
|       axi_dma                 |     0.015 |
|       axi_ethernet            |     0.165 |
|       clk_wiz                 |     0.106 |
|     IIC                       |     0.002 |
|       U0                      |     0.002 |
|     Memory                    |     0.684 |
|       SDRAM                   |     0.676 |
|       interconnect_DDR        |     0.008 |
|     QSPI                      |     0.006 |
|       U0                      |     0.006 |
|     axi_timer                 |     0.003 |
|       U0                      |     0.003 |
|     xadc_wiz_0                |     0.004 |
|       U0                      |     0.004 |
+-------------------------------+-----------+


