TimeQuest Timing Analyzer report for Ex8
Fri Dec 11 12:28:38 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'spi2dac:top_spi2dac|clk_1MHz'
 14. Slow 1200mV 85C Model Setup: 'clk_div:top_clk_div|clkout'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'spi2dac:top_spi2dac|clk_1MHz'
 17. Slow 1200mV 85C Model Hold: 'clk_div:top_clk_div|clkout'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'spi2dac:top_spi2dac|clk_1MHz'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:top_clk_div|clkout'
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 31. Slow 1200mV 0C Model Setup: 'spi2dac:top_spi2dac|clk_1MHz'
 32. Slow 1200mV 0C Model Setup: 'clk_div:top_clk_div|clkout'
 33. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 34. Slow 1200mV 0C Model Hold: 'spi2dac:top_spi2dac|clk_1MHz'
 35. Slow 1200mV 0C Model Hold: 'clk_div:top_clk_div|clkout'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'spi2dac:top_spi2dac|clk_1MHz'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:top_clk_div|clkout'
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 48. Fast 1200mV 0C Model Setup: 'spi2dac:top_spi2dac|clk_1MHz'
 49. Fast 1200mV 0C Model Setup: 'clk_div:top_clk_div|clkout'
 50. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 51. Fast 1200mV 0C Model Hold: 'spi2dac:top_spi2dac|clk_1MHz'
 52. Fast 1200mV 0C Model Hold: 'clk_div:top_clk_div|clkout'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'spi2dac:top_spi2dac|clk_1MHz'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:top_clk_div|clkout'
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Board Trace Model Assignments
 63. Input Transition Times
 64. Slow Corner Signal Integrity Metrics
 65. Fast Corner Signal Integrity Metrics
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; Ex8                                                                ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C16F484C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; clk_div:top_clk_div|clkout   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:top_clk_div|clkout }   ;
; CLOCK_50                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                     ;
; spi2dac:top_spi2dac|clk_1MHz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi2dac:top_spi2dac|clk_1MHz } ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                           ;
+-------------+-----------------+------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                   ; Note                                                          ;
+-------------+-----------------+------------------------------+---------------------------------------------------------------+
; 285.8 MHz   ; 250.0 MHz       ; CLOCK_50                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 474.61 MHz  ; 474.61 MHz      ; spi2dac:top_spi2dac|clk_1MHz ;                                                               ;
; 1466.28 MHz ; 500.0 MHz       ; clk_div:top_clk_div|clkout   ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                   ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -2.499 ; -55.368       ;
; spi2dac:top_spi2dac|clk_1MHz ; -1.107 ; -17.330       ;
; clk_div:top_clk_div|clkout   ; 0.318  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -0.215 ; -0.215        ;
; spi2dac:top_spi2dac|clk_1MHz ; 0.243  ; 0.000         ;
; clk_div:top_clk_div|clkout   ; 0.385  ; 0.000         ;
+------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -3.000 ; -38.000       ;
; spi2dac:top_spi2dac|clk_1MHz ; -1.000 ; -21.000       ;
; clk_div:top_clk_div|clkout   ; -1.000 ; -1.000        ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -2.499 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.065      ;
; -2.499 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.065      ;
; -2.499 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.065      ;
; -2.499 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.065      ;
; -2.499 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.065      ;
; -2.499 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.065      ;
; -2.458 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.392      ;
; -2.458 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.392      ;
; -2.458 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.392      ;
; -2.458 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.392      ;
; -2.458 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.392      ;
; -2.458 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.392      ;
; -2.421 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.355      ;
; -2.421 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.355      ;
; -2.421 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.355      ;
; -2.421 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.355      ;
; -2.421 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.355      ;
; -2.421 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.355      ;
; -2.403 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.337      ;
; -2.403 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.337      ;
; -2.403 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.337      ;
; -2.403 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.337      ;
; -2.403 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.337      ;
; -2.403 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.337      ;
; -2.381 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.430     ; 2.946      ;
; -2.377 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.943      ;
; -2.377 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.943      ;
; -2.377 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.943      ;
; -2.377 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.943      ;
; -2.377 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.943      ;
; -2.377 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.943      ;
; -2.340 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.273      ;
; -2.303 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.236      ;
; -2.285 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.218      ;
; -2.259 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.430     ; 2.824      ;
; -2.218 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.430     ; 2.783      ;
; -2.218 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.430     ; 2.783      ;
; -2.190 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.756      ;
; -2.190 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.756      ;
; -2.190 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.756      ;
; -2.190 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.756      ;
; -2.190 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.756      ;
; -2.190 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.756      ;
; -2.177 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.110      ;
; -2.177 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.110      ;
; -2.169 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.103      ;
; -2.169 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.103      ;
; -2.169 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.103      ;
; -2.169 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.103      ;
; -2.169 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.103      ;
; -2.169 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.103      ;
; -2.159 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.093      ;
; -2.159 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.093      ;
; -2.159 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.093      ;
; -2.159 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.093      ;
; -2.159 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.093      ;
; -2.159 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.093      ;
; -2.153 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.087      ;
; -2.153 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.087      ;
; -2.153 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.087      ;
; -2.153 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.087      ;
; -2.153 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.087      ;
; -2.153 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.087      ;
; -2.146 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.065      ;
; -2.146 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.065      ;
; -2.146 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.065      ;
; -2.140 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.073      ;
; -2.140 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.073      ;
; -2.133 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.068      ;
; -2.133 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.068      ;
; -2.133 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.068      ;
; -2.133 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.068      ;
; -2.133 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.068      ;
; -2.133 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.068      ;
; -2.122 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.055      ;
; -2.122 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.055      ;
; -2.105 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 3.392      ;
; -2.105 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 3.392      ;
; -2.105 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 3.392      ;
; -2.096 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.430     ; 2.661      ;
; -2.096 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.430     ; 2.661      ;
; -2.088 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.023      ;
; -2.088 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.023      ;
; -2.088 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.023      ;
; -2.088 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.023      ;
; -2.088 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.023      ;
; -2.088 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.023      ;
; -2.072 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.430     ; 2.637      ;
; -2.068 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 3.355      ;
; -2.068 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 3.355      ;
; -2.068 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 3.355      ;
; -2.062 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.431     ; 2.626      ;
; -2.062 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.431     ; 2.626      ;
; -2.062 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.431     ; 2.626      ;
; -2.062 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.431     ; 2.626      ;
; -2.062 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.431     ; 2.626      ;
; -2.062 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.431     ; 2.626      ;
; -2.054 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.430     ; 2.619      ;
; -2.051 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.984      ;
; -2.050 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 3.337      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi2dac:top_spi2dac|clk_1MHz'                                                                                                                           ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.107 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 2.041      ;
; -1.107 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 2.041      ;
; -1.107 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 2.041      ;
; -1.107 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 2.041      ;
; -1.107 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 2.041      ;
; -0.965 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.899      ;
; -0.965 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.899      ;
; -0.965 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.899      ;
; -0.965 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.899      ;
; -0.965 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.899      ;
; -0.961 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.895      ;
; -0.956 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.890      ;
; -0.955 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.889      ;
; -0.947 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.881      ;
; -0.853 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[4]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.579      ;
; -0.848 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[1]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.574      ;
; -0.848 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[2]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.574      ;
; -0.848 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[3]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.574      ;
; -0.848 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[4]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.574      ;
; -0.848 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[0]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.574      ;
; -0.848 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[6]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.574      ;
; -0.843 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[2]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.569      ;
; -0.843 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[11] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.569      ;
; -0.815 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.749      ;
; -0.814 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.748      ;
; -0.814 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.748      ;
; -0.809 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.743      ;
; -0.805 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.739      ;
; -0.805 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.739      ;
; -0.805 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.739      ;
; -0.805 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.739      ;
; -0.805 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.739      ;
; -0.803 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.737      ;
; -0.799 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.733      ;
; -0.762 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.696      ;
; -0.761 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.695      ;
; -0.719 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[7]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.445      ;
; -0.718 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[3]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.444      ;
; -0.717 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[9]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.443      ;
; -0.715 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[5]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.441      ;
; -0.710 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[10] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.436      ;
; -0.708 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[8]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.434      ;
; -0.705 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.639      ;
; -0.705 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.639      ;
; -0.705 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.639      ;
; -0.705 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.639      ;
; -0.705 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.639      ;
; -0.620 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.554      ;
; -0.619 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.553      ;
; -0.614 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.548      ;
; -0.614 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.548      ;
; -0.614 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.548      ;
; -0.614 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.548      ;
; -0.614 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.548      ;
; -0.572 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|dac_cs        ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.298      ;
; -0.544 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[12] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 1.270      ;
; -0.460 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.394      ;
; -0.459 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.393      ;
; -0.370 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.304      ;
; -0.360 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.294      ;
; -0.359 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.293      ;
; -0.355 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.289      ;
; -0.330 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.264      ;
; -0.292 ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.226      ;
; -0.289 ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.223      ;
; -0.287 ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.221      ;
; -0.263 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[13] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 0.989      ;
; -0.250 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[15] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 0.976      ;
; -0.248 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[14] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.259     ; 0.974      ;
; -0.161 ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.095      ;
; -0.160 ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.094      ;
; -0.159 ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.093      ;
; -0.159 ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.093      ;
; -0.157 ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.091      ;
; -0.157 ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.091      ;
; -0.111 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 1.045      ;
; -0.054 ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 0.988      ;
; -0.051 ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 0.985      ;
; -0.035 ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 0.969      ;
; -0.022 ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 0.956      ;
; 0.121  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[11] ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.380      ; 2.264      ;
; 0.124  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[4]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.380      ; 2.261      ;
; 0.126  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[2]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.380      ; 2.259      ;
; 0.131  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[6]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.380      ; 2.254      ;
; 0.213  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 0.721      ;
; 0.216  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.061     ; 0.718      ;
; 0.250  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[5]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.380      ; 2.135      ;
; 0.252  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[8]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.380      ; 2.133      ;
; 0.255  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[3]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.380      ; 2.130      ;
; 0.256  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[10] ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.380      ; 2.129      ;
; 0.257  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[7]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.380      ; 2.128      ;
; 0.260  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[9]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.380      ; 2.125      ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:top_clk_div|clkout'                                                                                ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.318 ; FF:comb_3|out ; FF:comb_3|out ; clk_div:top_clk_div|clkout ; clk_div:top_clk_div|clkout ; 1.000        ; -0.038     ; 0.659      ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.215 ; clk_div:top_clk_div|clkout                 ; pulse_gen:top_pulse_gen|pulse_out          ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; 0.000        ; 2.408      ; 2.569      ;
; 0.015  ; clk_div:top_clk_div|clkout                 ; clk_div:top_clk_div|clkout                 ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; 0.000        ; 2.406      ; 2.797      ;
; 0.056  ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 2.413      ; 2.855      ;
; 0.116  ; clk_div:top_clk_div|clkout                 ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; 0.000        ; 2.408      ; 2.900      ;
; 0.350  ; clk_div:top_clk_div|clkout                 ; pulse_gen:top_pulse_gen|pulse_out          ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; -0.500       ; 2.408      ; 2.634      ;
; 0.359  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.365  ; clk_div:top_clk_div|count[21]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.597      ;
; 0.370  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.259      ; 0.816      ;
; 0.374  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.259      ; 0.820      ;
; 0.417  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.259      ; 0.863      ;
; 0.465  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.050      ;
; 0.467  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[16]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.052      ;
; 0.468  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.054      ;
; 0.478  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.064      ;
; 0.479  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.064      ;
; 0.481  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[16]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.066      ;
; 0.482  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.068      ;
; 0.482  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.068      ;
; 0.546  ; clk_div:top_clk_div|count[13]              ; clk_div:top_clk_div|count[13]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.778      ;
; 0.546  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[16]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.778      ;
; 0.550  ; clk_div:top_clk_div|count[18]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.782      ;
; 0.552  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.770      ;
; 0.555  ; clk_div:top_clk_div|count[10]              ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.788      ;
; 0.557  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.790      ;
; 0.558  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[1]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[14]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.791      ;
; 0.559  ; clk_div:top_clk_div|count[12]              ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.791      ;
; 0.560  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[3]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.778      ;
; 0.560  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[15]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.778      ;
; 0.562  ; clk_div:top_clk_div|count[19]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.563  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[3]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.782      ;
; 0.563  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.781      ;
; 0.563  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.781      ;
; 0.569  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.802      ;
; 0.571  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[17]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.573  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.575  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[13]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.160      ;
; 0.576  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.162      ;
; 0.579  ; clk_div:top_clk_div|count[19]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.164      ;
; 0.579  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.164      ;
; 0.580  ; spi2dac:top_spi2dac|ctr[1]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.166      ;
; 0.588  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|dac_start              ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.259      ; 1.034      ;
; 0.589  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[0]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.807      ;
; 0.592  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.178      ;
; 0.593  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.178      ;
; 0.594  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.180      ;
; 0.594  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.180      ;
; 0.594  ; spi2dac:top_spi2dac|ctr[0]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.180      ;
; 0.604  ; clk_div:top_clk_div|clkout                 ; clk_div:top_clk_div|clkout                 ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; -0.500       ; 2.406      ; 2.886      ;
; 0.612  ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; -0.500       ; 2.413      ; 2.911      ;
; 0.622  ; clk_div:top_clk_div|count[20]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.207      ;
; 0.648  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.865      ;
; 0.666  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.884      ;
; 0.687  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.273      ;
; 0.688  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.274      ;
; 0.689  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[16]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.274      ;
; 0.701  ; clk_div:top_clk_div|count[20]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.919      ;
; 0.701  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.286      ;
; 0.706  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.292      ;
; 0.707  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.926      ;
; 0.707  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.290      ;
; 0.708  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.294      ;
; 0.713  ; clk_div:top_clk_div|clkout                 ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; -0.500       ; 2.408      ; 2.997      ;
; 0.715  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.301      ;
; 0.752  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.970      ;
; 0.768  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.985      ;
; 0.770  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.987      ;
; 0.782  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.000      ;
; 0.799  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.385      ;
; 0.801  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.386      ;
; 0.801  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.386      ;
; 0.802  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.388      ;
; 0.808  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.027      ;
; 0.815  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.400      ;
; 0.817  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[13]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.400      ;
; 0.820  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.406      ;
; 0.823  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.406      ;
; 0.827  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.413      ;
; 0.833  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.051      ;
; 0.834  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.052      ;
; 0.836  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.068      ;
; 0.836  ; clk_div:top_clk_div|count[19]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.054      ;
; 0.846  ; clk_div:top_clk_div|count[12]              ; clk_div:top_clk_div|count[13]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.078      ;
; 0.846  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[15]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.064      ;
; 0.847  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[2]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.066      ;
; 0.847  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[3]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.066      ;
; 0.848  ; clk_div:top_clk_div|count[10]              ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.078      ;
; 0.850  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[3]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.068      ;
; 0.852  ; spi2dac:top_spi2dac|ctr[1]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.071      ;
; 0.852  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.070      ;
; 0.852  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.070      ;
; 0.854  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; -0.291     ; 0.720      ;
; 0.857  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[2]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; -0.291     ; 0.723      ;
; 0.859  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[1]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.077      ;
; 0.861  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.079      ;
; 0.876  ; clk_div:top_clk_div|count[8]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.430      ; 1.463      ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi2dac:top_spi2dac|clk_1MHz'                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.243 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[3]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.536      ; 1.946      ;
; 0.244 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[7]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.536      ; 1.947      ;
; 0.246 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[9]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.536      ; 1.949      ;
; 0.249 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[5]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.536      ; 1.952      ;
; 0.249 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[10] ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.536      ; 1.952      ;
; 0.251 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[8]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.536      ; 1.954      ;
; 0.381 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[6]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.536      ; 2.084      ;
; 0.382 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[2]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.536      ; 2.085      ;
; 0.383 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[4]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.536      ; 2.086      ;
; 0.391 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 0.609      ;
; 0.391 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[11] ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.536      ; 2.094      ;
; 0.392 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 0.610      ;
; 0.393 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 0.611      ;
; 0.554 ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 0.772      ;
; 0.556 ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 0.774      ;
; 0.556 ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 0.774      ;
; 0.559 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 0.777      ;
; 0.561 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 0.779      ;
; 0.576 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 0.794      ;
; 0.584 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 0.802      ;
; 0.620 ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 0.838      ;
; 0.684 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 0.902      ;
; 0.741 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[15] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 0.860      ;
; 0.743 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[14] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 0.862      ;
; 0.753 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[13] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 0.872      ;
; 0.794 ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.012      ;
; 0.794 ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.012      ;
; 0.795 ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.013      ;
; 0.795 ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.013      ;
; 0.796 ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.014      ;
; 0.796 ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.014      ;
; 0.834 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.052      ;
; 0.835 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.053      ;
; 0.851 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.069      ;
; 0.853 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.071      ;
; 0.863 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.081      ;
; 0.865 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.083      ;
; 0.879 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.097      ;
; 0.892 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.110      ;
; 0.897 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.115      ;
; 0.932 ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.150      ;
; 0.934 ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.152      ;
; 0.936 ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.154      ;
; 0.939 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.157      ;
; 0.943 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.161      ;
; 0.945 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.163      ;
; 0.947 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.165      ;
; 0.963 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.181      ;
; 0.965 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.183      ;
; 0.978 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[12] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.097      ;
; 1.041 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.259      ;
; 1.042 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|dac_cs        ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.161      ;
; 1.045 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.263      ;
; 1.172 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.390      ;
; 1.172 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.390      ;
; 1.172 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.390      ;
; 1.172 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.390      ;
; 1.177 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[10] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.296      ;
; 1.179 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[8]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.298      ;
; 1.185 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[5]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.304      ;
; 1.188 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[3]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.307      ;
; 1.192 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[9]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.311      ;
; 1.193 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[7]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.312      ;
; 1.203 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.421      ;
; 1.207 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.425      ;
; 1.290 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.508      ;
; 1.310 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[1]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.429      ;
; 1.310 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[2]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.429      ;
; 1.310 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[3]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.429      ;
; 1.310 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[4]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.429      ;
; 1.310 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[0]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.429      ;
; 1.317 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[11] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.436      ;
; 1.324 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[2]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.443      ;
; 1.328 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.546      ;
; 1.329 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[4]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.448      ;
; 1.329 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[6]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.068     ; 1.448      ;
; 1.330 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.548      ;
; 1.338 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.556      ;
; 1.342 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.560      ;
; 1.346 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.564      ;
; 1.347 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.565      ;
; 1.351 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.569      ;
; 1.355 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.573      ;
; 1.392 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.610      ;
; 1.392 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.610      ;
; 1.392 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.610      ;
; 1.470 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.688      ;
; 1.483 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.701      ;
; 1.483 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.701      ;
; 1.509 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.727      ;
; 1.702 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.920      ;
; 1.702 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.061      ; 1.920      ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:top_clk_div|clkout'                                                                                 ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.385 ; FF:comb_3|out ; FF:comb_3|out ; clk_div:top_clk_div|clkout ; clk_div:top_clk_div|clkout ; 0.000        ; 0.038      ; 0.580      ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                         ;
+--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|clkout                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[10]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[11]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[12]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[13]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[14]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[15]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[16]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[17]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[18]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[19]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[20]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[21]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[8]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[9]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|pulse_out          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|dac_start              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.IDLE          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[12]              ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[13]              ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[16]              ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[18]              ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[21]              ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[10]              ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[5]               ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[7]               ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[4]                 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[0]               ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[11]              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[14]              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[15]              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[17]              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[19]              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[1]               ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[20]              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[2]               ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[3]               ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[4]               ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[6]               ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz               ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[0]                 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[1]                 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[2]                 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[3]                 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|dac_start              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.IDLE          ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|clkout                 ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[8]               ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[9]               ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|pulse_out          ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[12]|clk                  ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[13]|clk                  ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[16]|clk                  ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[18]|clk                  ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[21]|clk                  ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[10]|clk                  ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[5]|clk                   ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[7]|clk                   ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|ctr[4]|clk                     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[0]|clk                   ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[11]|clk                  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[14]|clk                  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[15]|clk                  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[17]|clk                  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[19]|clk                  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[1]|clk                   ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[20]|clk                  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[2]|clk                   ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[3]|clk                   ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[4]|clk                   ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[6]|clk                   ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|clk_1MHz|clk                   ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|ctr[0]|clk                     ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|ctr[1]|clk                     ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|ctr[2]|clk                     ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|ctr[3]|clk                     ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|dac_start|clk                  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|sr_state.IDLE|clk              ;
+--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi2dac:top_spi2dac|clk_1MHz'                                                                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_cs|clk                ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_ld|clk                ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[10]|clk         ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[11]|clk         ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[12]|clk         ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[13]|clk         ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[14]|clk         ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[15]|clk         ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[2]|clk          ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[3]|clk          ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[4]|clk          ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[5]|clk          ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[6]|clk          ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[7]|clk          ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[8]|clk          ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[9]|clk          ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[0]|clk              ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[1]|clk              ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[2]|clk              ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[3]|clk              ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[4]|clk              ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|inclk[0] ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz|q                ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|inclk[0] ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|outclk   ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_cs|clk                ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_ld|clk                ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[10]|clk         ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[11]|clk         ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[12]|clk         ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[13]|clk         ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[14]|clk         ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[15]|clk         ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[2]|clk          ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[3]|clk          ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:top_clk_div|clkout'                                                    ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:top_clk_div|clkout ; Rise       ; FF:comb_3|out        ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; clk_div:top_clk_div|clkout ; Rise       ; FF:comb_3|out        ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; clk_div:top_clk_div|clkout ; Rise       ; FF:comb_3|out        ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; clk_div:top_clk_div|clkout ; Rise       ; comb_3|out|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:top_clk_div|clkout ; Rise       ; top_clk_div|clkout|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:top_clk_div|clkout ; Rise       ; top_clk_div|clkout|q ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; clk_div:top_clk_div|clkout ; Rise       ; comb_3|out|clk       ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 5.299 ; 5.317 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 5.439 ; 5.434 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 6.484 ; 6.555 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 6.068 ; 6.177 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 4.359 ;       ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 5.157 ; 5.177 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 5.294 ; 5.287 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 6.298 ; 6.364 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 5.895 ; 4.233 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 4.238 ;       ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                            ;
+-------------+-----------------+------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                   ; Note                                                          ;
+-------------+-----------------+------------------------------+---------------------------------------------------------------+
; 316.36 MHz  ; 250.0 MHz       ; CLOCK_50                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 528.54 MHz  ; 500.0 MHz       ; spi2dac:top_spi2dac|clk_1MHz ; limit due to minimum period restriction (tmin)                ;
; 1661.13 MHz ; 500.0 MHz       ; clk_div:top_clk_div|clkout   ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -2.161 ; -46.289       ;
; spi2dac:top_spi2dac|clk_1MHz ; -0.892 ; -13.222       ;
; clk_div:top_clk_div|clkout   ; 0.398  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -0.208 ; -0.208        ;
; spi2dac:top_spi2dac|clk_1MHz ; 0.238  ; 0.000         ;
; clk_div:top_clk_div|clkout   ; 0.341  ; 0.000         ;
+------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -3.000 ; -38.000       ;
; spi2dac:top_spi2dac|clk_1MHz ; -1.000 ; -21.000       ;
; clk_div:top_clk_div|clkout   ; -1.000 ; -1.000        ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -2.161 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.774      ;
; -2.161 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.774      ;
; -2.161 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.774      ;
; -2.161 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.774      ;
; -2.161 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.774      ;
; -2.161 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.774      ;
; -2.119 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.060      ;
; -2.119 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.060      ;
; -2.119 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.060      ;
; -2.119 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.060      ;
; -2.119 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.060      ;
; -2.119 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.060      ;
; -2.112 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.053      ;
; -2.112 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.053      ;
; -2.112 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.053      ;
; -2.112 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.053      ;
; -2.112 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.053      ;
; -2.112 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.053      ;
; -2.089 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.030      ;
; -2.089 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.030      ;
; -2.089 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.030      ;
; -2.089 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.030      ;
; -2.089 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.030      ;
; -2.089 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.030      ;
; -2.044 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.657      ;
; -2.044 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.657      ;
; -2.044 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.657      ;
; -2.044 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.657      ;
; -2.044 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.657      ;
; -2.044 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.657      ;
; -2.024 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.637      ;
; -1.982 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.923      ;
; -1.975 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.916      ;
; -1.952 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.893      ;
; -1.907 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.520      ;
; -1.900 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.513      ;
; -1.900 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.513      ;
; -1.865 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.806      ;
; -1.865 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.806      ;
; -1.865 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.806      ;
; -1.865 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.806      ;
; -1.865 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.806      ;
; -1.865 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.806      ;
; -1.862 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.475      ;
; -1.862 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.475      ;
; -1.862 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.475      ;
; -1.862 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.475      ;
; -1.862 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.475      ;
; -1.862 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.475      ;
; -1.858 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.799      ;
; -1.858 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.799      ;
; -1.851 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.792      ;
; -1.851 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.792      ;
; -1.846 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.774      ;
; -1.846 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.774      ;
; -1.846 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.774      ;
; -1.835 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.776      ;
; -1.835 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.776      ;
; -1.835 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.776      ;
; -1.835 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.776      ;
; -1.835 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.776      ;
; -1.835 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.776      ;
; -1.831 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.772      ;
; -1.831 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.772      ;
; -1.831 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.772      ;
; -1.831 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.772      ;
; -1.831 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.772      ;
; -1.831 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.772      ;
; -1.828 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.769      ;
; -1.828 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.769      ;
; -1.828 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.769      ;
; -1.828 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.769      ;
; -1.828 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.769      ;
; -1.828 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.769      ;
; -1.828 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.769      ;
; -1.828 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.769      ;
; -1.804 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 3.060      ;
; -1.804 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 3.060      ;
; -1.804 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 3.060      ;
; -1.797 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 3.053      ;
; -1.797 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 3.053      ;
; -1.797 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 3.053      ;
; -1.793 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.734      ;
; -1.793 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.734      ;
; -1.793 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.734      ;
; -1.793 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.734      ;
; -1.793 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.734      ;
; -1.793 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.734      ;
; -1.783 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.396      ;
; -1.783 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.396      ;
; -1.774 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 3.030      ;
; -1.774 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 3.030      ;
; -1.774 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 3.030      ;
; -1.750 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.363      ;
; -1.743 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.356      ;
; -1.743 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.356      ;
; -1.743 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.356      ;
; -1.743 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.356      ;
; -1.743 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.356      ;
; -1.743 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.356      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi2dac:top_spi2dac|clk_1MHz'                                                                                                                            ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.892 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.833      ;
; -0.892 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.833      ;
; -0.892 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.833      ;
; -0.892 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.833      ;
; -0.892 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.833      ;
; -0.771 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.712      ;
; -0.771 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.712      ;
; -0.771 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.712      ;
; -0.771 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.712      ;
; -0.771 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.712      ;
; -0.751 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.692      ;
; -0.747 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.688      ;
; -0.746 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.687      ;
; -0.738 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.679      ;
; -0.729 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[4]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.425      ;
; -0.724 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[6]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.420      ;
; -0.722 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[1]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.418      ;
; -0.722 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[2]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.418      ;
; -0.722 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[3]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.418      ;
; -0.722 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[4]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.418      ;
; -0.722 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[0]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.418      ;
; -0.718 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[11] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.414      ;
; -0.701 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[2]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.397      ;
; -0.637 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.578      ;
; -0.637 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.578      ;
; -0.637 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.578      ;
; -0.637 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.578      ;
; -0.637 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.578      ;
; -0.612 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.553      ;
; -0.611 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.552      ;
; -0.611 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.552      ;
; -0.604 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.545      ;
; -0.600 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.541      ;
; -0.597 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.538      ;
; -0.595 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[7]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.291      ;
; -0.594 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[3]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.290      ;
; -0.593 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[9]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.289      ;
; -0.589 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[5]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.285      ;
; -0.584 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[10] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.280      ;
; -0.582 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[8]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.278      ;
; -0.579 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.520      ;
; -0.577 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.518      ;
; -0.543 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.484      ;
; -0.543 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.484      ;
; -0.543 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.484      ;
; -0.543 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.484      ;
; -0.543 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.484      ;
; -0.458 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.399      ;
; -0.456 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.397      ;
; -0.455 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|dac_cs        ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.151      ;
; -0.453 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.394      ;
; -0.453 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.394      ;
; -0.453 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.394      ;
; -0.453 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.394      ;
; -0.453 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.394      ;
; -0.426 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[12] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 1.122      ;
; -0.324 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.265      ;
; -0.322 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.263      ;
; -0.230 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.171      ;
; -0.228 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.169      ;
; -0.203 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.144      ;
; -0.187 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.128      ;
; -0.187 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[13] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 0.883      ;
; -0.174 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[15] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 0.870      ;
; -0.173 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.114      ;
; -0.164 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[14] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.289     ; 0.860      ;
; -0.157 ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.098      ;
; -0.155 ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.096      ;
; -0.154 ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 1.095      ;
; -0.038 ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 0.979      ;
; -0.038 ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 0.979      ;
; -0.037 ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 0.978      ;
; -0.037 ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 0.978      ;
; -0.034 ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 0.975      ;
; -0.034 ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 0.975      ;
; 0.019  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 0.922      ;
; 0.065  ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 0.876      ;
; 0.068  ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 0.873      ;
; 0.082  ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 0.859      ;
; 0.092  ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 0.849      ;
; 0.231  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[11] ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.232      ; 2.006      ;
; 0.236  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[4]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.232      ; 2.001      ;
; 0.237  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[2]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.232      ; 2.000      ;
; 0.243  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[6]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.232      ; 1.994      ;
; 0.294  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 0.647      ;
; 0.297  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.054     ; 0.644      ;
; 0.340  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[5]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.232      ; 1.897      ;
; 0.345  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[8]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.232      ; 1.892      ;
; 0.349  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[3]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.232      ; 1.888      ;
; 0.349  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[7]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.232      ; 1.888      ;
; 0.349  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[10] ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.232      ; 1.888      ;
; 0.351  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[9]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 1.232      ; 1.886      ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:top_clk_div|clkout'                                                                                 ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.398 ; FF:comb_3|out ; FF:comb_3|out ; clk_div:top_clk_div|clkout ; clk_div:top_clk_div|clkout ; 1.000        ; -0.034     ; 0.583      ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                  ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.208 ; clk_div:top_clk_div|clkout                 ; pulse_gen:top_pulse_gen|pulse_out          ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; 0.000        ; 2.218      ; 2.354      ;
; 0.008  ; clk_div:top_clk_div|clkout                 ; clk_div:top_clk_div|clkout                 ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; 0.000        ; 2.217      ; 2.569      ;
; 0.034  ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 2.223      ; 2.611      ;
; 0.096  ; clk_div:top_clk_div|clkout                 ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; 0.000        ; 2.218      ; 2.658      ;
; 0.269  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.289      ; 0.732      ;
; 0.272  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.289      ; 0.735      ;
; 0.293  ; clk_div:top_clk_div|clkout                 ; pulse_gen:top_pulse_gen|pulse_out          ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; -0.500       ; 2.218      ; 2.355      ;
; 0.306  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.289      ; 0.769      ;
; 0.313  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.324  ; clk_div:top_clk_div|count[21]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.536      ;
; 0.418  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.944      ;
; 0.420  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[16]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.946      ;
; 0.422  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.949      ;
; 0.423  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.949      ;
; 0.426  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.952      ;
; 0.429  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.955      ;
; 0.429  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.956      ;
; 0.430  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[16]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.956      ;
; 0.472  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|dac_start              ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.289      ; 0.935      ;
; 0.489  ; clk_div:top_clk_div|count[13]              ; clk_div:top_clk_div|count[13]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.701      ;
; 0.489  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[16]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.701      ;
; 0.493  ; clk_div:top_clk_div|count[18]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.705      ;
; 0.499  ; clk_div:top_clk_div|count[10]              ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.710      ;
; 0.501  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.699      ;
; 0.501  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.712      ;
; 0.502  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[1]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[14]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; clk_div:top_clk_div|count[12]              ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.714      ;
; 0.502  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.713      ;
; 0.503  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[15]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.701      ;
; 0.504  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[3]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.702      ;
; 0.504  ; clk_div:top_clk_div|count[19]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.702      ;
; 0.505  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.703      ;
; 0.505  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.703      ;
; 0.506  ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; -0.500       ; 2.223      ; 2.583      ;
; 0.507  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[3]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.706      ;
; 0.507  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.719      ;
; 0.507  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[13]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.033      ;
; 0.510  ; clk_div:top_clk_div|count[19]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.036      ;
; 0.510  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.036      ;
; 0.513  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[17]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.514  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.712      ;
; 0.516  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.042      ;
; 0.516  ; spi2dac:top_spi2dac|ctr[1]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.043      ;
; 0.522  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.048      ;
; 0.522  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.048      ;
; 0.526  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.052      ;
; 0.526  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.052      ;
; 0.526  ; spi2dac:top_spi2dac|ctr[0]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.053      ;
; 0.528  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[0]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.726      ;
; 0.545  ; clk_div:top_clk_div|clkout                 ; clk_div:top_clk_div|clkout                 ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; -0.500       ; 2.217      ; 2.606      ;
; 0.564  ; clk_div:top_clk_div|count[20]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.090      ;
; 0.593  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.791      ;
; 0.603  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.129      ;
; 0.606  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.132      ;
; 0.608  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.806      ;
; 0.610  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[16]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.136      ;
; 0.614  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.140      ;
; 0.618  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.144      ;
; 0.618  ; clk_div:top_clk_div|clkout                 ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; -0.500       ; 2.218      ; 2.680      ;
; 0.622  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.148      ;
; 0.625  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.151      ;
; 0.626  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.152      ;
; 0.629  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.828      ;
; 0.643  ; clk_div:top_clk_div|count[20]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.841      ;
; 0.686  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.884      ;
; 0.699  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.225      ;
; 0.701  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.227      ;
; 0.706  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.232      ;
; 0.708  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.906      ;
; 0.709  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.235      ;
; 0.710  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.908      ;
; 0.711  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[13]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.237      ;
; 0.711  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.237      ;
; 0.715  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.913      ;
; 0.720  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.919      ;
; 0.721  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.247      ;
; 0.721  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.247      ;
; 0.722  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.248      ;
; 0.745  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.957      ;
; 0.746  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.944      ;
; 0.749  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.947      ;
; 0.749  ; clk_div:top_clk_div|count[19]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.947      ;
; 0.750  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[3]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.949      ;
; 0.751  ; clk_div:top_clk_div|count[12]              ; clk_div:top_clk_div|count[13]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.963      ;
; 0.751  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[15]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.949      ;
; 0.754  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[3]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.952      ;
; 0.755  ; clk_div:top_clk_div|count[10]              ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.966      ;
; 0.758  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[2]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.957      ;
; 0.759  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.643      ;
; 0.761  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.959      ;
; 0.761  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.959      ;
; 0.761  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[2]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.645      ;
; 0.762  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[1]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.960      ;
; 0.763  ; spi2dac:top_spi2dac|ctr[1]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.962      ;
; 0.769  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.967      ;
; 0.797  ; clk_div:top_clk_div|count[8]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.382      ; 1.323      ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi2dac:top_spi2dac|clk_1MHz'                                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.238 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[3]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.372      ; 1.764      ;
; 0.240 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[7]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.372      ; 1.766      ;
; 0.243 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[9]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.372      ; 1.769      ;
; 0.248 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[10] ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.372      ; 1.774      ;
; 0.249 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[5]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.372      ; 1.775      ;
; 0.251 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[8]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.372      ; 1.777      ;
; 0.348 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.546      ;
; 0.349 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.547      ;
; 0.349 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.547      ;
; 0.372 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[4]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.372      ; 1.898      ;
; 0.372 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[6]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.372      ; 1.898      ;
; 0.374 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[2]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.372      ; 1.900      ;
; 0.383 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[11] ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 1.372      ; 1.909      ;
; 0.498 ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.696      ;
; 0.500 ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.699      ;
; 0.505 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.703      ;
; 0.518 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.716      ;
; 0.522 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.720      ;
; 0.567 ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.765      ;
; 0.583 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.781      ;
; 0.714 ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.912      ;
; 0.714 ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.912      ;
; 0.715 ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.913      ;
; 0.715 ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.913      ;
; 0.716 ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.914      ;
; 0.716 ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.914      ;
; 0.731 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[15] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 0.785      ;
; 0.739 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[14] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 0.793      ;
; 0.741 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[13] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 0.795      ;
; 0.745 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.943      ;
; 0.750 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.948      ;
; 0.755 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.953      ;
; 0.762 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.960      ;
; 0.766 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.964      ;
; 0.767 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.965      ;
; 0.774 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.972      ;
; 0.776 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.974      ;
; 0.781 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 0.979      ;
; 0.833 ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.031      ;
; 0.835 ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.033      ;
; 0.839 ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.037      ;
; 0.839 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.037      ;
; 0.843 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.041      ;
; 0.846 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.044      ;
; 0.847 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.045      ;
; 0.851 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.049      ;
; 0.858 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.056      ;
; 0.935 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.133      ;
; 0.939 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.137      ;
; 0.948 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[12] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.002      ;
; 1.014 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|dac_cs        ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.068      ;
; 1.059 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.257      ;
; 1.059 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.257      ;
; 1.059 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.257      ;
; 1.059 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.257      ;
; 1.080 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.278      ;
; 1.084 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.282      ;
; 1.133 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[10] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.187      ;
; 1.134 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[8]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.188      ;
; 1.140 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[5]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.194      ;
; 1.143 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[3]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.197      ;
; 1.147 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[7]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.201      ;
; 1.147 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[9]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.201      ;
; 1.169 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.367      ;
; 1.175 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.373      ;
; 1.177 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.375      ;
; 1.184 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.382      ;
; 1.186 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.384      ;
; 1.190 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.388      ;
; 1.190 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.388      ;
; 1.223 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.421      ;
; 1.227 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.425      ;
; 1.246 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[1]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.300      ;
; 1.246 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[2]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.300      ;
; 1.246 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[3]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.300      ;
; 1.246 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[4]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.300      ;
; 1.246 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[0]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.300      ;
; 1.254 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[11] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.308      ;
; 1.261 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.459      ;
; 1.261 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.459      ;
; 1.261 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.459      ;
; 1.262 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[4]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.316      ;
; 1.262 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[6]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.316      ;
; 1.273 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[2]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.120     ; 1.327      ;
; 1.310 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.508      ;
; 1.320 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.518      ;
; 1.320 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.518      ;
; 1.321 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.519      ;
; 1.549 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.747      ;
; 1.549 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.054      ; 1.747      ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:top_clk_div|clkout'                                                                                  ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.341 ; FF:comb_3|out ; FF:comb_3|out ; clk_div:top_clk_div|clkout ; clk_div:top_clk_div|clkout ; 0.000        ; 0.034      ; 0.519      ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|clkout                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[10]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[11]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[12]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[13]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[14]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[15]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[16]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[17]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[18]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[19]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[20]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[21]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[8]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[9]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|pulse_out          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|dac_start              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.IDLE          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[4]                 ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[10]              ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[5]               ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[7]               ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[12]              ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[13]              ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[16]              ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[18]              ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[21]              ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[0]               ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[1]               ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[2]               ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[3]               ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[4]               ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[6]               ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|pulse_out          ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz               ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[0]                 ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[1]                 ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[2]                 ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[3]                 ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|dac_start              ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.IDLE          ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|clkout                 ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[11]              ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[14]              ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[15]              ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[17]              ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[19]              ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[20]              ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[8]               ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[9]               ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|ctr[4]|clk                     ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[10]|clk                  ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[5]|clk                   ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[7]|clk                   ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[12]|clk                  ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[13]|clk                  ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[16]|clk                  ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[18]|clk                  ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[21]|clk                  ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[0]|clk                   ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[1]|clk                   ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[2]|clk                   ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[3]|clk                   ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[4]|clk                   ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[6]|clk                   ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_pulse_gen|pulse_out|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_pulse_gen|state.WAIT_LOW|clk           ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|clk_1MHz|clk                   ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|ctr[0]|clk                     ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|ctr[1]|clk                     ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|ctr[2]|clk                     ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|ctr[3]|clk                     ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|dac_start|clk                  ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|sr_state.IDLE|clk              ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|sr_state.WAIT_CSB_FALL|clk     ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|sr_state.WAIT_CSB_HIGH|clk     ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|clkout|clk                     ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[11]|clk                  ;
+--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi2dac:top_spi2dac|clk_1MHz'                                                                      ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_cs|clk                ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_ld|clk                ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[10]|clk         ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[11]|clk         ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[12]|clk         ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[13]|clk         ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[14]|clk         ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[15]|clk         ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[2]|clk          ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[3]|clk          ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[4]|clk          ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[5]|clk          ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[6]|clk          ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[7]|clk          ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[8]|clk          ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[9]|clk          ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[0]|clk              ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[1]|clk              ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[2]|clk              ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[3]|clk              ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[4]|clk              ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|inclk[0] ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz|q                ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|inclk[0] ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|outclk   ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_cs|clk                ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_ld|clk                ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[10]|clk         ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[11]|clk         ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[12]|clk         ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[13]|clk         ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[14]|clk         ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[15]|clk         ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[2]|clk          ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[3]|clk          ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:top_clk_div|clkout'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:top_clk_div|clkout ; Rise       ; FF:comb_3|out        ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clk_div:top_clk_div|clkout ; Rise       ; FF:comb_3|out        ;
; 0.315  ; 0.531        ; 0.216          ; High Pulse Width ; clk_div:top_clk_div|clkout ; Rise       ; FF:comb_3|out        ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk_div:top_clk_div|clkout ; Rise       ; comb_3|out|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:top_clk_div|clkout ; Rise       ; top_clk_div|clkout|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:top_clk_div|clkout ; Rise       ; top_clk_div|clkout|q ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; clk_div:top_clk_div|clkout ; Rise       ; comb_3|out|clk       ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 4.968 ; 5.003 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 5.117 ; 5.098 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 6.098 ; 6.076 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 5.676 ; 5.749 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 4.080 ;       ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 4.842 ; 4.877 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 4.987 ; 4.967 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 5.929 ; 5.906 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 5.520 ; 4.058 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 3.974 ;       ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -0.979 ; -18.114       ;
; spi2dac:top_spi2dac|clk_1MHz ; -0.151 ; -1.174        ;
; clk_div:top_clk_div|clkout   ; 0.626  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -0.238 ; -0.373        ;
; spi2dac:top_spi2dac|clk_1MHz ; 0.058  ; 0.000         ;
; clk_div:top_clk_div|clkout   ; 0.208  ; 0.000         ;
+------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -3.000 ; -40.238       ;
; spi2dac:top_spi2dac|clk_1MHz ; -1.000 ; -21.000       ;
; clk_div:top_clk_div|clkout   ; -1.000 ; -1.000        ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.733      ;
; -0.979 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.733      ;
; -0.979 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.733      ;
; -0.979 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.733      ;
; -0.979 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.733      ;
; -0.979 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.733      ;
; -0.964 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.916      ;
; -0.964 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.916      ;
; -0.964 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.916      ;
; -0.964 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.916      ;
; -0.964 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.916      ;
; -0.964 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.916      ;
; -0.941 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.893      ;
; -0.941 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.893      ;
; -0.941 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.893      ;
; -0.941 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.893      ;
; -0.941 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.893      ;
; -0.941 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.893      ;
; -0.923 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.875      ;
; -0.923 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.875      ;
; -0.923 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.875      ;
; -0.923 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.875      ;
; -0.923 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.875      ;
; -0.923 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.875      ;
; -0.907 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 1.659      ;
; -0.892 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.842      ;
; -0.872 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.626      ;
; -0.872 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.626      ;
; -0.872 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.626      ;
; -0.872 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.626      ;
; -0.872 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.626      ;
; -0.872 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.626      ;
; -0.869 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.819      ;
; -0.851 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.801      ;
; -0.814 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.568      ;
; -0.814 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.568      ;
; -0.814 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.568      ;
; -0.814 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.568      ;
; -0.814 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.568      ;
; -0.814 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.568      ;
; -0.800 ; clk_div:top_clk_div|count[10] ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 1.552      ;
; -0.799 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 1.551      ;
; -0.799 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 1.551      ;
; -0.798 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.796 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.748      ;
; -0.796 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.748      ;
; -0.796 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.748      ;
; -0.796 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.748      ;
; -0.796 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.748      ;
; -0.796 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.748      ;
; -0.795 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.747      ;
; -0.795 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.747      ;
; -0.795 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.747      ;
; -0.795 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.747      ;
; -0.795 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.747      ;
; -0.795 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.747      ;
; -0.789 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.733      ;
; -0.789 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.733      ;
; -0.789 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.733      ;
; -0.784 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.734      ;
; -0.784 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.734      ;
; -0.774 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.916      ;
; -0.774 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.916      ;
; -0.774 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.916      ;
; -0.761 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.711      ;
; -0.761 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.711      ;
; -0.751 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.893      ;
; -0.751 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.893      ;
; -0.751 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.893      ;
; -0.750 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.704      ;
; -0.750 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.704      ;
; -0.750 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.704      ;
; -0.750 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.704      ;
; -0.750 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.704      ;
; -0.750 ; clk_div:top_clk_div|count[8]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.704      ;
; -0.743 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.693      ;
; -0.743 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.693      ;
; -0.742 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 1.494      ;
; -0.733 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.875      ;
; -0.733 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.875      ;
; -0.733 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 1.875      ;
; -0.726 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.676      ;
; -0.724 ; clk_div:top_clk_div|count[4]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.674      ;
; -0.723 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|clkout    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.673      ;
; -0.721 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.675      ;
; -0.721 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.675      ;
; -0.721 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.675      ;
; -0.721 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.675      ;
; -0.721 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.675      ;
; -0.721 ; clk_div:top_clk_div|count[9]  ; clk_div:top_clk_div|count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.675      ;
; -0.707 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 1.459      ;
; -0.707 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 1.459      ;
; -0.707 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 1.459      ;
; -0.707 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 1.459      ;
; -0.707 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 1.459      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi2dac:top_spi2dac|clk_1MHz'                                                                                                                            ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.151 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.103      ;
; -0.151 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.103      ;
; -0.151 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.103      ;
; -0.151 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.103      ;
; -0.151 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.103      ;
; -0.092 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.044      ;
; -0.088 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.040      ;
; -0.085 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.037      ;
; -0.077 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.029      ;
; -0.064 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.016      ;
; -0.064 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.016      ;
; -0.064 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.016      ;
; -0.064 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.016      ;
; -0.064 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.016      ;
; -0.058 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[4]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.870      ;
; -0.057 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[6]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.869      ;
; -0.054 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[2]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.866      ;
; -0.051 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[11] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.863      ;
; -0.040 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[1]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.852      ;
; -0.040 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[2]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.852      ;
; -0.040 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[3]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.852      ;
; -0.040 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[4]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.852      ;
; -0.040 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[0]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.852      ;
; -0.021 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.973      ;
; -0.019 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.971      ;
; -0.019 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.971      ;
; -0.008 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.960      ;
; -0.007 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.959      ;
; -0.003 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.955      ;
; 0.016  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[7]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.796      ;
; 0.019  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[9]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.793      ;
; 0.022  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[3]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.790      ;
; 0.023  ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.929      ;
; 0.024  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[5]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.788      ;
; 0.027  ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.925      ;
; 0.028  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[8]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.784      ;
; 0.028  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[10] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.784      ;
; 0.031  ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.921      ;
; 0.031  ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.921      ;
; 0.031  ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.921      ;
; 0.031  ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.921      ;
; 0.031  ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.921      ;
; 0.053  ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.899      ;
; 0.083  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|dac_cs        ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.729      ;
; 0.084  ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.868      ;
; 0.084  ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.868      ;
; 0.084  ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.868      ;
; 0.084  ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.868      ;
; 0.104  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[12] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.708      ;
; 0.110  ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.842      ;
; 0.114  ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.838      ;
; 0.120  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.832      ;
; 0.120  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.832      ;
; 0.120  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.832      ;
; 0.120  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.832      ;
; 0.120  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.832      ;
; 0.205  ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.747      ;
; 0.209  ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.743      ;
; 0.217  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.735      ;
; 0.231  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.721      ;
; 0.245  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.707      ;
; 0.258  ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.694      ;
; 0.262  ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.690      ;
; 0.263  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[13] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.549      ;
; 0.268  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[14] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.544      ;
; 0.271  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[15] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.165     ; 0.541      ;
; 0.285  ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.036     ; 0.666      ;
; 0.287  ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.036     ; 0.664      ;
; 0.288  ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.036     ; 0.663      ;
; 0.362  ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.036     ; 0.589      ;
; 0.362  ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.036     ; 0.589      ;
; 0.363  ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.036     ; 0.588      ;
; 0.363  ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.036     ; 0.588      ;
; 0.366  ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.036     ; 0.585      ;
; 0.366  ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.036     ; 0.585      ;
; 0.371  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.581      ;
; 0.408  ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.036     ; 0.543      ;
; 0.411  ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.036     ; 0.540      ;
; 0.424  ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.036     ; 0.527      ;
; 0.428  ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.036     ; 0.523      ;
; 0.522  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[11] ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 0.805      ; 1.280      ;
; 0.529  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[2]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 0.805      ; 1.273      ;
; 0.529  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[4]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 0.805      ; 1.273      ;
; 0.529  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[6]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 0.805      ; 1.273      ;
; 0.564  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.388      ;
; 0.567  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.385      ;
; 0.599  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[8]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 0.805      ; 1.203      ;
; 0.602  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[7]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 0.805      ; 1.200      ;
; 0.603  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[5]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 0.805      ; 1.199      ;
; 0.603  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[10] ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 0.805      ; 1.199      ;
; 0.605  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[9]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 0.805      ; 1.197      ;
; 0.607  ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[3]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; 0.805      ; 1.195      ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:top_clk_div|clkout'                                                                                 ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.626 ; FF:comb_3|out ; FF:comb_3|out ; clk_div:top_clk_div|clkout ; clk_div:top_clk_div|clkout ; 1.000        ; -0.022     ; 0.359      ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                  ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.238 ; clk_div:top_clk_div|clkout                 ; pulse_gen:top_pulse_gen|pulse_out          ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; 0.000        ; 1.400      ; 1.371      ;
; -0.102 ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 1.406      ; 1.523      ;
; -0.033 ; clk_div:top_clk_div|clkout                 ; clk_div:top_clk_div|clkout                 ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; 0.000        ; 1.398      ; 1.574      ;
; 0.006  ; clk_div:top_clk_div|clkout                 ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; 0.000        ; 1.400      ; 1.615      ;
; 0.162  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.165      ; 0.441      ;
; 0.165  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.165      ; 0.444      ;
; 0.187  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.165      ; 0.466      ;
; 0.188  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.191  ; clk_div:top_clk_div|count[21]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.318      ;
; 0.250  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.567      ;
; 0.251  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.568      ;
; 0.251  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[16]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.568      ;
; 0.257  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.574      ;
; 0.260  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.577      ;
; 0.261  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.578      ;
; 0.263  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.580      ;
; 0.263  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[16]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.580      ;
; 0.271  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|dac_start              ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.165      ; 0.550      ;
; 0.288  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.407      ;
; 0.292  ; clk_div:top_clk_div|count[13]              ; clk_div:top_clk_div|count[13]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.419      ;
; 0.292  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[16]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.419      ;
; 0.294  ; clk_div:top_clk_div|count[18]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.421      ;
; 0.298  ; clk_div:top_clk_div|count[10]              ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.425      ;
; 0.299  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[1]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[3]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299  ; clk_div:top_clk_div|count[12]              ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.426      ;
; 0.299  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.426      ;
; 0.299  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.426      ;
; 0.300  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[3]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[14]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[15]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.301  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.301  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.301  ; clk_div:top_clk_div|count[19]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.306  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[17]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.433      ;
; 0.307  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.313  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.630      ;
; 0.313  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[13]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.630      ;
; 0.315  ; clk_div:top_clk_div|count[19]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.632      ;
; 0.316  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[0]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.435      ;
; 0.317  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.634      ;
; 0.318  ; spi2dac:top_spi2dac|ctr[1]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.635      ;
; 0.327  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.644      ;
; 0.327  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.644      ;
; 0.329  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.646      ;
; 0.329  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.646      ;
; 0.330  ; spi2dac:top_spi2dac|ctr[0]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.647      ;
; 0.331  ; clk_div:top_clk_div|count[20]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.648      ;
; 0.335  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.454      ;
; 0.347  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.466      ;
; 0.371  ; clk_div:top_clk_div|count[20]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.490      ;
; 0.379  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.696      ;
; 0.379  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.696      ;
; 0.382  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[16]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.699      ;
; 0.386  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.506      ;
; 0.386  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.703      ;
; 0.393  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.710      ;
; 0.394  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.513      ;
; 0.395  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.514      ;
; 0.396  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.713      ;
; 0.397  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.516      ;
; 0.397  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.712      ;
; 0.399  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.716      ;
; 0.415  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.534      ;
; 0.432  ; clk_div:top_clk_div|clkout                 ; pulse_gen:top_pulse_gen|pulse_out          ; clk_div:top_clk_div|clkout   ; CLOCK_50    ; -0.500       ; 1.400      ; 1.541      ;
; 0.439  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.559      ;
; 0.445  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.762      ;
; 0.446  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.763      ;
; 0.448  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.567      ;
; 0.448  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.567      ;
; 0.448  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.765      ;
; 0.448  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.765      ;
; 0.450  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[2]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.570      ;
; 0.450  ; clk_div:top_clk_div|count[19]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.569      ;
; 0.453  ; spi2dac:top_spi2dac|ctr[1]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.453  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.580      ;
; 0.457  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[3]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.577      ;
; 0.457  ; clk_div:top_clk_div|count[12]              ; clk_div:top_clk_div|count[13]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.584      ;
; 0.458  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[15]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.577      ;
; 0.458  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.775      ;
; 0.459  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[3]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.578      ;
; 0.460  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[13]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.775      ;
; 0.460  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; -0.154     ; 0.390      ;
; 0.461  ; clk_div:top_clk_div|count[10]              ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[2]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; -0.154     ; 0.391      ;
; 0.462  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.581      ;
; 0.462  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.581      ;
; 0.462  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.779      ;
; 0.464  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.779      ;
; 0.465  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[1]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.584      ;
; 0.465  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.782      ;
; 0.468  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.587      ;
; 0.473  ; clk_div:top_clk_div|count[8]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.792      ;
; 0.475  ; spi2dac:top_spi2dac|dac_start              ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.594      ;
; 0.501  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[2]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi2dac:top_spi2dac|clk_1MHz'                                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.058 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[3]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.895      ; 1.047      ;
; 0.061 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[9]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.895      ; 1.050      ;
; 0.062 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[5]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.895      ; 1.051      ;
; 0.063 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[7]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.895      ; 1.052      ;
; 0.063 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[10] ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.895      ; 1.052      ;
; 0.066 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[8]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.895      ; 1.055      ;
; 0.127 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[4]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.895      ; 1.116      ;
; 0.127 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[6]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.895      ; 1.116      ;
; 0.129 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[2]  ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.895      ; 1.118      ;
; 0.134 ; FF:comb_3|out                     ; spi2dac:top_spi2dac|shift_reg[11] ; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.895      ; 1.123      ;
; 0.207 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.326      ;
; 0.210 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.329      ;
; 0.213 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.332      ;
; 0.294 ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.417      ;
; 0.300 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.419      ;
; 0.309 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.428      ;
; 0.312 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.431      ;
; 0.322 ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.442      ;
; 0.346 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.466      ;
; 0.396 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[14] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.053     ; 0.457      ;
; 0.401 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[15] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.053     ; 0.462      ;
; 0.408 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[13] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.053     ; 0.469      ;
; 0.412 ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.532      ;
; 0.412 ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.532      ;
; 0.413 ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.533      ;
; 0.414 ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.534      ;
; 0.415 ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.535      ;
; 0.415 ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.535      ;
; 0.449 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.568      ;
; 0.459 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.579      ;
; 0.462 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.581      ;
; 0.467 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.586      ;
; 0.470 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.589      ;
; 0.480 ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.600      ;
; 0.481 ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.601      ;
; 0.483 ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.603      ;
; 0.512 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.631      ;
; 0.512 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.631      ;
; 0.515 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.634      ;
; 0.516 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.635      ;
; 0.525 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.644      ;
; 0.528 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.647      ;
; 0.530 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[12] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.053     ; 0.591      ;
; 0.560 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|dac_cs        ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.054     ; 0.620      ;
; 0.568 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.687      ;
; 0.572 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.691      ;
; 0.619 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.738      ;
; 0.619 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.738      ;
; 0.619 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.738      ;
; 0.619 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.738      ;
; 0.624 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[8]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.053     ; 0.685      ;
; 0.624 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[10] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.053     ; 0.685      ;
; 0.626 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[5]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.053     ; 0.687      ;
; 0.631 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[3]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.053     ; 0.692      ;
; 0.632 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[9]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.053     ; 0.693      ;
; 0.634 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[7]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.053     ; 0.695      ;
; 0.651 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.770      ;
; 0.655 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.774      ;
; 0.686 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.806      ;
; 0.687 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.806      ;
; 0.689 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.809      ;
; 0.694 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.814      ;
; 0.694 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[11] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.053     ; 0.755      ;
; 0.695 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.815      ;
; 0.697 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.817      ;
; 0.697 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[2]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.053     ; 0.758      ;
; 0.699 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[6]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.053     ; 0.760      ;
; 0.700 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[4]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.053     ; 0.761      ;
; 0.701 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[1]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.054     ; 0.761      ;
; 0.701 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[2]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.054     ; 0.761      ;
; 0.701 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[3]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.054     ; 0.761      ;
; 0.701 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[4]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.054     ; 0.761      ;
; 0.701 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[0]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.054     ; 0.761      ;
; 0.726 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.845      ;
; 0.730 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.849      ;
; 0.743 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.862      ;
; 0.743 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.862      ;
; 0.743 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.862      ;
; 0.756 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.876      ;
; 0.761 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.881      ;
; 0.763 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.883      ;
; 0.792 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.036      ; 0.912      ;
; 0.901 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 1.020      ;
; 0.901 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 1.020      ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:top_clk_div|clkout'                                                                                  ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.208 ; FF:comb_3|out ; FF:comb_3|out ; clk_div:top_clk_div|clkout ; clk_div:top_clk_div|clkout ; 0.000        ; 0.022      ; 0.314      ;
+-------+---------------+---------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|clkout                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[10]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[11]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[12]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[13]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[14]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[15]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[16]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[17]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[18]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[19]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[20]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[21]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[8]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[9]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|pulse_out          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|dac_start              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.IDLE          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[10]              ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[5]               ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[7]               ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[12]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[13]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[16]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[18]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[21]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[4]                 ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|pulse_out          ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[0]               ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[1]               ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[2]               ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[3]               ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[4]               ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[6]               ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|dac_start              ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.IDLE          ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|clkout                 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[11]              ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[14]              ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[15]              ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[17]              ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[19]              ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[20]              ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[8]               ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[9]               ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz               ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[0]                 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[1]                 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[2]                 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[3]                 ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[10]|clk                  ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[5]|clk                   ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[7]|clk                   ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[12]|clk                  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[13]|clk                  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[16]|clk                  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[18]|clk                  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[21]|clk                  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|ctr[4]|clk                     ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[0]|clk                   ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[1]|clk                   ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[2]|clk                   ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[3]|clk                   ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[4]|clk                   ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[6]|clk                   ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_pulse_gen|pulse_out|clk                ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_pulse_gen|state.WAIT_LOW|clk           ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|dac_start|clk                  ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|sr_state.IDLE|clk              ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|sr_state.WAIT_CSB_FALL|clk     ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|sr_state.WAIT_CSB_HIGH|clk     ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|clkout|clk                     ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[11]|clk                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[14]|clk                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[15]|clk                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[17]|clk                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[19]|clk                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[20]|clk                  ;
+--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi2dac:top_spi2dac|clk_1MHz'                                                                      ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_cs|clk                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_ld|clk                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[0]|clk              ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[1]|clk              ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[2]|clk              ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[3]|clk              ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[4]|clk              ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[10]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[11]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[12]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[13]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[14]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[15]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[2]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[3]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[4]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[5]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[6]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[7]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[8]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[9]|clk          ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|inclk[0] ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz|q                ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|inclk[0] ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|outclk   ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_cs|clk                ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_ld|clk                ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[10]|clk         ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[11]|clk         ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[12]|clk         ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[13]|clk         ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[14]|clk         ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[15]|clk         ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[2]|clk          ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[3]|clk          ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:top_clk_div|clkout'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:top_clk_div|clkout ; Rise       ; FF:comb_3|out        ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; clk_div:top_clk_div|clkout ; Rise       ; FF:comb_3|out        ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; clk_div:top_clk_div|clkout ; Rise       ; FF:comb_3|out        ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clk_div:top_clk_div|clkout ; Rise       ; comb_3|out|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:top_clk_div|clkout ; Rise       ; top_clk_div|clkout|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:top_clk_div|clkout ; Rise       ; top_clk_div|clkout|q ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clk_div:top_clk_div|clkout ; Rise       ; comb_3|out|clk       ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 3.199 ; 3.136 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 3.215 ; 3.275 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 3.794 ; 3.970 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 3.593 ; 3.670 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 2.680 ;       ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 3.116 ; 3.057 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 3.132 ; 3.189 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 3.688 ; 3.857 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 3.495 ; 2.470 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 2.610 ;       ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                         ;
+-------------------------------+---------+--------+----------+---------+---------------------+
; Clock                         ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack              ; -2.499  ; -0.238 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                     ; -2.499  ; -0.238 ; N/A      ; N/A     ; -3.000              ;
;  clk_div:top_clk_div|clkout   ; 0.318   ; 0.208  ; N/A      ; N/A     ; -1.000              ;
;  spi2dac:top_spi2dac|clk_1MHz ; -1.107  ; 0.058  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS               ; -72.698 ; -0.373 ; 0.0      ; 0.0     ; -62.238             ;
;  CLOCK_50                     ; -55.368 ; -0.373 ; N/A      ; N/A     ; -40.238             ;
;  clk_div:top_clk_div|clkout   ; 0.000   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  spi2dac:top_spi2dac|clk_1MHz ; -17.330 ; 0.000  ; N/A      ; N/A     ; -21.000             ;
+-------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 5.299 ; 5.317 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 5.439 ; 5.434 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 6.484 ; 6.555 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 6.068 ; 6.177 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 4.359 ;       ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 3.116 ; 3.057 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 3.132 ; 3.189 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 3.688 ; 3.857 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 3.495 ; 2.470 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 2.610 ;       ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DAC_CS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_SDI       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_LD        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCK           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DAC_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DAC_SDI       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DAC_LD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SCK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DAC_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DAC_SDI       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DAC_LD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clk_div:top_clk_div|clkout   ; clk_div:top_clk_div|clkout   ; 1        ; 0        ; 0        ; 0        ;
; clk_div:top_clk_div|clkout   ; CLOCK_50                     ; 3        ; 3        ; 0        ; 0        ;
; CLOCK_50                     ; CLOCK_50                     ; 807      ; 0        ; 0        ; 0        ;
; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50                     ; 5        ; 1        ; 0        ; 0        ;
; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 10       ; 0        ; 0        ; 0        ;
; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 20       ; 0        ; 0        ; 0        ;
; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 77       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clk_div:top_clk_div|clkout   ; clk_div:top_clk_div|clkout   ; 1        ; 0        ; 0        ; 0        ;
; clk_div:top_clk_div|clkout   ; CLOCK_50                     ; 3        ; 3        ; 0        ; 0        ;
; CLOCK_50                     ; CLOCK_50                     ; 807      ; 0        ; 0        ; 0        ;
; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50                     ; 5        ; 1        ; 0        ; 0        ;
; clk_div:top_clk_div|clkout   ; spi2dac:top_spi2dac|clk_1MHz ; 10       ; 0        ; 0        ; 0        ;
; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 20       ; 0        ; 0        ; 0        ;
; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 77       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Dec 11 12:28:34 2015
Info: Command: quartus_sta Ex8 -c Ex8
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Ex8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name spi2dac:top_spi2dac|clk_1MHz spi2dac:top_spi2dac|clk_1MHz
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name clk_div:top_clk_div|clkout clk_div:top_clk_div|clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.499       -55.368 CLOCK_50 
    Info (332119):    -1.107       -17.330 spi2dac:top_spi2dac|clk_1MHz 
    Info (332119):     0.318         0.000 clk_div:top_clk_div|clkout 
Info (332146): Worst-case hold slack is -0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.215        -0.215 CLOCK_50 
    Info (332119):     0.243         0.000 spi2dac:top_spi2dac|clk_1MHz 
    Info (332119):     0.385         0.000 clk_div:top_clk_div|clkout 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -38.000 CLOCK_50 
    Info (332119):    -1.000       -21.000 spi2dac:top_spi2dac|clk_1MHz 
    Info (332119):    -1.000        -1.000 clk_div:top_clk_div|clkout 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.161
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.161       -46.289 CLOCK_50 
    Info (332119):    -0.892       -13.222 spi2dac:top_spi2dac|clk_1MHz 
    Info (332119):     0.398         0.000 clk_div:top_clk_div|clkout 
Info (332146): Worst-case hold slack is -0.208
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.208        -0.208 CLOCK_50 
    Info (332119):     0.238         0.000 spi2dac:top_spi2dac|clk_1MHz 
    Info (332119):     0.341         0.000 clk_div:top_clk_div|clkout 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -38.000 CLOCK_50 
    Info (332119):    -1.000       -21.000 spi2dac:top_spi2dac|clk_1MHz 
    Info (332119):    -1.000        -1.000 clk_div:top_clk_div|clkout 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.979       -18.114 CLOCK_50 
    Info (332119):    -0.151        -1.174 spi2dac:top_spi2dac|clk_1MHz 
    Info (332119):     0.626         0.000 clk_div:top_clk_div|clkout 
Info (332146): Worst-case hold slack is -0.238
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.238        -0.373 CLOCK_50 
    Info (332119):     0.058         0.000 spi2dac:top_spi2dac|clk_1MHz 
    Info (332119):     0.208         0.000 clk_div:top_clk_div|clkout 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -40.238 CLOCK_50 
    Info (332119):    -1.000       -21.000 spi2dac:top_spi2dac|clk_1MHz 
    Info (332119):    -1.000        -1.000 clk_div:top_clk_div|clkout 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 482 megabytes
    Info: Processing ended: Fri Dec 11 12:28:38 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


