<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1590861151">
  <File Type="VDS-TIMING-PB" Name="double_iq_pid_vco_wrapper_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="double_iq_pid_vco_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="double_iq_pid_vco_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="double_iq_pid_vco_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="double_iq_pid_vco_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="double_iq_pid_vco_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="double_iq_pid_vco_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="double_iq_pid_vco_wrapper_reports.tcl"/>
  <File Type="PA-TCL" Name="double_iq_pid_vco_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/double_iq_pid_vco/double_iq_pid_vco.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/double_iq_pid_vco/hdl/double_iq_pid_vco_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="double_iq_pid_vco_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../../../../../github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/impl_1/double_iq_pid_vco_wrapper_routed.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PRUNDIR/impl_1/double_iq_pid_vco_wrapper_routed.dcp"/>
        <Attr Name="ImportTime" Val="1590833408"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="impl_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_dupplReal_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_dupplReal_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_adc1_offset_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_convertComplexToReal_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_demod1_nco_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_dds_range_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_dds_ampl_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_dds2_offset_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_dds2_nco_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_dds1_offset_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_dds1_nco_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_dataReal_to_ram_slow_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_ps7_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_dataReal_to_ram_fast_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_convertComplexToReal_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_dds2_f0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_shifterReal_dyn_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_dds1_f0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_shifterReal_dyn_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_convertComplexToReal_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_shifterReal_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_pidv3_axi_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_pidv3_axi_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_mixer_sin_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_mixer_sin_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_mixer_sin_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_mixer_sin_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_mixer_sin_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_meanReal_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_meanReal_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_adc2_offset_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_meanReal_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_meanReal_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_firReal_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_ps7_rst_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_convertComplexToReal_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_shifterReal_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_firReal_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_expanderReal_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_mixer_sin_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_expanderReal_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_redpitaya_converters_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_iq_pid_vco_demod2_nco_0"/>
</GenRun>
