Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 19 20:37:44 2023
| Host         : DESKTOP-6MV1FO2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tutorial_timing_summary_routed.rpt -pb tutorial_timing_summary_routed.pb -rpx tutorial_timing_summary_routed.rpx -warn_on_violation
| Design       : tutorial
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.920ns  (logic 5.118ns (57.373%)  route 3.802ns (42.627%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  b_IBUF[2]_inst/O
                         net (fo=2, routed)           1.225     2.689    b_IBUF[2]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     2.813 r  g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.577     5.390    g_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.920 r  g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.920    g[1]
    E19                                                               r  g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.541ns  (logic 5.312ns (62.190%)  route 3.229ns (37.810%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[4]_inst/O
                         net (fo=2, routed)           1.303     2.753    b_IBUF[4]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.150     2.903 r  g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.927     4.830    g_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711     8.541 r  g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.541    g[3]
    V19                                                               r  g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.402ns  (logic 5.316ns (63.277%)  route 3.085ns (36.723%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  b_IBUF[6]_inst/O
                         net (fo=2, routed)           1.367     2.817    b_IBUF[6]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.150     2.967 r  g_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.718     4.685    g_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716     8.402 r  g_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.402    g[5]
    U15                                                               r  g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.385ns  (logic 5.318ns (63.422%)  route 3.067ns (36.578%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           1.150     2.612    b_IBUF[1]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.150     2.762 r  g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.917     4.678    g_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     8.385 r  g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.385    g[0]
    U16                                                               r  g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.150ns  (logic 5.083ns (62.373%)  route 3.067ns (37.627%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[4]_inst/O
                         net (fo=2, routed)           1.161     2.612    b_IBUF[4]
    SLICE_X0Y8           LUT2 (Prop_lut2_I0_O)        0.124     2.736 r  g_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905     4.641    g_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.150 r  g_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.150    g[4]
    W18                                                               r  g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.078ns  (logic 5.089ns (62.999%)  route 2.989ns (37.001%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  b_IBUF[2]_inst/O
                         net (fo=2, routed)           1.084     2.548    b_IBUF[2]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.124     2.672 r  g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.905     4.577    g_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.078 r  g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.078    g[2]
    U19                                                               r  g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 5.080ns (63.284%)  route 2.947ns (36.716%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  b_IBUF[6]_inst/O
                         net (fo=2, routed)           1.084     2.534    b_IBUF[6]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.124     2.658 r  g_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.863     4.521    g_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     8.027 r  g_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.027    g[6]
    U14                                                               r  g[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            g[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 4.960ns (69.783%)  route 2.148ns (30.217%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  b_IBUF[7]_inst/O
                         net (fo=2, routed)           2.148     3.606    g_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.107 r  g_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.107    g[7]
    V14                                                               r  g[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            g[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.429ns (75.624%)  route 0.461ns (24.376%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[7]_inst/O
                         net (fo=2, routed)           0.461     0.687    g_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.889 r  g_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.889    g[7]
    V14                                                               r  g[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.479ns (65.756%)  route 0.770ns (34.244%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[7]_inst/O
                         net (fo=2, routed)           0.355     0.582    g_OBUF[7]
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.627 r  g_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.415     1.042    g_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.250 r  g_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.250    g[6]
    U14                                                               r  g[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.560ns (69.230%)  route 0.693ns (30.770%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  b_IBUF[5]_inst/O
                         net (fo=2, routed)           0.335     0.569    b_IBUF[5]
    SLICE_X0Y8           LUT2 (Prop_lut2_I0_O)        0.048     0.617 r  g_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.358     0.975    g_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.253 r  g_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.253    g[5]
    U15                                                               r  g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.489ns (65.945%)  route 0.769ns (34.055%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  b_IBUF[5]_inst/O
                         net (fo=2, routed)           0.335     0.569    b_IBUF[5]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.045     0.614 r  g_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.434     1.048    g_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.258 r  g_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.258    g[4]
    W18                                                               r  g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.464ns (63.954%)  route 0.825ns (36.046%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.391     0.608    b_IBUF[3]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.653 r  g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.434     1.087    g_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.289 r  g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.289    g[2]
    U19                                                               r  g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.537ns (66.431%)  route 0.777ns (33.569%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           0.335     0.556    b_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.048     0.604 r  g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.046    g_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.313 r  g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.313    g[0]
    U16                                                               r  g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.537ns (64.858%)  route 0.833ns (35.142%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.391     0.608    b_IBUF[3]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.048     0.656 r  g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.097    g_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     2.369 r  g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.369    g[3]
    V19                                                               r  g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.625ns  (logic 1.505ns (57.341%)  route 1.120ns (42.659%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           0.422     0.652    b_IBUF[1]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.697 r  g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.697     1.394    g_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.625 r  g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.625    g[1]
    E19                                                               r  g[1] (OUT)
  -------------------------------------------------------------------    -------------------





