// Seed: 133425496
module module_0 (
    id_1
);
  output wire id_1;
  logic id_2;
  ;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  module_0 modCall_1 (id_3);
  inout wire id_3;
  output wor id_2;
  output wire id_1;
  assign id_2 = -1;
  always @(-1 or posedge id_3) $clog2(79);
  ;
endmodule
module module_2 (
    input tri id_0,
    input tri1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    output tri0 id_4
);
  logic [-1 : -1] id_6 = id_1;
  module_0 modCall_1 (id_6);
endmodule
