# RISC-V-


DAY 3:

We were trained on transcation level verilog and asked us to implement different logic gates and build a calculator with validty recall and memory.


Calculator logic
Code:
<img width="1470" alt="Synthesized RTL" src="/Combinational%20scriucits/Calculator/Code.png">
Waveform:
<img width="1470" alt="Synthesized RTL" src="/Combinational%20scriucits/Calculator/Waveform.png">


Sequential Logic
Code:
<img width="1470" alt="Synthesized RTL" src="/Seqlogic/SeqCalcultor.png">
Wvaeform :
<img width="1470" alt="Synthesized RTL" src="/Seqlogic/Waveform.png">

Calculator with valdity recall and memory

Code:
<img width="1470" alt="Synthesized RTL" src="/Calculator%20with%20valididty%20and%20recall/Code.png">
Waveform:
<img width="1470" alt="Synthesized RTL" src="/Calculator%20with%20valididty%20and%20recall/waveform.png">
Viz:
<img width="1470" alt="Synthesized RTL" src="/Calculator%20with%20valididty%20and%20recall/VIZ.png">



DAY 4 :

Objective : To implement different components for the pipelining architecture.


Program counter :
<img width="1470" alt="Synthesized RTL" src="/Program%20counter.png">

Instruction Decode :
<img width="1470" alt="Synthesized RTL" src="Insrruction%20Decode.png">

Instruction Fetch :
<img width="1470" alt="Synthesized RTL" src="Fetch.png">

Read/Write :
<img width="1470" alt="Synthesized RTL" src="READ:WRITE.png">

Branch implementation:
<img width="1470" alt="Synthesized RTL" src="BranchImplementation.png">


