WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2547188 heartbeat IPC: 3.9259 cumulative IPC: 3.9259 (Simulation time: 0 hr 0 min 27 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2547189 cumulative IPC: 3.9259 (Simulation time: 0 hr 0 min 27 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2547189 (Simulation time: 0 hr 0 min 27 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 7387102 heartbeat IPC: 2.06616 cumulative IPC: 2.06616 (Simulation time: 0 hr 1 min 17 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 13765931 heartbeat IPC: 1.56769 cumulative IPC: 1.78274 (Simulation time: 0 hr 2 min 17 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 19380164 heartbeat IPC: 1.78119 cumulative IPC: 1.78222 (Simulation time: 0 hr 3 min 13 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 25014010 heartbeat IPC: 1.77499 cumulative IPC: 1.78041 (Simulation time: 0 hr 4 min 10 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 31241692 heartbeat IPC: 1.60574 cumulative IPC: 1.7425 (Simulation time: 0 hr 5 min 12 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 28694504 cumulative IPC: 1.7425 (Simulation time: 0 hr 5 min 12 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 28694504 (Simulation time: 0 hr 5 min 12 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/trigger/benchs/627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.7425 instructions: 50000002 cycles: 28694504
CPU 0 Branch Prediction Accuracy: 90.2314% MPKI: 9.43456 Average ROB Occupancy at Mispredict: 32.6978
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.42804
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

LLC TOTAL       ACCESS:    1175299  HIT:     955096  MISS:     220203
LLC LOAD         ACCESS:     591361  HIT:     494660  MISS:      96701
LLC RFO          ACCESS:     263215  HIT:     146417  MISS:     116798
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     320595  HIT:     313990  MISS:       6605
LLC TRANSLATION  ACCESS:        128  HIT:         29  MISS:         99
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 204.427 cycles
cpu0_DTLB TOTAL       ACCESS:    9437481  HIT:    9363609  MISS:      73872
cpu0_DTLB LOAD         ACCESS:    9437481  HIT:    9363609  MISS:      73872
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.59008 cycles
cpu0_ITLB TOTAL       ACCESS:       9472  HIT:       9450  MISS:         22
cpu0_ITLB LOAD         ACCESS:       9472  HIT:       9450  MISS:         22
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 122.637 cycles
cpu0_L1D TOTAL       ACCESS:   11150925  HIT:    5898593  MISS:    5252332
cpu0_L1D LOAD         ACCESS:    7437908  HIT:    4216857  MISS:    3221051
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3711877  HIT:    1681009  MISS:    2030868
cpu0_L1D TRANSLATION  ACCESS:       1140  HIT:        727  MISS:        413
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 13.7402 cycles
cpu0_L1I TOTAL       ACCESS:      12960  HIT:       9055  MISS:       3905
cpu0_L1I LOAD         ACCESS:      12960  HIT:       9055  MISS:       3905
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 81.8351 cycles
cpu0_L2C TOTAL       ACCESS:    1261623  HIT:     268021  MISS:     993602
cpu0_L2C LOAD         ACCESS:     630701  HIT:      39340  MISS:     591361
cpu0_L2C RFO          ACCESS:     279529  HIT:      16312  MISS:     263217
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     351258  HIT:     212362  MISS:     138896
cpu0_L2C TRANSLATION  ACCESS:        135  HIT:          7  MISS:        128
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 62.7991 cycles
cpu0_STLB TOTAL       ACCESS:      15741  HIT:      14884  MISS:        857
cpu0_STLB LOAD         ACCESS:      15741  HIT:      14884  MISS:        857
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 250.46 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     133064
  ROW_BUFFER_MISS:      80194
 AVG DBUS CONGESTED CYCLE:    3.91856
 WQ ROW_BUFFER_HIT:      10549
  ROW_BUFFER_MISS:      31254  FULL:          0

