















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #0 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = false


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[12]=F[15]-F[14]   pc =  0   cycle_fetched=  0   cycle_issued = -1   type =  -1   res_sta_idx = -1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 3]*F[ 2]   pc =  1   cycle_fetched=  0   cycle_issued = -1   type =  -1   res_sta_idx = -1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   4.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =  12.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    2
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #1 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = false


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[12]=F[15]-F[14]   pc =  0   cycle_fetched=  0   cycle_issued =  1   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 3]*F[ 2]   pc =  1   cycle_fetched=  0   cycle_issued =  1   type = MUL   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 3]+F[ 2]   pc =  2   cycle_fetched=  1   cycle_issued = -1   type =  -1   res_sta_idx = -1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued = -1   type =  -1   res_sta_idx = -1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   4.000000   type = MUL   res_sta_idx =  0   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =  12.000000   type = ADD   res_sta_idx =  0   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    2
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    1
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =  15.000000   vk =  14.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    1
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #2 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[12]=F[15]-F[14]   pc =  0   cycle_fetched=  0   cycle_issued =  1   type = ADD   res_sta_idx =  0   cycle_execute_start =  2   cycle_execute_end =  3   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 3]*F[ 2]   pc =  1   cycle_fetched=  0   cycle_issued =  1   type = MUL   res_sta_idx =  0   cycle_execute_start =  2   cycle_execute_end =  6   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 3]+F[ 2]   pc =  2   cycle_fetched=  1   cycle_issued =  2   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued = -1   type =  -1   res_sta_idx = -1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued = -1   type =  -1   res_sta_idx = -1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   4.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =  12.000000   type = ADD   res_sta_idx =  0   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =  15.000000   vk =  14.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    1
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #3 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[12]=F[15]-F[14]   pc =  0   cycle_fetched=  0   cycle_issued =  1   type = ADD   res_sta_idx =  0   cycle_execute_start =  2   cycle_execute_end =  3   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 3]*F[ 2]   pc =  1   cycle_fetched=  0   cycle_issued =  1   type = MUL   res_sta_idx =  0   cycle_execute_start =  2   cycle_execute_end =  6   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 3]+F[ 2]   pc =  2   cycle_fetched=  1   cycle_issued =  2   type = ADD   res_sta_idx =  1   cycle_execute_start =  3   cycle_execute_end =  4   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued = -1   type =  -1   res_sta_idx = -1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued = -1   type =  -1   res_sta_idx = -1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   4.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =  12.000000   type = ADD   res_sta_idx =  0   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =  15.000000   vk =  14.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    1
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #4 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[12]=F[15]-F[14]   pc =  0   cycle_fetched=  0   cycle_issued =  1   type = ADD   res_sta_idx =  0   cycle_execute_start =  2   cycle_execute_end =  3   cycle_write_cdb=  4   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 3]*F[ 2]   pc =  1   cycle_fetched=  0   cycle_issued =  1   type = MUL   res_sta_idx =  0   cycle_execute_start =  2   cycle_execute_end =  6   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 3]+F[ 2]   pc =  2   cycle_fetched=  1   cycle_issued =  2   type = ADD   res_sta_idx =  1   cycle_execute_start =  3   cycle_execute_end =  4   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued = -1   type =  -1   res_sta_idx = -1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued = -1   type =  -1   res_sta_idx = -1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   4.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =  15.000000   vk =  14.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    1
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #5 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 3]*F[ 2]   pc =  1   cycle_fetched=  0   cycle_issued =  1   type = MUL   res_sta_idx =  0   cycle_execute_start =  2   cycle_execute_end =  6   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 3]+F[ 2]   pc =  2   cycle_fetched=  1   cycle_issued =  2   type = ADD   res_sta_idx =  1   cycle_execute_start =  3   cycle_execute_end =  4   cycle_write_cdb=  5   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued = -1   type =  -1   res_sta_idx = -1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  0   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    1
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #6 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 3]*F[ 2]   pc =  1   cycle_fetched=  0   cycle_issued =  1   type = MUL   res_sta_idx =  0   cycle_execute_start =  2   cycle_execute_end =  6   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued =  6   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type = ADD   res_sta_idx =  0   type = ADD   res_sta_idx =  0   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    1
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #7 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 3]*F[ 2]   pc =  1   cycle_fetched=  0   cycle_issued =  1   type = MUL   res_sta_idx =  0   cycle_execute_start =  2   cycle_execute_end =  6   cycle_write_cdb=  7   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued =  6   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type = ADD   res_sta_idx =  0   type = ADD   res_sta_idx =  0   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    1
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #8 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued =  6   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type = ADD   res_sta_idx =  0   type = ADD   res_sta_idx =  0   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = false   vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #9 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued =  6   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type = ADD   res_sta_idx =  0   type = ADD   res_sta_idx =  0   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = false   vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #10 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued =  6   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type = ADD   res_sta_idx =  0   type = ADD   res_sta_idx =  0   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = false   vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #11 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued =  6   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type = ADD   res_sta_idx =  0   type = ADD   res_sta_idx =  0   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = false   vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #12 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued =  6   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type = ADD   res_sta_idx =  0   type = ADD   res_sta_idx =  0   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = false   vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #13 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued =  6   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type = ADD   res_sta_idx =  0   type = ADD   res_sta_idx =  0   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = false   vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #14 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued =  6   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type = ADD   res_sta_idx =  0   type = ADD   res_sta_idx =  0   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = false   vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #15 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued =  6   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type = ADD   res_sta_idx =  0   type = ADD   res_sta_idx =  0   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = false   vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #16 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued =  6   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type = ADD   res_sta_idx =  0   type = ADD   res_sta_idx =  0   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = false   vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #17 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued =  6   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type = ADD   res_sta_idx =  0   type = ADD   res_sta_idx =  0   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = false   vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #18 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued =  6   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type = ADD   res_sta_idx =  0   type = ADD   res_sta_idx =  0   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = false   vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #19 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued =  6   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type = ADD   res_sta_idx =  0   type = ADD   res_sta_idx =  0   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = false   vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

















~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ CYCLE #20 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cpu->halt = true


CURRENT INSTRUCTIONS STATE STATUS
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  3   cycle_fetched=  1   cycle_issued =  5   type = ADD   res_sta_idx =  0   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        F[ 4]=F[ 4]+F[ 2]   pc =  4   cycle_fetched=  2   cycle_issued =  6   type = ADD   res_sta_idx =  1   cycle_execute_start = -1   cycle_execute_end = -1   cycle_write_cdb= -1   
        -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CURRENT REGISTERS STATE STATUS
        ----------------------------------------------------------
        F[ 0]   value =   0.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 1]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 2]   value =   2.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 3]   value =   3.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 4]   value =   5.000000   type = ADD   res_sta_idx =  1   
        ----------------------------------------------------------
        F[ 5]   value =   5.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 6]   value =   6.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 7]   value =   7.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 8]   value =   8.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[ 9]   value =   9.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[10]   value =  10.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[11]   value =  11.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[12]   value =   1.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[13]   value =  13.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[14]   value =  14.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------
        F[15]   value =  15.000000   type =  -1   res_sta_idx = -1   
        ----------------------------------------------------------

CURRENT LOGICAL UNITS STATUS
    ADD:
        logical_unit->nr_fus            =    2
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    2
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    0
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  0   res_sta.busy = true    vj =   5.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = ADD   res_sta_idx =  1   res_sta.busy = true    vj =   3.000000   vk =   2.000000   type = ADD   res_sta_idx =  0   type = ADD   res_sta_idx =  0   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    MUL:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    0
        logical_unit->fu_delay          =    5
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  0   res_sta.busy = false   vj =   3.000000   vk =   2.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = MUL   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

    DIV:
        logical_unit->nr_fus            =    1
        logical_unit->nr_avail_fus      =    1
        logical_unit->fu_delay          =   20
        logical_unit->nr_res_stas       =    2
        logical_unit->nr_avail_res_stas =    2
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  0   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------
        type = DIV   res_sta_idx =  1   res_sta.busy = false   vj =   0.000000   vk =   0.000000   type =  -1   res_sta_idx = -1   type =  -1   res_sta_idx = -1   
        --------------------------------------------------------------------------------------------------------------------------------------------------------

