// Seed: 1783843363
module module_0 (
    input logic id_0
    , id_6,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5
);
  type_8(
      id_1, id_3, ""
  );
  always @(negedge id_0) begin
    id_6 <= 1;
    id_5 <= 1'b0;
  end
endmodule
