X86_64 WW+WW+RR+WR+mfence+mfence+mfence+mfences
"MFencedWW Coe MFencedWW Rfe MFencedRR Fre MFencesWR Fre"
Cycle=Rfe MFencedRR Fre MFencesWR Fre MFencedWW Coe MFencedWW
Relax=
Safe=Rfe Fre Coe MFencesWR MFencedWW MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T
Com=Co Rf Fr Fr
Orig=MFencedWW Coe MFencedWW Rfe MFencedRR Fre MFencesWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 3:rax; uint64_t 2:rbx; uint64_t 2:rax;

}
 P0          | P1          | P2            | P3            ;
 movq $2,(x) | movq $2,(y) | movq (z),%rax | movq $1,(x)   ;
 mfence      | mfence      | mfence        | mfence        ;
 movq $1,(y) | movq $1,(z) | movq (x),%rbx | movq (x),%rax ;
exists (x=2 /\ y=2 /\ 2:rax=1 /\ 2:rbx=0 /\ 3:rax=1)
