

================================================================
== Vitis HLS Report for 'Conv_sysarr'
================================================================
* Date:           Thu Jan 27 10:53:56 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50081|    87713| 0.501 ms | 0.877 ms |  50082|  87714|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                      |                           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dataflow_parent_loop_proc_fu_235  |dataflow_parent_loop_proc  |     3124|     5476| 31.240 us | 54.760 us |  3124|  5476|   none  |
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- LOOP_K_MOST_OUTER         |    50080|    87712| 12520 ~ 21928 |          -|          -|     4|    no    |
        | + LOOP_C_MOST_OUTER        |    12518|    21926| 12518 ~ 21926 |          -|          -|     1|    no    |
        |  ++ LOOP_H_MOST_OUTER      |    12516|    21924|  6258 ~ 10962 |          -|          -|     2|    no    |
        |   +++ LOOP_W_MOST_OUTER    |     6256|    10960|  3128 ~ 5480  |          -|          -|     2|    no    |
        |    ++++ LOOP_R_MOST_OUTER  |     3126|     5478|  3126 ~ 5478  |          -|          -|     1|    no    |
        +----------------------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      299|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       88|    98|    17133|    17393|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      185|    -|
|Register             |        -|     -|      868|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       88|    98|    18001|    17877|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        6|     4|        2|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|     1|    ~0   |        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+-------+-------+-----+
    |               Instance               |           Module          | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------------------------+---------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                       |control_s_axi              |        0|   0|    310|    552|    0|
    |grp_dataflow_parent_loop_proc_fu_235  |dataflow_parent_loop_proc  |       80|  98|  14667|  14161|    0|
    |gmem0_m_axi_U                         |gmem0_m_axi                |        2|   0|    548|    700|    0|
    |gmem1_m_axi_U                         |gmem1_m_axi                |        2|   0|    548|    700|    0|
    |gmem2_m_axi_U                         |gmem2_m_axi                |        2|   0|    548|    700|    0|
    |gmem3_m_axi_U                         |gmem3_m_axi                |        2|   0|    512|    580|    0|
    +--------------------------------------+---------------------------+---------+----+-------+-------+-----+
    |Total                                 |                           |       88|  98|  17133|  17393|    0|
    +--------------------------------------+---------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |cmo_1_fu_380_p2                                        |     +    |   0|  0|  39|          32|           1|
    |hmo_1_fu_395_p2                                        |     +    |   0|  0|  39|           1|          32|
    |kmo_1_fu_369_p2                                        |     +    |   0|  0|  39|           1|          32|
    |rmo_1_fu_421_p2                                        |     +    |   0|  0|  39|          32|           1|
    |wmo_1_fu_410_p2                                        |     +    |   0|  0|  39|           1|          32|
    |icmp_ln282_fu_364_p2                                   |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln284_fu_375_p2                                   |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln286_fu_390_p2                                   |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln288_fu_405_p2                                   |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln290_fu_416_p2                                   |   icmp   |   0|  0|  20|          32|          32|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_235_ap_done   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_235_ap_ready  |    or    |   0|  0|   2|           1|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0| 299|         229|         260|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|          8|    1|          8|
    |cmo_reg_189    |   9|          2|   32|         64|
    |gmem0_ARVALID  |   9|          2|    1|          2|
    |gmem0_RREADY   |   9|          2|    1|          2|
    |gmem1_ARVALID  |   9|          2|    1|          2|
    |gmem1_RREADY   |   9|          2|    1|          2|
    |gmem2_ARVALID  |   9|          2|    1|          2|
    |gmem2_RREADY   |   9|          2|    1|          2|
    |gmem3_ARVALID  |   9|          2|    1|          2|
    |gmem3_AWVALID  |   9|          2|    1|          2|
    |gmem3_BREADY   |   9|          2|    1|          2|
    |gmem3_RREADY   |   9|          2|    1|          2|
    |gmem3_WVALID   |   9|          2|    1|          2|
    |hmo_reg_201    |   9|          2|   32|         64|
    |kmo_reg_178    |   9|          2|   32|         64|
    |rmo_reg_223    |   9|          2|   32|         64|
    |wmo_reg_212    |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          | 185|         40|  172|        350|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   7|   0|    7|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_235_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_235_ap_ready  |   1|   0|    1|          0|
    |bias_in_read_reg_442                                       |  64|   0|   64|          0|
    |cmo_1_reg_498                                              |  32|   0|   32|          0|
    |cmo_reg_189                                                |  32|   0|   32|          0|
    |conv_out_read_reg_427                                      |  64|   0|   64|          0|
    |data_in_read_reg_432                                       |  64|   0|   64|          0|
    |grp_dataflow_parent_loop_proc_fu_235_ap_start_reg          |   1|   0|    1|          0|
    |hmo_1_reg_511                                              |  32|   0|   32|          0|
    |hmo_reg_201                                                |  32|   0|   32|          0|
    |kmo_1_reg_490                                              |  32|   0|   32|          0|
    |kmo_reg_178                                                |  32|   0|   32|          0|
    |param_L2_TILENUM_S_reg_452                                 |  32|   0|   32|          0|
    |rmo_1_reg_532                                              |  32|   0|   32|          0|
    |rmo_reg_223                                                |  32|   0|   32|          0|
    |trunc_ln282_4_reg_462                                      |  32|   0|   32|          0|
    |trunc_ln282_5_reg_467                                      |  32|   0|   32|          0|
    |trunc_ln282_6_reg_472                                      |  32|   0|   32|          0|
    |trunc_ln282_7_reg_477                                      |  32|   0|   32|          0|
    |trunc_ln282_reg_482                                        |  30|   0|   30|          0|
    |trunc_ln286_reg_503                                        |  30|   0|   30|          0|
    |trunc_ln288_reg_516                                        |  30|   0|   30|          0|
    |trunc_ln_reg_457                                           |  32|   0|   32|          0|
    |weight_in_read_reg_437                                     |  64|   0|   64|          0|
    |wmo_1_reg_524                                              |  32|   0|   32|          0|
    |wmo_reg_212                                                |  32|   0|   32|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 868|   0|  868|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits |  Protocol  | Source Object|    C Type    |
+-----------------------+-----+------+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |     6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |    32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |     4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |     6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |    32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |     2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |     2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |     1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_rst_n               |  in |     1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_start               |  in |     1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_done                | out |     1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_idle                | out |     1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_ready               | out |     1| ap_ctrl_hs |  Conv_sysarr | return value |
|m_axi_gmem0_AWVALID    | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY    |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR     | out |    64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID       | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN      | out |     8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE     | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST    | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK     | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE    | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT     | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS      | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION   | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER     | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID     | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY     |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA      | out |    32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB      | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST      | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID        | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER      | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID    | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY    |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR     | out |    64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID       | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN      | out |     8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE     | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST    | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK     | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE    | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT     | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS      | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION   | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER     | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID     |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY     | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA      |  in |    32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST      |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID        |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER      |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP      |  in |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID     |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY     | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP      |  in |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID        |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER      |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem1_AWVALID    | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY    |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR     | out |    64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWID       | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN      | out |     8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE     | out |     3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST    | out |     2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK     | out |     2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE    | out |     4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT     | out |     3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS      | out |     4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION   | out |     4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER     | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID     | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY     |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA      | out |    32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB      | out |     4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST      | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WID        | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER      | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID    | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY    |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR     | out |    64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARID       | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN      | out |     8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE     | out |     3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST    | out |     2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK     | out |     2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE    | out |     4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT     | out |     3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS      | out |     4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION   | out |     4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER     | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID     |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY     | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA      |  in |    32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST      |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RID        |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER      |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP      |  in |     2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID     |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY     | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP      |  in |     2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BID        |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER      |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem2_AWVALID    | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWREADY    |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWADDR     | out |    64|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWID       | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWLEN      | out |     8|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWSIZE     | out |     3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWBURST    | out |     2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWLOCK     | out |     2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWCACHE    | out |     4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWPROT     | out |     3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWQOS      | out |     4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWREGION   | out |     4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWUSER     | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WVALID     | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WREADY     |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WDATA      | out |    32|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WSTRB      | out |     4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WLAST      | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WID        | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WUSER      | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARVALID    | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARREADY    |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARADDR     | out |    64|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARID       | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARLEN      | out |     8|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARSIZE     | out |     3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARBURST    | out |     2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARLOCK     | out |     2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARCACHE    | out |     4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARPROT     | out |     3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARQOS      | out |     4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARREGION   | out |     4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARUSER     | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RVALID     |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RREADY     | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RDATA      |  in |    32|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RLAST      |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RID        |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RUSER      |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RRESP      |  in |     2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BVALID     |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BREADY     | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BRESP      |  in |     2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BID        |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BUSER      |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem3_AWVALID    | out |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_AWREADY    |  in |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_AWADDR     | out |    64|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_AWID       | out |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_AWLEN      | out |     8|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_AWSIZE     | out |     3|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_AWBURST    | out |     2|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_AWLOCK     | out |     2|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_AWCACHE    | out |     4|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_AWPROT     | out |     3|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_AWQOS      | out |     4|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_AWREGION   | out |     4|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_AWUSER     | out |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_WVALID     | out |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_WREADY     |  in |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_WDATA      | out |    32|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_WSTRB      | out |     4|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_WLAST      | out |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_WID        | out |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_WUSER      | out |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_ARVALID    | out |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_ARREADY    |  in |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_ARADDR     | out |    64|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_ARID       | out |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_ARLEN      | out |     8|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_ARSIZE     | out |     3|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_ARBURST    | out |     2|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_ARLOCK     | out |     2|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_ARCACHE    | out |     4|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_ARPROT     | out |     3|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_ARQOS      | out |     4|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_ARREGION   | out |     4|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_ARUSER     | out |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_RVALID     |  in |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_RREADY     | out |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_RDATA      |  in |    32|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_RLAST      |  in |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_RID        |  in |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_RUSER      |  in |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_RRESP      |  in |     2|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_BVALID     |  in |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_BREADY     | out |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_BRESP      |  in |     2|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_BID        |  in |     1|    m_axi   |     gmem3    |    pointer   |
|m_axi_gmem3_BUSER      |  in |     1|    m_axi   |     gmem3    |    pointer   |
|param                  |  in |  1184|   ap_none  |     param    |    scalar    |
+-----------------------+-----+------+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_8, i32, i32, void @empty_11, i32, i32, void @empty_11, void @empty_11, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_11"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %gmem0, void"   --->   Operation 11 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_8, i32, i32, void @empty_11, i32, i32, void @empty_11, void @empty_11, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_11"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %gmem1, void"   --->   Operation 14 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_8, i32, i32, void @empty_11, i32, i32, void @empty_11, void @empty_11, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_11"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem2"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %gmem2, void"   --->   Operation 17 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_8, i32, i32, void @empty_11, i32, i32, void @empty_11, void @empty_11, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_11"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem3, void"   --->   Operation 20 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1184 %param"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1184 %param, void @empty_38, i32, i32, void @empty_11, i32, i32, void @empty_11, void @empty_11, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_11"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in, void @empty_20, i32, i32, void @empty_11, i32, i32, void @empty_19, void @empty_16, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_15"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in, void @empty_38, i32, i32, void @empty_11, i32, i32, void @empty_11, void @empty_11, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_15"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in, void @empty_20, i32, i32, void @empty_11, i32, i32, void @empty_19, void @empty_5, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_15"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in, void @empty_38, i32, i32, void @empty_11, i32, i32, void @empty_11, void @empty_11, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_15"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in, void @empty_20, i32, i32, void @empty_11, i32, i32, void @empty_19, void @empty_14, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_15"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in, void @empty_38, i32, i32, void @empty_11, i32, i32, void @empty_11, void @empty_11, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_15"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out, void @empty_20, i32, i32, void @empty_11, i32, i32, void @empty_19, void @empty_32, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_15"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out, void @empty_38, i32, i32, void @empty_11, i32, i32, void @empty_11, void @empty_11, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_15"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%conv_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv_out" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 31 'read' 'conv_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%data_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 32 'read' 'data_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%weight_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weight_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 33 'read' 'weight_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%bias_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 34 'read' 'bias_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%param_read = read i1184 @_ssdm_op_Read.ap_auto.i1184, i1184 %param" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 35 'read' 'param_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%param_L2_TILENUM_S = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 36 'partselect' 'param_L2_TILENUM_S' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln282_4 = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 38 'partselect' 'trunc_ln282_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln282_5 = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 39 'partselect' 'trunc_ln282_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln282_6 = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 40 'partselect' 'trunc_ln282_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln282_7 = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 41 'partselect' 'trunc_ln282_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.60ns)   --->   "%br_ln282 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 42 'br' 'br_ln282' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%kmo = phi i32, void %.lr.ph89, i32 %kmo_1, void %._crit_edge85.loopexit"   --->   Operation 43 'phi' 'kmo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln282 = trunc i32 %kmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 44 'trunc' 'trunc_ln282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.85ns)   --->   "%icmp_ln282 = icmp_eq  i32 %kmo, i32 %trunc_ln282_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 45 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.88ns)   --->   "%kmo_1 = add i32, i32 %kmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 46 'add' 'kmo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln282 = br i1 %icmp_ln282, void %.split28, void %._crit_edge90.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 47 'br' 'br_ln282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln282 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln282' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln282 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 49 'specloopname' 'specloopname_ln282' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.60ns)   --->   "%br_ln284 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 50 'br' 'br_ln284' <Predicate = (!icmp_ln282)> <Delay = 0.60>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln432 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:432]   --->   Operation 51 'ret' 'ret_ln432' <Predicate = (icmp_ln282)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.98>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%cmo = phi i32, void %.split28, i32 %cmo_1, void %._crit_edge80.loopexit"   --->   Operation 52 'phi' 'cmo' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln284 = icmp_eq  i32 %cmo, i32 %trunc_ln282_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 53 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.88ns)   --->   "%cmo_1 = add i32 %cmo, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 54 'add' 'cmo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void %.split26, void %._crit_edge85.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 55 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln284 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln284' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 57 'specloopname' 'specloopname_ln284' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.60ns)   --->   "%br_ln286 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 58 'br' 'br_ln286' <Predicate = (!icmp_ln284)> <Delay = 0.60>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (icmp_ln284)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.98>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%hmo = phi i32, void %.split26, i32 %hmo_1, void %._crit_edge75.loopexit"   --->   Operation 60 'phi' 'hmo' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln286 = trunc i32 %hmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 61 'trunc' 'trunc_ln286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.85ns)   --->   "%icmp_ln286 = icmp_eq  i32 %hmo, i32 %trunc_ln282_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 62 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.88ns)   --->   "%hmo_1 = add i32, i32 %hmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 63 'add' 'hmo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %icmp_ln286, void %.split24, void %._crit_edge80.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 64 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln286 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln286' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln286 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 66 'specloopname' 'specloopname_ln286' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.60ns)   --->   "%br_ln288 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 67 'br' 'br_ln288' <Predicate = (!icmp_ln286)> <Delay = 0.60>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = (icmp_ln286)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.98>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%wmo = phi i32, void %.split24, i32 %wmo_1, void %._crit_edge70.loopexit"   --->   Operation 69 'phi' 'wmo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln288 = trunc i32 %wmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 70 'trunc' 'trunc_ln288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.85ns)   --->   "%icmp_ln288 = icmp_eq  i32 %wmo, i32 %trunc_ln282_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 71 'icmp' 'icmp_ln288' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.88ns)   --->   "%wmo_1 = add i32, i32 %wmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 72 'add' 'wmo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288, void %.split22, void %._crit_edge75.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 73 'br' 'br_ln288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln288 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln288' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln288 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 75 'specloopname' 'specloopname_ln288' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.60ns)   --->   "%br_ln290 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 76 'br' 'br_ln290' <Predicate = (!icmp_ln288)> <Delay = 0.60>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 77 'br' 'br_ln0' <Predicate = (icmp_ln288)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.98>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%rmo = phi i32, void %.split22, i32 %rmo_1, void %.split20"   --->   Operation 78 'phi' 'rmo' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.85ns)   --->   "%icmp_ln290 = icmp_eq  i32 %rmo, i32 %trunc_ln" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 79 'icmp' 'icmp_ln290' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.88ns)   --->   "%rmo_1 = add i32 %rmo, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 80 'add' 'rmo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln290, void %.split20, void %._crit_edge70.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 81 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln221 = call void @dataflow_parent_loop_proc, i32 %param_L2_TILENUM_S, i1184 %param_read, i30 %trunc_ln282, i64 %bias_in_read, i8 %gmem0, i32 %cmo, i32 %rmo, i64 %weight_in_read, i8 %gmem1, i30 %trunc_ln286, i30 %trunc_ln288, i64 %data_in_read, i8 %gmem2, i32 %gmem3, i64 %conv_out_read, i8 %bias_l2_0, i8 %bias_l2_1, i8 %bias_l2_2, i8 %bias_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 82 'call' 'call_ln221' <Predicate = (!icmp_ln290)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 83 'br' 'br_ln0' <Predicate = (icmp_ln290)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln290 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln290' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 85 'specloopname' 'specloopname_ln290' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln221 = call void @dataflow_parent_loop_proc, i32 %param_L2_TILENUM_S, i1184 %param_read, i30 %trunc_ln282, i64 %bias_in_read, i8 %gmem0, i32 %cmo, i32 %rmo, i64 %weight_in_read, i8 %gmem1, i30 %trunc_ln286, i30 %trunc_ln288, i64 %data_in_read, i8 %gmem2, i32 %gmem3, i64 %conv_out_read, i8 %bias_l2_0, i8 %bias_l2_1, i8 %bias_l2_2, i8 %bias_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 86 'call' 'call_ln221' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ param]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0       (spectopmodule    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specstablecontent_ln0   (specstablecontent) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specstablecontent_ln0   (specstablecontent) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specstablecontent_ln0   (specstablecontent) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specstablecontent_ln0   (specstablecontent) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
conv_out_read           (read             ) [ 00111111]
data_in_read            (read             ) [ 00111111]
weight_in_read          (read             ) [ 00111111]
bias_in_read            (read             ) [ 00111111]
param_read              (read             ) [ 00111111]
param_L2_TILENUM_S      (partselect       ) [ 00111111]
trunc_ln                (partselect       ) [ 00111111]
trunc_ln282_4           (partselect       ) [ 00111111]
trunc_ln282_5           (partselect       ) [ 00111111]
trunc_ln282_6           (partselect       ) [ 00111111]
trunc_ln282_7           (partselect       ) [ 00111111]
br_ln282                (br               ) [ 01111111]
kmo                     (phi              ) [ 00100000]
trunc_ln282             (trunc            ) [ 00011111]
icmp_ln282              (icmp             ) [ 00111111]
kmo_1                   (add              ) [ 01111111]
br_ln282                (br               ) [ 00000000]
speclooptripcount_ln282 (speclooptripcount) [ 00000000]
specloopname_ln282      (specloopname     ) [ 00000000]
br_ln284                (br               ) [ 00111111]
ret_ln432               (ret              ) [ 00000000]
cmo                     (phi              ) [ 00010111]
icmp_ln284              (icmp             ) [ 00111111]
cmo_1                   (add              ) [ 00111111]
br_ln284                (br               ) [ 00000000]
speclooptripcount_ln284 (speclooptripcount) [ 00000000]
specloopname_ln284      (specloopname     ) [ 00000000]
br_ln286                (br               ) [ 00111111]
br_ln0                  (br               ) [ 01111111]
hmo                     (phi              ) [ 00001000]
trunc_ln286             (trunc            ) [ 00000111]
icmp_ln286              (icmp             ) [ 00111111]
hmo_1                   (add              ) [ 00111111]
br_ln286                (br               ) [ 00000000]
speclooptripcount_ln286 (speclooptripcount) [ 00000000]
specloopname_ln286      (specloopname     ) [ 00000000]
br_ln288                (br               ) [ 00111111]
br_ln0                  (br               ) [ 00111111]
wmo                     (phi              ) [ 00000100]
trunc_ln288             (trunc            ) [ 00000011]
icmp_ln288              (icmp             ) [ 00111111]
wmo_1                   (add              ) [ 00111111]
br_ln288                (br               ) [ 00000000]
speclooptripcount_ln288 (speclooptripcount) [ 00000000]
specloopname_ln288      (specloopname     ) [ 00000000]
br_ln290                (br               ) [ 00111111]
br_ln0                  (br               ) [ 00111111]
rmo                     (phi              ) [ 00000011]
icmp_ln290              (icmp             ) [ 00111111]
rmo_1                   (add              ) [ 00111111]
br_ln290                (br               ) [ 00000000]
br_ln0                  (br               ) [ 00111111]
speclooptripcount_ln290 (speclooptripcount) [ 00000000]
specloopname_ln290      (specloopname     ) [ 00000000]
call_ln221              (call             ) [ 00000000]
br_ln0                  (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="param">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bias_in">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_in"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weight_in">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_in"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_in">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bias_l2_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias_l2_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias_l2_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bias_l2_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_l2_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_l2_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_l2_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_l2_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_l2_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_l2_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_l2_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="data_l2_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l2_reduction_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l2_reduction_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_l2_reduction_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="output_l2_reduction_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="output_l2_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="output_l2_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="output_l2_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="output_l2_3">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1184"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i1184.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="conv_out_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="data_in_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="weight_in_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_in_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="bias_in_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_in_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="param_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1184" slack="0"/>
<pin id="174" dir="0" index="1" bw="1184" slack="0"/>
<pin id="175" dir="1" index="2" bw="1184" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_read/1 "/>
</bind>
</comp>

<comp id="178" class="1005" name="kmo_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kmo (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="kmo_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kmo/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="cmo_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cmo (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="cmo_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cmo/3 "/>
</bind>
</comp>

<comp id="201" class="1005" name="hmo_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hmo (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="hmo_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hmo/4 "/>
</bind>
</comp>

<comp id="212" class="1005" name="wmo_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wmo (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="wmo_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wmo/5 "/>
</bind>
</comp>

<comp id="223" class="1005" name="rmo_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rmo (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="rmo_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rmo/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_dataflow_parent_loop_proc_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="5"/>
<pin id="238" dir="0" index="2" bw="1184" slack="5"/>
<pin id="239" dir="0" index="3" bw="30" slack="4"/>
<pin id="240" dir="0" index="4" bw="64" slack="5"/>
<pin id="241" dir="0" index="5" bw="8" slack="0"/>
<pin id="242" dir="0" index="6" bw="32" slack="3"/>
<pin id="243" dir="0" index="7" bw="32" slack="0"/>
<pin id="244" dir="0" index="8" bw="64" slack="5"/>
<pin id="245" dir="0" index="9" bw="8" slack="0"/>
<pin id="246" dir="0" index="10" bw="30" slack="2"/>
<pin id="247" dir="0" index="11" bw="30" slack="1"/>
<pin id="248" dir="0" index="12" bw="64" slack="5"/>
<pin id="249" dir="0" index="13" bw="8" slack="0"/>
<pin id="250" dir="0" index="14" bw="32" slack="0"/>
<pin id="251" dir="0" index="15" bw="64" slack="5"/>
<pin id="252" dir="0" index="16" bw="8" slack="0"/>
<pin id="253" dir="0" index="17" bw="8" slack="0"/>
<pin id="254" dir="0" index="18" bw="8" slack="0"/>
<pin id="255" dir="0" index="19" bw="8" slack="0"/>
<pin id="256" dir="0" index="20" bw="8" slack="0"/>
<pin id="257" dir="0" index="21" bw="8" slack="0"/>
<pin id="258" dir="0" index="22" bw="8" slack="0"/>
<pin id="259" dir="0" index="23" bw="8" slack="0"/>
<pin id="260" dir="0" index="24" bw="8" slack="0"/>
<pin id="261" dir="0" index="25" bw="8" slack="0"/>
<pin id="262" dir="0" index="26" bw="8" slack="0"/>
<pin id="263" dir="0" index="27" bw="8" slack="0"/>
<pin id="264" dir="0" index="28" bw="32" slack="0"/>
<pin id="265" dir="0" index="29" bw="32" slack="0"/>
<pin id="266" dir="0" index="30" bw="32" slack="0"/>
<pin id="267" dir="0" index="31" bw="32" slack="0"/>
<pin id="268" dir="0" index="32" bw="32" slack="0"/>
<pin id="269" dir="0" index="33" bw="32" slack="0"/>
<pin id="270" dir="0" index="34" bw="32" slack="0"/>
<pin id="271" dir="0" index="35" bw="32" slack="0"/>
<pin id="272" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln221/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="param_L2_TILENUM_S_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1184" slack="0"/>
<pin id="303" dir="0" index="2" bw="10" slack="0"/>
<pin id="304" dir="0" index="3" bw="10" slack="0"/>
<pin id="305" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="param_L2_TILENUM_S/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1184" slack="0"/>
<pin id="313" dir="0" index="2" bw="10" slack="0"/>
<pin id="314" dir="0" index="3" bw="10" slack="0"/>
<pin id="315" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln282_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1184" slack="0"/>
<pin id="323" dir="0" index="2" bw="9" slack="0"/>
<pin id="324" dir="0" index="3" bw="9" slack="0"/>
<pin id="325" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln282_4/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="trunc_ln282_5_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="1184" slack="0"/>
<pin id="333" dir="0" index="2" bw="10" slack="0"/>
<pin id="334" dir="0" index="3" bw="10" slack="0"/>
<pin id="335" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln282_5/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln282_6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="1184" slack="0"/>
<pin id="343" dir="0" index="2" bw="9" slack="0"/>
<pin id="344" dir="0" index="3" bw="9" slack="0"/>
<pin id="345" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln282_6/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln282_7_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1184" slack="0"/>
<pin id="353" dir="0" index="2" bw="9" slack="0"/>
<pin id="354" dir="0" index="3" bw="9" slack="0"/>
<pin id="355" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln282_7/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln282_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln282/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln282_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="1"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln282/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="kmo_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kmo_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln284_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="2"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="cmo_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cmo_1/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln286_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln286/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln286_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="3"/>
<pin id="393" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln286/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="hmo_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hmo_1/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln288_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln288/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln288_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="4"/>
<pin id="408" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln288/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="wmo_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wmo_1/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln290_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="5"/>
<pin id="419" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln290/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="rmo_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rmo_1/6 "/>
</bind>
</comp>

<comp id="427" class="1005" name="conv_out_read_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="5"/>
<pin id="429" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_read "/>
</bind>
</comp>

<comp id="432" class="1005" name="data_in_read_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="5"/>
<pin id="434" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="data_in_read "/>
</bind>
</comp>

<comp id="437" class="1005" name="weight_in_read_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="5"/>
<pin id="439" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="weight_in_read "/>
</bind>
</comp>

<comp id="442" class="1005" name="bias_in_read_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="5"/>
<pin id="444" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="bias_in_read "/>
</bind>
</comp>

<comp id="447" class="1005" name="param_read_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1184" slack="5"/>
<pin id="449" dir="1" index="1" bw="1184" slack="5"/>
</pin_list>
<bind>
<opset="param_read "/>
</bind>
</comp>

<comp id="452" class="1005" name="param_L2_TILENUM_S_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="5"/>
<pin id="454" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="param_L2_TILENUM_S "/>
</bind>
</comp>

<comp id="457" class="1005" name="trunc_ln_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="5"/>
<pin id="459" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="462" class="1005" name="trunc_ln282_4_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="4"/>
<pin id="464" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln282_4 "/>
</bind>
</comp>

<comp id="467" class="1005" name="trunc_ln282_5_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="3"/>
<pin id="469" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln282_5 "/>
</bind>
</comp>

<comp id="472" class="1005" name="trunc_ln282_6_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="2"/>
<pin id="474" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln282_6 "/>
</bind>
</comp>

<comp id="477" class="1005" name="trunc_ln282_7_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln282_7 "/>
</bind>
</comp>

<comp id="482" class="1005" name="trunc_ln282_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="30" slack="4"/>
<pin id="484" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln282 "/>
</bind>
</comp>

<comp id="490" class="1005" name="kmo_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="kmo_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="cmo_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cmo_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="trunc_ln286_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="30" slack="2"/>
<pin id="505" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln286 "/>
</bind>
</comp>

<comp id="511" class="1005" name="hmo_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="hmo_1 "/>
</bind>
</comp>

<comp id="516" class="1005" name="trunc_ln288_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="30" slack="1"/>
<pin id="518" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln288 "/>
</bind>
</comp>

<comp id="524" class="1005" name="wmo_1_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="wmo_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="rmo_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rmo_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="152"><net_src comp="94" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="94" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="94" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="94" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="96" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="66" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="66" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="66" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="66" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="273"><net_src comp="144" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="235" pin=5"/></net>

<net id="275"><net_src comp="189" pin="1"/><net_sink comp="235" pin=6"/></net>

<net id="276"><net_src comp="227" pin="4"/><net_sink comp="235" pin=7"/></net>

<net id="277"><net_src comp="2" pin="0"/><net_sink comp="235" pin=9"/></net>

<net id="278"><net_src comp="4" pin="0"/><net_sink comp="235" pin=13"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="235" pin=14"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="235" pin=16"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="235" pin=17"/></net>

<net id="282"><net_src comp="22" pin="0"/><net_sink comp="235" pin=18"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="235" pin=19"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="235" pin=20"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="235" pin=21"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="235" pin=22"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="235" pin=23"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="235" pin=24"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="235" pin=25"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="235" pin=26"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="235" pin=27"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="235" pin=28"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="235" pin=29"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="235" pin=30"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="235" pin=31"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="235" pin=32"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="235" pin=33"/></net>

<net id="298"><net_src comp="54" pin="0"/><net_sink comp="235" pin=34"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="235" pin=35"/></net>

<net id="306"><net_src comp="98" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="172" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="100" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="102" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="316"><net_src comp="98" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="172" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="104" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="106" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="326"><net_src comp="98" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="172" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="108" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="110" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="336"><net_src comp="98" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="172" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="112" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="114" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="346"><net_src comp="98" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="172" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="116" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="118" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="356"><net_src comp="98" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="172" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="120" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="122" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="363"><net_src comp="182" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="182" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="124" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="182" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="193" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="193" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="124" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="205" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="205" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="124" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="205" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="216" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="216" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="124" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="216" pin="4"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="227" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="227" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="124" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="148" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="235" pin=15"/></net>

<net id="435"><net_src comp="154" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="235" pin=12"/></net>

<net id="440"><net_src comp="160" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="235" pin=8"/></net>

<net id="445"><net_src comp="166" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="235" pin=4"/></net>

<net id="450"><net_src comp="172" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="455"><net_src comp="300" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="460"><net_src comp="310" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="465"><net_src comp="320" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="470"><net_src comp="330" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="475"><net_src comp="340" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="480"><net_src comp="350" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="485"><net_src comp="360" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="235" pin=3"/></net>

<net id="493"><net_src comp="369" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="501"><net_src comp="380" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="506"><net_src comp="386" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="235" pin=10"/></net>

<net id="514"><net_src comp="395" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="519"><net_src comp="401" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="235" pin=11"/></net>

<net id="527"><net_src comp="410" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="535"><net_src comp="421" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="227" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {6 7 }
	Port: bias_l2_0 | {6 7 }
	Port: bias_l2_1 | {6 7 }
	Port: bias_l2_2 | {6 7 }
	Port: bias_l2_3 | {6 7 }
	Port: weight_l2_0 | {6 7 }
	Port: weight_l2_1 | {6 7 }
	Port: weight_l2_2 | {6 7 }
	Port: weight_l2_3 | {6 7 }
	Port: data_l2_0 | {6 7 }
	Port: data_l2_1 | {6 7 }
	Port: data_l2_2 | {6 7 }
	Port: data_l2_3 | {6 7 }
	Port: output_l2_reduction_0 | {6 7 }
	Port: output_l2_reduction_1 | {6 7 }
	Port: output_l2_reduction_2 | {6 7 }
	Port: output_l2_reduction_3 | {6 7 }
	Port: output_l2_0 | {6 7 }
	Port: output_l2_1 | {6 7 }
	Port: output_l2_2 | {6 7 }
	Port: output_l2_3 | {6 7 }
 - Input state : 
	Port: Conv_sysarr : gmem0 | {6 7 }
	Port: Conv_sysarr : gmem1 | {6 7 }
	Port: Conv_sysarr : gmem2 | {6 7 }
	Port: Conv_sysarr : gmem3 | {6 7 }
	Port: Conv_sysarr : param | {1 }
	Port: Conv_sysarr : bias_in | {1 }
	Port: Conv_sysarr : weight_in | {1 }
	Port: Conv_sysarr : data_in | {1 }
	Port: Conv_sysarr : conv_out | {1 }
	Port: Conv_sysarr : bias_l2_0 | {6 7 }
	Port: Conv_sysarr : bias_l2_1 | {6 7 }
	Port: Conv_sysarr : bias_l2_2 | {6 7 }
	Port: Conv_sysarr : bias_l2_3 | {6 7 }
	Port: Conv_sysarr : weight_l2_0 | {6 7 }
	Port: Conv_sysarr : weight_l2_1 | {6 7 }
	Port: Conv_sysarr : weight_l2_2 | {6 7 }
	Port: Conv_sysarr : weight_l2_3 | {6 7 }
	Port: Conv_sysarr : data_l2_0 | {6 7 }
	Port: Conv_sysarr : data_l2_1 | {6 7 }
	Port: Conv_sysarr : data_l2_2 | {6 7 }
	Port: Conv_sysarr : data_l2_3 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_0 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_1 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_2 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_3 | {6 7 }
	Port: Conv_sysarr : output_l2_0 | {6 7 }
	Port: Conv_sysarr : output_l2_1 | {6 7 }
	Port: Conv_sysarr : output_l2_2 | {6 7 }
	Port: Conv_sysarr : output_l2_3 | {6 7 }
  - Chain level:
	State 1
	State 2
		trunc_ln282 : 1
		icmp_ln282 : 1
		kmo_1 : 1
		br_ln282 : 2
	State 3
		icmp_ln284 : 1
		cmo_1 : 1
		br_ln284 : 2
	State 4
		trunc_ln286 : 1
		icmp_ln286 : 1
		hmo_1 : 1
		br_ln286 : 2
	State 5
		trunc_ln288 : 1
		icmp_ln288 : 1
		wmo_1 : 1
		br_ln288 : 2
	State 6
		icmp_ln290 : 1
		rmo_1 : 1
		br_ln290 : 2
		call_ln221 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc_fu_235 |    8    |    98   | 61.2308 |  27898  |   6608  |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|          |             kmo_1_fu_369             |    0    |    0    |    0    |    0    |    39   |
|          |             cmo_1_fu_380             |    0    |    0    |    0    |    0    |    39   |
|    add   |             hmo_1_fu_395             |    0    |    0    |    0    |    0    |    39   |
|          |             wmo_1_fu_410             |    0    |    0    |    0    |    0    |    39   |
|          |             rmo_1_fu_421             |    0    |    0    |    0    |    0    |    39   |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|          |           icmp_ln282_fu_364          |    0    |    0    |    0    |    0    |    20   |
|          |           icmp_ln284_fu_375          |    0    |    0    |    0    |    0    |    20   |
|   icmp   |           icmp_ln286_fu_390          |    0    |    0    |    0    |    0    |    20   |
|          |           icmp_ln288_fu_405          |    0    |    0    |    0    |    0    |    20   |
|          |           icmp_ln290_fu_416          |    0    |    0    |    0    |    0    |    20   |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|          |       conv_out_read_read_fu_148      |    0    |    0    |    0    |    0    |    0    |
|          |       data_in_read_read_fu_154       |    0    |    0    |    0    |    0    |    0    |
|   read   |      weight_in_read_read_fu_160      |    0    |    0    |    0    |    0    |    0    |
|          |       bias_in_read_read_fu_166       |    0    |    0    |    0    |    0    |    0    |
|          |        param_read_read_fu_172        |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|          |       param_L2_TILENUM_S_fu_300      |    0    |    0    |    0    |    0    |    0    |
|          |            trunc_ln_fu_310           |    0    |    0    |    0    |    0    |    0    |
|partselect|         trunc_ln282_4_fu_320         |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln282_5_fu_330         |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln282_6_fu_340         |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln282_7_fu_350         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|          |          trunc_ln282_fu_360          |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          trunc_ln286_fu_386          |    0    |    0    |    0    |    0    |    0    |
|          |          trunc_ln288_fu_401          |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                      |    8    |    98   | 61.2308 |  27898  |   6903  |
|----------|--------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|      bias_l2_0      |    0   |   16   |    1   |
|      bias_l2_1      |    0   |   16   |    1   |
|      bias_l2_2      |    0   |   16   |    1   |
|      bias_l2_3      |    0   |   16   |    1   |
|      data_l2_0      |    1   |    0   |    0   |
|      data_l2_1      |    1   |    0   |    0   |
|      data_l2_2      |    1   |    0   |    0   |
|      data_l2_3      |    1   |    0   |    0   |
|     output_l2_0     |    4   |    0   |    0   |
|     output_l2_1     |    4   |    0   |    0   |
|     output_l2_2     |    4   |    0   |    0   |
|     output_l2_3     |    4   |    0   |    0   |
|output_l2_reduction_0|    4   |    0   |    0   |
|output_l2_reduction_1|    4   |    0   |    0   |
|output_l2_reduction_2|    4   |    0   |    0   |
|output_l2_reduction_3|    4   |    0   |    0   |
|     weight_l2_0     |    2   |    0   |    0   |
|     weight_l2_1     |    2   |    0   |    0   |
|     weight_l2_2     |    2   |    0   |    0   |
|     weight_l2_3     |    2   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   44   |   64   |    4   |
+---------------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   bias_in_read_reg_442   |   64   |
|       cmo_1_reg_498      |   32   |
|        cmo_reg_189       |   32   |
|   conv_out_read_reg_427  |   64   |
|   data_in_read_reg_432   |   64   |
|       hmo_1_reg_511      |   32   |
|        hmo_reg_201       |   32   |
|       kmo_1_reg_490      |   32   |
|        kmo_reg_178       |   32   |
|param_L2_TILENUM_S_reg_452|   32   |
|    param_read_reg_447    |  1184  |
|       rmo_1_reg_532      |   32   |
|        rmo_reg_223       |   32   |
|   trunc_ln282_4_reg_462  |   32   |
|   trunc_ln282_5_reg_467  |   32   |
|   trunc_ln282_6_reg_472  |   32   |
|   trunc_ln282_7_reg_477  |   32   |
|    trunc_ln282_reg_482   |   30   |
|    trunc_ln286_reg_503   |   30   |
|    trunc_ln288_reg_516   |   30   |
|     trunc_ln_reg_457     |   32   |
|  weight_in_read_reg_437  |   64   |
|       wmo_1_reg_524      |   32   |
|        wmo_reg_212       |   32   |
+--------------------------+--------+
|           Total          |  2042  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| cmo_reg_189 |  p0  |   2  |  32  |   64   ||    9    |
| rmo_reg_223 |  p0  |   2  |  32  |   64   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   128  ||  1.206  ||    18   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   98   |   61   |  27898 |  6903  |
|   Memory  |   44   |    -   |    -   |   64   |    4   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |    -   |  2042  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   52   |   98   |   62   |  30004 |  6925  |
+-----------+--------+--------+--------+--------+--------+
