Info (10281): Verilog HDL Declaration information at noise_distribution.v(6): object "MEM_NOISE0" differs only in case from object "mem_noise0" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/Simulador_Arquivos/noise_distribution.v Line: 6
Info (10281): Verilog HDL Declaration information at noise_distribution.v(7): object "MEM_NOISE1" differs only in case from object "mem_noise1" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/Simulador_Arquivos/noise_distribution.v Line: 7
Info (10281): Verilog HDL Declaration information at noise_distribution.v(8): object "MEM_NOISE2" differs only in case from object "mem_noise2" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/Simulador_Arquivos/noise_distribution.v Line: 8
Warning (10268): Verilog HDL information at select_rand.v(15): always construct contains both blocking and non-blocking assignments File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/Simulador_Arquivos/select_rand.v Line: 15
Warning (10268): Verilog HDL information at pzc_zeroing.v(27): always construct contains both blocking and non-blocking assignments File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/Simulador_Arquivos/pzc_zeroing.v Line: 27
Warning (10268): Verilog HDL information at pzc_media_fixa.v(25): always construct contains both blocking and non-blocking assignments File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/Simulador_Arquivos/pzc_media_fixa.v Line: 25
Info (10281): Verilog HDL Declaration information at energy_distribution.v(6): object "MEM_ENG0" differs only in case from object "mem_eng0" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/Simulador_Arquivos/energy_distribution.v Line: 6
Info (10281): Verilog HDL Declaration information at energy_distribution.v(7): object "MEM_ENG1" differs only in case from object "mem_eng1" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/Simulador_Arquivos/energy_distribution.v Line: 7
Info (10281): Verilog HDL Declaration information at energy_distribution.v(8): object "MEM_ENG2" differs only in case from object "mem_eng2" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/Simulador_Arquivos/energy_distribution.v Line: 8
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 49
