
b7 uart transmit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053c0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  08005560  08005560  00015560  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057f8  080057f8  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080057f8  080057f8  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080057f8  080057f8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057f8  080057f8  000157f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080057fc  080057fc  000157fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08005800  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  200001dc  080059dc  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000290  080059dc  00020290  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000078a9  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000146a  00000000  00000000  00027ab5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000678  00000000  00000000  00028f20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005f0  00000000  00000000  00029598  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001ef58  00000000  00000000  00029b88  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006784  00000000  00000000  00048ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000bddb7  00000000  00000000  0004f264  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010d01b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022dc  00000000  00000000  0010d098  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005548 	.word	0x08005548

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08005548 	.word	0x08005548

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bbe:	f000 f9d3 	bl	8000f68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bc2:	f000 f81b 	bl	8000bfc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bc6:	f000 f89b 	bl	8000d00 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000bca:	f000 f869 	bl	8000ca0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t songuyen = 5;
 8000bce:	2305      	movs	r3, #5
 8000bd0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  HAL_UART_Transmit(&huart2,mang,6,2000);
//	  sprintf(mang,"%.1f\n",sothuc);
	  sprintf(mang,"%d",songuyen);
 8000bd2:	79fa      	ldrb	r2, [r7, #7]
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	4907      	ldr	r1, [pc, #28]	; (8000bf4 <main+0x3c>)
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f003 f8d3 	bl	8003d84 <siprintf>
	  HAL_UART_Transmit(&huart2,mang,1,100);
 8000bde:	1d39      	adds	r1, r7, #4
 8000be0:	2364      	movs	r3, #100	; 0x64
 8000be2:	2201      	movs	r2, #1
 8000be4:	4804      	ldr	r0, [pc, #16]	; (8000bf8 <main+0x40>)
 8000be6:	f002 f86f 	bl	8002cc8 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 8000bea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bee:	f000 fa21 	bl	8001034 <HAL_Delay>
  {
 8000bf2:	e7ee      	b.n	8000bd2 <main+0x1a>
 8000bf4:	08005560 	.word	0x08005560
 8000bf8:	20000204 	.word	0x20000204

08000bfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b0a6      	sub	sp, #152	; 0x98
 8000c00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c02:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000c06:	2228      	movs	r2, #40	; 0x28
 8000c08:	2100      	movs	r1, #0
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f002 fc56 	bl	80034bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c10:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000c14:	2200      	movs	r2, #0
 8000c16:	601a      	str	r2, [r3, #0]
 8000c18:	605a      	str	r2, [r3, #4]
 8000c1a:	609a      	str	r2, [r3, #8]
 8000c1c:	60da      	str	r2, [r3, #12]
 8000c1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c20:	1d3b      	adds	r3, r7, #4
 8000c22:	2258      	movs	r2, #88	; 0x58
 8000c24:	2100      	movs	r1, #0
 8000c26:	4618      	mov	r0, r3
 8000c28:	f002 fc48 	bl	80034bc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c30:	2301      	movs	r3, #1
 8000c32:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c34:	2310      	movs	r3, #16
 8000c36:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c40:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000c44:	4618      	mov	r0, r3
 8000c46:	f000 fc87 	bl	8001558 <HAL_RCC_OscConfig>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000c50:	f000 f884 	bl	8000d5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c54:	230f      	movs	r3, #15
 8000c56:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c60:	2300      	movs	r3, #0
 8000c62:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c64:	2300      	movs	r3, #0
 8000c66:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c68:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f001 fb88 	bl	8002384 <HAL_RCC_ClockConfig>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000c7a:	f000 f86f 	bl	8000d5c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c7e:	2302      	movs	r3, #2
 8000c80:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c82:	2300      	movs	r3, #0
 8000c84:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c86:	1d3b      	adds	r3, r7, #4
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f001 fdb1 	bl	80027f0 <HAL_RCCEx_PeriphCLKConfig>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000c94:	f000 f862 	bl	8000d5c <Error_Handler>
  }
}
 8000c98:	bf00      	nop
 8000c9a:	3798      	adds	r7, #152	; 0x98
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ca4:	4b14      	ldr	r3, [pc, #80]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000ca6:	4a15      	ldr	r2, [pc, #84]	; (8000cfc <MX_USART2_UART_Init+0x5c>)
 8000ca8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000caa:	4b13      	ldr	r3, [pc, #76]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000cb0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cb2:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cb8:	4b0f      	ldr	r3, [pc, #60]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cbe:	4b0e      	ldr	r3, [pc, #56]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cc4:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cc6:	220c      	movs	r2, #12
 8000cc8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cca:	4b0b      	ldr	r3, [pc, #44]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cd0:	4b09      	ldr	r3, [pc, #36]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cd6:	4b08      	ldr	r3, [pc, #32]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cdc:	4b06      	ldr	r3, [pc, #24]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ce2:	4805      	ldr	r0, [pc, #20]	; (8000cf8 <MX_USART2_UART_Init+0x58>)
 8000ce4:	f001 ffa2 	bl	8002c2c <HAL_UART_Init>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000cee:	f000 f835 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20000204 	.word	0x20000204
 8000cfc:	40004400 	.word	0x40004400

08000d00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d06:	1d3b      	adds	r3, r7, #4
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	605a      	str	r2, [r3, #4]
 8000d0e:	609a      	str	r2, [r3, #8]
 8000d10:	60da      	str	r2, [r3, #12]
 8000d12:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d14:	4b10      	ldr	r3, [pc, #64]	; (8000d58 <MX_GPIO_Init+0x58>)
 8000d16:	695b      	ldr	r3, [r3, #20]
 8000d18:	4a0f      	ldr	r2, [pc, #60]	; (8000d58 <MX_GPIO_Init+0x58>)
 8000d1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d1e:	6153      	str	r3, [r2, #20]
 8000d20:	4b0d      	ldr	r3, [pc, #52]	; (8000d58 <MX_GPIO_Init+0x58>)
 8000d22:	695b      	ldr	r3, [r3, #20]
 8000d24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d28:	603b      	str	r3, [r7, #0]
 8000d2a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d2c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000d30:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d32:	2302      	movs	r3, #2
 8000d34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d36:	2300      	movs	r3, #0
 8000d38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d3a:	2303      	movs	r3, #3
 8000d3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d3e:	2307      	movs	r3, #7
 8000d40:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d42:	1d3b      	adds	r3, r7, #4
 8000d44:	4619      	mov	r1, r3
 8000d46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d4a:	f000 fa7b 	bl	8001244 <HAL_GPIO_Init>

}
 8000d4e:	bf00      	nop
 8000d50:	3718      	adds	r7, #24
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	40021000 	.word	0x40021000

08000d5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d60:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d62:	e7fe      	b.n	8000d62 <Error_Handler+0x6>

08000d64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b083      	sub	sp, #12
 8000d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d6a:	4b0f      	ldr	r3, [pc, #60]	; (8000da8 <HAL_MspInit+0x44>)
 8000d6c:	699b      	ldr	r3, [r3, #24]
 8000d6e:	4a0e      	ldr	r2, [pc, #56]	; (8000da8 <HAL_MspInit+0x44>)
 8000d70:	f043 0301 	orr.w	r3, r3, #1
 8000d74:	6193      	str	r3, [r2, #24]
 8000d76:	4b0c      	ldr	r3, [pc, #48]	; (8000da8 <HAL_MspInit+0x44>)
 8000d78:	699b      	ldr	r3, [r3, #24]
 8000d7a:	f003 0301 	and.w	r3, r3, #1
 8000d7e:	607b      	str	r3, [r7, #4]
 8000d80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d82:	4b09      	ldr	r3, [pc, #36]	; (8000da8 <HAL_MspInit+0x44>)
 8000d84:	69db      	ldr	r3, [r3, #28]
 8000d86:	4a08      	ldr	r2, [pc, #32]	; (8000da8 <HAL_MspInit+0x44>)
 8000d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d8c:	61d3      	str	r3, [r2, #28]
 8000d8e:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <HAL_MspInit+0x44>)
 8000d90:	69db      	ldr	r3, [r3, #28]
 8000d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d96:	603b      	str	r3, [r7, #0]
 8000d98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	370c      	adds	r7, #12
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	40021000 	.word	0x40021000

08000dac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b08a      	sub	sp, #40	; 0x28
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db4:	f107 0314 	add.w	r3, r7, #20
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	605a      	str	r2, [r3, #4]
 8000dbe:	609a      	str	r2, [r3, #8]
 8000dc0:	60da      	str	r2, [r3, #12]
 8000dc2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a17      	ldr	r2, [pc, #92]	; (8000e28 <HAL_UART_MspInit+0x7c>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d128      	bne.n	8000e20 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dce:	4b17      	ldr	r3, [pc, #92]	; (8000e2c <HAL_UART_MspInit+0x80>)
 8000dd0:	69db      	ldr	r3, [r3, #28]
 8000dd2:	4a16      	ldr	r2, [pc, #88]	; (8000e2c <HAL_UART_MspInit+0x80>)
 8000dd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dd8:	61d3      	str	r3, [r2, #28]
 8000dda:	4b14      	ldr	r3, [pc, #80]	; (8000e2c <HAL_UART_MspInit+0x80>)
 8000ddc:	69db      	ldr	r3, [r3, #28]
 8000dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000de2:	613b      	str	r3, [r7, #16]
 8000de4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de6:	4b11      	ldr	r3, [pc, #68]	; (8000e2c <HAL_UART_MspInit+0x80>)
 8000de8:	695b      	ldr	r3, [r3, #20]
 8000dea:	4a10      	ldr	r2, [pc, #64]	; (8000e2c <HAL_UART_MspInit+0x80>)
 8000dec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000df0:	6153      	str	r3, [r2, #20]
 8000df2:	4b0e      	ldr	r3, [pc, #56]	; (8000e2c <HAL_UART_MspInit+0x80>)
 8000df4:	695b      	ldr	r3, [r3, #20]
 8000df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dfa:	60fb      	str	r3, [r7, #12]
 8000dfc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000dfe:	230c      	movs	r3, #12
 8000e00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e02:	2302      	movs	r3, #2
 8000e04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e06:	2300      	movs	r3, #0
 8000e08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e0e:	2307      	movs	r3, #7
 8000e10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e12:	f107 0314 	add.w	r3, r7, #20
 8000e16:	4619      	mov	r1, r3
 8000e18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e1c:	f000 fa12 	bl	8001244 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e20:	bf00      	nop
 8000e22:	3728      	adds	r7, #40	; 0x28
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	40004400 	.word	0x40004400
 8000e2c:	40021000 	.word	0x40021000

08000e30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e34:	e7fe      	b.n	8000e34 <NMI_Handler+0x4>

08000e36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e36:	b480      	push	{r7}
 8000e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e3a:	e7fe      	b.n	8000e3a <HardFault_Handler+0x4>

08000e3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e40:	e7fe      	b.n	8000e40 <MemManage_Handler+0x4>

08000e42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e42:	b480      	push	{r7}
 8000e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e46:	e7fe      	b.n	8000e46 <BusFault_Handler+0x4>

08000e48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e4c:	e7fe      	b.n	8000e4c <UsageFault_Handler+0x4>

08000e4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e4e:	b480      	push	{r7}
 8000e50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e52:	bf00      	nop
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr

08000e5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e60:	bf00      	nop
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e6e:	bf00      	nop
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr

08000e78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e7c:	f000 f8ba 	bl	8000ff4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e8c:	4a14      	ldr	r2, [pc, #80]	; (8000ee0 <_sbrk+0x5c>)
 8000e8e:	4b15      	ldr	r3, [pc, #84]	; (8000ee4 <_sbrk+0x60>)
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e98:	4b13      	ldr	r3, [pc, #76]	; (8000ee8 <_sbrk+0x64>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d102      	bne.n	8000ea6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ea0:	4b11      	ldr	r3, [pc, #68]	; (8000ee8 <_sbrk+0x64>)
 8000ea2:	4a12      	ldr	r2, [pc, #72]	; (8000eec <_sbrk+0x68>)
 8000ea4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ea6:	4b10      	ldr	r3, [pc, #64]	; (8000ee8 <_sbrk+0x64>)
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4413      	add	r3, r2
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d207      	bcs.n	8000ec4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000eb4:	f002 fad8 	bl	8003468 <__errno>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	230c      	movs	r3, #12
 8000ebc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec2:	e009      	b.n	8000ed8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ec4:	4b08      	ldr	r3, [pc, #32]	; (8000ee8 <_sbrk+0x64>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eca:	4b07      	ldr	r3, [pc, #28]	; (8000ee8 <_sbrk+0x64>)
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	4a05      	ldr	r2, [pc, #20]	; (8000ee8 <_sbrk+0x64>)
 8000ed4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ed6:	68fb      	ldr	r3, [r7, #12]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3718      	adds	r7, #24
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	20010000 	.word	0x20010000
 8000ee4:	00000400 	.word	0x00000400
 8000ee8:	200001f8 	.word	0x200001f8
 8000eec:	20000290 	.word	0x20000290

08000ef0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ef4:	4b06      	ldr	r3, [pc, #24]	; (8000f10 <SystemInit+0x20>)
 8000ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000efa:	4a05      	ldr	r2, [pc, #20]	; (8000f10 <SystemInit+0x20>)
 8000efc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f04:	bf00      	nop
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	e000ed00 	.word	0xe000ed00

08000f14 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f4c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f18:	480d      	ldr	r0, [pc, #52]	; (8000f50 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f1a:	490e      	ldr	r1, [pc, #56]	; (8000f54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f1c:	4a0e      	ldr	r2, [pc, #56]	; (8000f58 <LoopForever+0xe>)
  movs r3, #0
 8000f1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f20:	e002      	b.n	8000f28 <LoopCopyDataInit>

08000f22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f26:	3304      	adds	r3, #4

08000f28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f2c:	d3f9      	bcc.n	8000f22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f2e:	4a0b      	ldr	r2, [pc, #44]	; (8000f5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f30:	4c0b      	ldr	r4, [pc, #44]	; (8000f60 <LoopForever+0x16>)
  movs r3, #0
 8000f32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f34:	e001      	b.n	8000f3a <LoopFillZerobss>

08000f36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f38:	3204      	adds	r2, #4

08000f3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f3c:	d3fb      	bcc.n	8000f36 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f3e:	f7ff ffd7 	bl	8000ef0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f42:	f002 fa97 	bl	8003474 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f46:	f7ff fe37 	bl	8000bb8 <main>

08000f4a <LoopForever>:

LoopForever:
    b LoopForever
 8000f4a:	e7fe      	b.n	8000f4a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f4c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000f50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f54:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8000f58:	08005800 	.word	0x08005800
  ldr r2, =_sbss
 8000f5c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8000f60:	20000290 	.word	0x20000290

08000f64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f64:	e7fe      	b.n	8000f64 <ADC1_2_IRQHandler>
	...

08000f68 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f6c:	4b08      	ldr	r3, [pc, #32]	; (8000f90 <HAL_Init+0x28>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a07      	ldr	r2, [pc, #28]	; (8000f90 <HAL_Init+0x28>)
 8000f72:	f043 0310 	orr.w	r3, r3, #16
 8000f76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f78:	2003      	movs	r0, #3
 8000f7a:	f000 f92f 	bl	80011dc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f7e:	2000      	movs	r0, #0
 8000f80:	f000 f808 	bl	8000f94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f84:	f7ff feee 	bl	8000d64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40022000 	.word	0x40022000

08000f94 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f9c:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <HAL_InitTick+0x54>)
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	4b12      	ldr	r3, [pc, #72]	; (8000fec <HAL_InitTick+0x58>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000faa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 f939 	bl	800122a <HAL_SYSTICK_Config>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e00e      	b.n	8000fe0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2b0f      	cmp	r3, #15
 8000fc6:	d80a      	bhi.n	8000fde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	6879      	ldr	r1, [r7, #4]
 8000fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd0:	f000 f90f 	bl	80011f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fd4:	4a06      	ldr	r2, [pc, #24]	; (8000ff0 <HAL_InitTick+0x5c>)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	e000      	b.n	8000fe0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20000000 	.word	0x20000000
 8000fec:	20000008 	.word	0x20000008
 8000ff0:	20000004 	.word	0x20000004

08000ff4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ff8:	4b06      	ldr	r3, [pc, #24]	; (8001014 <HAL_IncTick+0x20>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4b06      	ldr	r3, [pc, #24]	; (8001018 <HAL_IncTick+0x24>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4413      	add	r3, r2
 8001004:	4a04      	ldr	r2, [pc, #16]	; (8001018 <HAL_IncTick+0x24>)
 8001006:	6013      	str	r3, [r2, #0]
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	20000008 	.word	0x20000008
 8001018:	20000288 	.word	0x20000288

0800101c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001020:	4b03      	ldr	r3, [pc, #12]	; (8001030 <HAL_GetTick+0x14>)
 8001022:	681b      	ldr	r3, [r3, #0]
}
 8001024:	4618      	mov	r0, r3
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	20000288 	.word	0x20000288

08001034 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800103c:	f7ff ffee 	bl	800101c <HAL_GetTick>
 8001040:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800104c:	d005      	beq.n	800105a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800104e:	4b09      	ldr	r3, [pc, #36]	; (8001074 <HAL_Delay+0x40>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	461a      	mov	r2, r3
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	4413      	add	r3, r2
 8001058:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800105a:	bf00      	nop
 800105c:	f7ff ffde 	bl	800101c <HAL_GetTick>
 8001060:	4602      	mov	r2, r0
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	429a      	cmp	r2, r3
 800106a:	d8f7      	bhi.n	800105c <HAL_Delay+0x28>
  {
  }
}
 800106c:	bf00      	nop
 800106e:	3710      	adds	r7, #16
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20000008 	.word	0x20000008

08001078 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001078:	b480      	push	{r7}
 800107a:	b085      	sub	sp, #20
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f003 0307 	and.w	r3, r3, #7
 8001086:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001088:	4b0c      	ldr	r3, [pc, #48]	; (80010bc <__NVIC_SetPriorityGrouping+0x44>)
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800108e:	68ba      	ldr	r2, [r7, #8]
 8001090:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001094:	4013      	ands	r3, r2
 8001096:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010aa:	4a04      	ldr	r2, [pc, #16]	; (80010bc <__NVIC_SetPriorityGrouping+0x44>)
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	60d3      	str	r3, [r2, #12]
}
 80010b0:	bf00      	nop
 80010b2:	3714      	adds	r7, #20
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	e000ed00 	.word	0xe000ed00

080010c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010c4:	4b04      	ldr	r3, [pc, #16]	; (80010d8 <__NVIC_GetPriorityGrouping+0x18>)
 80010c6:	68db      	ldr	r3, [r3, #12]
 80010c8:	0a1b      	lsrs	r3, r3, #8
 80010ca:	f003 0307 	and.w	r3, r3, #7
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	e000ed00 	.word	0xe000ed00

080010dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	6039      	str	r1, [r7, #0]
 80010e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	db0a      	blt.n	8001106 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	b2da      	uxtb	r2, r3
 80010f4:	490c      	ldr	r1, [pc, #48]	; (8001128 <__NVIC_SetPriority+0x4c>)
 80010f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fa:	0112      	lsls	r2, r2, #4
 80010fc:	b2d2      	uxtb	r2, r2
 80010fe:	440b      	add	r3, r1
 8001100:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001104:	e00a      	b.n	800111c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	b2da      	uxtb	r2, r3
 800110a:	4908      	ldr	r1, [pc, #32]	; (800112c <__NVIC_SetPriority+0x50>)
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	f003 030f 	and.w	r3, r3, #15
 8001112:	3b04      	subs	r3, #4
 8001114:	0112      	lsls	r2, r2, #4
 8001116:	b2d2      	uxtb	r2, r2
 8001118:	440b      	add	r3, r1
 800111a:	761a      	strb	r2, [r3, #24]
}
 800111c:	bf00      	nop
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	e000e100 	.word	0xe000e100
 800112c:	e000ed00 	.word	0xe000ed00

08001130 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001130:	b480      	push	{r7}
 8001132:	b089      	sub	sp, #36	; 0x24
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	f003 0307 	and.w	r3, r3, #7
 8001142:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	f1c3 0307 	rsb	r3, r3, #7
 800114a:	2b04      	cmp	r3, #4
 800114c:	bf28      	it	cs
 800114e:	2304      	movcs	r3, #4
 8001150:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	3304      	adds	r3, #4
 8001156:	2b06      	cmp	r3, #6
 8001158:	d902      	bls.n	8001160 <NVIC_EncodePriority+0x30>
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	3b03      	subs	r3, #3
 800115e:	e000      	b.n	8001162 <NVIC_EncodePriority+0x32>
 8001160:	2300      	movs	r3, #0
 8001162:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001164:	f04f 32ff 	mov.w	r2, #4294967295
 8001168:	69bb      	ldr	r3, [r7, #24]
 800116a:	fa02 f303 	lsl.w	r3, r2, r3
 800116e:	43da      	mvns	r2, r3
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	401a      	ands	r2, r3
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001178:	f04f 31ff 	mov.w	r1, #4294967295
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	fa01 f303 	lsl.w	r3, r1, r3
 8001182:	43d9      	mvns	r1, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001188:	4313      	orrs	r3, r2
         );
}
 800118a:	4618      	mov	r0, r3
 800118c:	3724      	adds	r7, #36	; 0x24
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
	...

08001198 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	3b01      	subs	r3, #1
 80011a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011a8:	d301      	bcc.n	80011ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011aa:	2301      	movs	r3, #1
 80011ac:	e00f      	b.n	80011ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011ae:	4a0a      	ldr	r2, [pc, #40]	; (80011d8 <SysTick_Config+0x40>)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	3b01      	subs	r3, #1
 80011b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011b6:	210f      	movs	r1, #15
 80011b8:	f04f 30ff 	mov.w	r0, #4294967295
 80011bc:	f7ff ff8e 	bl	80010dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011c0:	4b05      	ldr	r3, [pc, #20]	; (80011d8 <SysTick_Config+0x40>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011c6:	4b04      	ldr	r3, [pc, #16]	; (80011d8 <SysTick_Config+0x40>)
 80011c8:	2207      	movs	r2, #7
 80011ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011cc:	2300      	movs	r3, #0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	e000e010 	.word	0xe000e010

080011dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f7ff ff47 	bl	8001078 <__NVIC_SetPriorityGrouping>
}
 80011ea:	bf00      	nop
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b086      	sub	sp, #24
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	4603      	mov	r3, r0
 80011fa:	60b9      	str	r1, [r7, #8]
 80011fc:	607a      	str	r2, [r7, #4]
 80011fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001204:	f7ff ff5c 	bl	80010c0 <__NVIC_GetPriorityGrouping>
 8001208:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	68b9      	ldr	r1, [r7, #8]
 800120e:	6978      	ldr	r0, [r7, #20]
 8001210:	f7ff ff8e 	bl	8001130 <NVIC_EncodePriority>
 8001214:	4602      	mov	r2, r0
 8001216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800121a:	4611      	mov	r1, r2
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff ff5d 	bl	80010dc <__NVIC_SetPriority>
}
 8001222:	bf00      	nop
 8001224:	3718      	adds	r7, #24
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b082      	sub	sp, #8
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f7ff ffb0 	bl	8001198 <SysTick_Config>
 8001238:	4603      	mov	r3, r0
}
 800123a:	4618      	mov	r0, r3
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
	...

08001244 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001244:	b480      	push	{r7}
 8001246:	b087      	sub	sp, #28
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800124e:	2300      	movs	r3, #0
 8001250:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001252:	e160      	b.n	8001516 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	2101      	movs	r1, #1
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	fa01 f303 	lsl.w	r3, r1, r3
 8001260:	4013      	ands	r3, r2
 8001262:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	2b00      	cmp	r3, #0
 8001268:	f000 8152 	beq.w	8001510 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	2b01      	cmp	r3, #1
 8001272:	d00b      	beq.n	800128c <HAL_GPIO_Init+0x48>
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	2b02      	cmp	r3, #2
 800127a:	d007      	beq.n	800128c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001280:	2b11      	cmp	r3, #17
 8001282:	d003      	beq.n	800128c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2b12      	cmp	r3, #18
 800128a:	d130      	bne.n	80012ee <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	2203      	movs	r2, #3
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	43db      	mvns	r3, r3
 800129e:	693a      	ldr	r2, [r7, #16]
 80012a0:	4013      	ands	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	68da      	ldr	r2, [r3, #12]
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	693a      	ldr	r2, [r7, #16]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	693a      	ldr	r2, [r7, #16]
 80012ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012c2:	2201      	movs	r2, #1
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ca:	43db      	mvns	r3, r3
 80012cc:	693a      	ldr	r2, [r7, #16]
 80012ce:	4013      	ands	r3, r2
 80012d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	091b      	lsrs	r3, r3, #4
 80012d8:	f003 0201 	and.w	r2, r3, #1
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	68db      	ldr	r3, [r3, #12]
 80012f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	2203      	movs	r2, #3
 80012fa:	fa02 f303 	lsl.w	r3, r2, r3
 80012fe:	43db      	mvns	r3, r3
 8001300:	693a      	ldr	r2, [r7, #16]
 8001302:	4013      	ands	r3, r2
 8001304:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	689a      	ldr	r2, [r3, #8]
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	fa02 f303 	lsl.w	r3, r2, r3
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	4313      	orrs	r3, r2
 8001316:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	2b02      	cmp	r3, #2
 8001324:	d003      	beq.n	800132e <HAL_GPIO_Init+0xea>
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	2b12      	cmp	r3, #18
 800132c:	d123      	bne.n	8001376 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	08da      	lsrs	r2, r3, #3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	3208      	adds	r2, #8
 8001336:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800133a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	f003 0307 	and.w	r3, r3, #7
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	220f      	movs	r2, #15
 8001346:	fa02 f303 	lsl.w	r3, r2, r3
 800134a:	43db      	mvns	r3, r3
 800134c:	693a      	ldr	r2, [r7, #16]
 800134e:	4013      	ands	r3, r2
 8001350:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	691a      	ldr	r2, [r3, #16]
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	f003 0307 	and.w	r3, r3, #7
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	fa02 f303 	lsl.w	r3, r2, r3
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	4313      	orrs	r3, r2
 8001366:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	08da      	lsrs	r2, r3, #3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	3208      	adds	r2, #8
 8001370:	6939      	ldr	r1, [r7, #16]
 8001372:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	2203      	movs	r2, #3
 8001382:	fa02 f303 	lsl.w	r3, r2, r3
 8001386:	43db      	mvns	r3, r3
 8001388:	693a      	ldr	r2, [r7, #16]
 800138a:	4013      	ands	r3, r2
 800138c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f003 0203 	and.w	r2, r3, #3
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	fa02 f303 	lsl.w	r3, r2, r3
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	4313      	orrs	r3, r2
 80013a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	f000 80ac 	beq.w	8001510 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013b8:	4b5e      	ldr	r3, [pc, #376]	; (8001534 <HAL_GPIO_Init+0x2f0>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	4a5d      	ldr	r2, [pc, #372]	; (8001534 <HAL_GPIO_Init+0x2f0>)
 80013be:	f043 0301 	orr.w	r3, r3, #1
 80013c2:	6193      	str	r3, [r2, #24]
 80013c4:	4b5b      	ldr	r3, [pc, #364]	; (8001534 <HAL_GPIO_Init+0x2f0>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	f003 0301 	and.w	r3, r3, #1
 80013cc:	60bb      	str	r3, [r7, #8]
 80013ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80013d0:	4a59      	ldr	r2, [pc, #356]	; (8001538 <HAL_GPIO_Init+0x2f4>)
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	089b      	lsrs	r3, r3, #2
 80013d6:	3302      	adds	r3, #2
 80013d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	f003 0303 	and.w	r3, r3, #3
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	220f      	movs	r2, #15
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	43db      	mvns	r3, r3
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	4013      	ands	r3, r2
 80013f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80013fa:	d025      	beq.n	8001448 <HAL_GPIO_Init+0x204>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	4a4f      	ldr	r2, [pc, #316]	; (800153c <HAL_GPIO_Init+0x2f8>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d01f      	beq.n	8001444 <HAL_GPIO_Init+0x200>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4a4e      	ldr	r2, [pc, #312]	; (8001540 <HAL_GPIO_Init+0x2fc>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d019      	beq.n	8001440 <HAL_GPIO_Init+0x1fc>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	4a4d      	ldr	r2, [pc, #308]	; (8001544 <HAL_GPIO_Init+0x300>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d013      	beq.n	800143c <HAL_GPIO_Init+0x1f8>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4a4c      	ldr	r2, [pc, #304]	; (8001548 <HAL_GPIO_Init+0x304>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d00d      	beq.n	8001438 <HAL_GPIO_Init+0x1f4>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4a4b      	ldr	r2, [pc, #300]	; (800154c <HAL_GPIO_Init+0x308>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d007      	beq.n	8001434 <HAL_GPIO_Init+0x1f0>
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4a4a      	ldr	r2, [pc, #296]	; (8001550 <HAL_GPIO_Init+0x30c>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d101      	bne.n	8001430 <HAL_GPIO_Init+0x1ec>
 800142c:	2306      	movs	r3, #6
 800142e:	e00c      	b.n	800144a <HAL_GPIO_Init+0x206>
 8001430:	2307      	movs	r3, #7
 8001432:	e00a      	b.n	800144a <HAL_GPIO_Init+0x206>
 8001434:	2305      	movs	r3, #5
 8001436:	e008      	b.n	800144a <HAL_GPIO_Init+0x206>
 8001438:	2304      	movs	r3, #4
 800143a:	e006      	b.n	800144a <HAL_GPIO_Init+0x206>
 800143c:	2303      	movs	r3, #3
 800143e:	e004      	b.n	800144a <HAL_GPIO_Init+0x206>
 8001440:	2302      	movs	r3, #2
 8001442:	e002      	b.n	800144a <HAL_GPIO_Init+0x206>
 8001444:	2301      	movs	r3, #1
 8001446:	e000      	b.n	800144a <HAL_GPIO_Init+0x206>
 8001448:	2300      	movs	r3, #0
 800144a:	697a      	ldr	r2, [r7, #20]
 800144c:	f002 0203 	and.w	r2, r2, #3
 8001450:	0092      	lsls	r2, r2, #2
 8001452:	4093      	lsls	r3, r2
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	4313      	orrs	r3, r2
 8001458:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800145a:	4937      	ldr	r1, [pc, #220]	; (8001538 <HAL_GPIO_Init+0x2f4>)
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	089b      	lsrs	r3, r3, #2
 8001460:	3302      	adds	r3, #2
 8001462:	693a      	ldr	r2, [r7, #16]
 8001464:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001468:	4b3a      	ldr	r3, [pc, #232]	; (8001554 <HAL_GPIO_Init+0x310>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	43db      	mvns	r3, r3
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	4013      	ands	r3, r2
 8001476:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001480:	2b00      	cmp	r3, #0
 8001482:	d003      	beq.n	800148c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001484:	693a      	ldr	r2, [r7, #16]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	4313      	orrs	r3, r2
 800148a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800148c:	4a31      	ldr	r2, [pc, #196]	; (8001554 <HAL_GPIO_Init+0x310>)
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001492:	4b30      	ldr	r3, [pc, #192]	; (8001554 <HAL_GPIO_Init+0x310>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	43db      	mvns	r3, r3
 800149c:	693a      	ldr	r2, [r7, #16]
 800149e:	4013      	ands	r3, r2
 80014a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d003      	beq.n	80014b6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80014b6:	4a27      	ldr	r2, [pc, #156]	; (8001554 <HAL_GPIO_Init+0x310>)
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014bc:	4b25      	ldr	r3, [pc, #148]	; (8001554 <HAL_GPIO_Init+0x310>)
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	43db      	mvns	r3, r3
 80014c6:	693a      	ldr	r2, [r7, #16]
 80014c8:	4013      	ands	r3, r2
 80014ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d003      	beq.n	80014e0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80014d8:	693a      	ldr	r2, [r7, #16]
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	4313      	orrs	r3, r2
 80014de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80014e0:	4a1c      	ldr	r2, [pc, #112]	; (8001554 <HAL_GPIO_Init+0x310>)
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014e6:	4b1b      	ldr	r3, [pc, #108]	; (8001554 <HAL_GPIO_Init+0x310>)
 80014e8:	68db      	ldr	r3, [r3, #12]
 80014ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	43db      	mvns	r3, r3
 80014f0:	693a      	ldr	r2, [r7, #16]
 80014f2:	4013      	ands	r3, r2
 80014f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d003      	beq.n	800150a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001502:	693a      	ldr	r2, [r7, #16]
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	4313      	orrs	r3, r2
 8001508:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800150a:	4a12      	ldr	r2, [pc, #72]	; (8001554 <HAL_GPIO_Init+0x310>)
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	3301      	adds	r3, #1
 8001514:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	fa22 f303 	lsr.w	r3, r2, r3
 8001520:	2b00      	cmp	r3, #0
 8001522:	f47f ae97 	bne.w	8001254 <HAL_GPIO_Init+0x10>
  }
}
 8001526:	bf00      	nop
 8001528:	371c      	adds	r7, #28
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	40021000 	.word	0x40021000
 8001538:	40010000 	.word	0x40010000
 800153c:	48000400 	.word	0x48000400
 8001540:	48000800 	.word	0x48000800
 8001544:	48000c00 	.word	0x48000c00
 8001548:	48001000 	.word	0x48001000
 800154c:	48001400 	.word	0x48001400
 8001550:	48001800 	.word	0x48001800
 8001554:	40010400 	.word	0x40010400

08001558 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800155e:	af00      	add	r7, sp, #0
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d102      	bne.n	8001572 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	f000 bf01 	b.w	8002374 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 0301 	and.w	r3, r3, #1
 800157c:	2b00      	cmp	r3, #0
 800157e:	f000 8160 	beq.w	8001842 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001582:	4bae      	ldr	r3, [pc, #696]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	f003 030c 	and.w	r3, r3, #12
 800158a:	2b04      	cmp	r3, #4
 800158c:	d00c      	beq.n	80015a8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800158e:	4bab      	ldr	r3, [pc, #684]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f003 030c 	and.w	r3, r3, #12
 8001596:	2b08      	cmp	r3, #8
 8001598:	d159      	bne.n	800164e <HAL_RCC_OscConfig+0xf6>
 800159a:	4ba8      	ldr	r3, [pc, #672]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80015a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015a6:	d152      	bne.n	800164e <HAL_RCC_OscConfig+0xf6>
 80015a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015ac:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80015b4:	fa93 f3a3 	rbit	r3, r3
 80015b8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80015bc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015c0:	fab3 f383 	clz	r3, r3
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	095b      	lsrs	r3, r3, #5
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	f043 0301 	orr.w	r3, r3, #1
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d102      	bne.n	80015da <HAL_RCC_OscConfig+0x82>
 80015d4:	4b99      	ldr	r3, [pc, #612]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	e015      	b.n	8001606 <HAL_RCC_OscConfig+0xae>
 80015da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015de:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015e2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80015e6:	fa93 f3a3 	rbit	r3, r3
 80015ea:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80015ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015f2:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80015f6:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80015fa:	fa93 f3a3 	rbit	r3, r3
 80015fe:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001602:	4b8e      	ldr	r3, [pc, #568]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 8001604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001606:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800160a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800160e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001612:	fa92 f2a2 	rbit	r2, r2
 8001616:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800161a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800161e:	fab2 f282 	clz	r2, r2
 8001622:	b2d2      	uxtb	r2, r2
 8001624:	f042 0220 	orr.w	r2, r2, #32
 8001628:	b2d2      	uxtb	r2, r2
 800162a:	f002 021f 	and.w	r2, r2, #31
 800162e:	2101      	movs	r1, #1
 8001630:	fa01 f202 	lsl.w	r2, r1, r2
 8001634:	4013      	ands	r3, r2
 8001636:	2b00      	cmp	r3, #0
 8001638:	f000 8102 	beq.w	8001840 <HAL_RCC_OscConfig+0x2e8>
 800163c:	1d3b      	adds	r3, r7, #4
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	f040 80fc 	bne.w	8001840 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	f000 be93 	b.w	8002374 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800164e:	1d3b      	adds	r3, r7, #4
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001658:	d106      	bne.n	8001668 <HAL_RCC_OscConfig+0x110>
 800165a:	4b78      	ldr	r3, [pc, #480]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a77      	ldr	r2, [pc, #476]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 8001660:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001664:	6013      	str	r3, [r2, #0]
 8001666:	e030      	b.n	80016ca <HAL_RCC_OscConfig+0x172>
 8001668:	1d3b      	adds	r3, r7, #4
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d10c      	bne.n	800168c <HAL_RCC_OscConfig+0x134>
 8001672:	4b72      	ldr	r3, [pc, #456]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a71      	ldr	r2, [pc, #452]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 8001678:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800167c:	6013      	str	r3, [r2, #0]
 800167e:	4b6f      	ldr	r3, [pc, #444]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a6e      	ldr	r2, [pc, #440]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 8001684:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001688:	6013      	str	r3, [r2, #0]
 800168a:	e01e      	b.n	80016ca <HAL_RCC_OscConfig+0x172>
 800168c:	1d3b      	adds	r3, r7, #4
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001696:	d10c      	bne.n	80016b2 <HAL_RCC_OscConfig+0x15a>
 8001698:	4b68      	ldr	r3, [pc, #416]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a67      	ldr	r2, [pc, #412]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 800169e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016a2:	6013      	str	r3, [r2, #0]
 80016a4:	4b65      	ldr	r3, [pc, #404]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a64      	ldr	r2, [pc, #400]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 80016aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016ae:	6013      	str	r3, [r2, #0]
 80016b0:	e00b      	b.n	80016ca <HAL_RCC_OscConfig+0x172>
 80016b2:	4b62      	ldr	r3, [pc, #392]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a61      	ldr	r2, [pc, #388]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 80016b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016bc:	6013      	str	r3, [r2, #0]
 80016be:	4b5f      	ldr	r3, [pc, #380]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a5e      	ldr	r2, [pc, #376]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 80016c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016c8:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016ca:	1d3b      	adds	r3, r7, #4
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d059      	beq.n	8001788 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d4:	f7ff fca2 	bl	800101c <HAL_GetTick>
 80016d8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016dc:	e00a      	b.n	80016f4 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016de:	f7ff fc9d 	bl	800101c <HAL_GetTick>
 80016e2:	4602      	mov	r2, r0
 80016e4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b64      	cmp	r3, #100	; 0x64
 80016ec:	d902      	bls.n	80016f4 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	f000 be40 	b.w	8002374 <HAL_RCC_OscConfig+0xe1c>
 80016f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016f8:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016fc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001700:	fa93 f3a3 	rbit	r3, r3
 8001704:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001708:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800170c:	fab3 f383 	clz	r3, r3
 8001710:	b2db      	uxtb	r3, r3
 8001712:	095b      	lsrs	r3, r3, #5
 8001714:	b2db      	uxtb	r3, r3
 8001716:	f043 0301 	orr.w	r3, r3, #1
 800171a:	b2db      	uxtb	r3, r3
 800171c:	2b01      	cmp	r3, #1
 800171e:	d102      	bne.n	8001726 <HAL_RCC_OscConfig+0x1ce>
 8001720:	4b46      	ldr	r3, [pc, #280]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	e015      	b.n	8001752 <HAL_RCC_OscConfig+0x1fa>
 8001726:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800172a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800172e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001732:	fa93 f3a3 	rbit	r3, r3
 8001736:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800173a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800173e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001742:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001746:	fa93 f3a3 	rbit	r3, r3
 800174a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800174e:	4b3b      	ldr	r3, [pc, #236]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 8001750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001752:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001756:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800175a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800175e:	fa92 f2a2 	rbit	r2, r2
 8001762:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001766:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800176a:	fab2 f282 	clz	r2, r2
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	f042 0220 	orr.w	r2, r2, #32
 8001774:	b2d2      	uxtb	r2, r2
 8001776:	f002 021f 	and.w	r2, r2, #31
 800177a:	2101      	movs	r1, #1
 800177c:	fa01 f202 	lsl.w	r2, r1, r2
 8001780:	4013      	ands	r3, r2
 8001782:	2b00      	cmp	r3, #0
 8001784:	d0ab      	beq.n	80016de <HAL_RCC_OscConfig+0x186>
 8001786:	e05c      	b.n	8001842 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001788:	f7ff fc48 	bl	800101c <HAL_GetTick>
 800178c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001790:	e00a      	b.n	80017a8 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001792:	f7ff fc43 	bl	800101c <HAL_GetTick>
 8001796:	4602      	mov	r2, r0
 8001798:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	2b64      	cmp	r3, #100	; 0x64
 80017a0:	d902      	bls.n	80017a8 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 80017a2:	2303      	movs	r3, #3
 80017a4:	f000 bde6 	b.w	8002374 <HAL_RCC_OscConfig+0xe1c>
 80017a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017ac:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80017b4:	fa93 f3a3 	rbit	r3, r3
 80017b8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80017bc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017c0:	fab3 f383 	clz	r3, r3
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	095b      	lsrs	r3, r3, #5
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	f043 0301 	orr.w	r3, r3, #1
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d102      	bne.n	80017da <HAL_RCC_OscConfig+0x282>
 80017d4:	4b19      	ldr	r3, [pc, #100]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	e015      	b.n	8001806 <HAL_RCC_OscConfig+0x2ae>
 80017da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017de:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017e2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80017e6:	fa93 f3a3 	rbit	r3, r3
 80017ea:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80017ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017f2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80017f6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80017fa:	fa93 f3a3 	rbit	r3, r3
 80017fe:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001802:	4b0e      	ldr	r3, [pc, #56]	; (800183c <HAL_RCC_OscConfig+0x2e4>)
 8001804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001806:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800180a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800180e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001812:	fa92 f2a2 	rbit	r2, r2
 8001816:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800181a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800181e:	fab2 f282 	clz	r2, r2
 8001822:	b2d2      	uxtb	r2, r2
 8001824:	f042 0220 	orr.w	r2, r2, #32
 8001828:	b2d2      	uxtb	r2, r2
 800182a:	f002 021f 	and.w	r2, r2, #31
 800182e:	2101      	movs	r1, #1
 8001830:	fa01 f202 	lsl.w	r2, r1, r2
 8001834:	4013      	ands	r3, r2
 8001836:	2b00      	cmp	r3, #0
 8001838:	d1ab      	bne.n	8001792 <HAL_RCC_OscConfig+0x23a>
 800183a:	e002      	b.n	8001842 <HAL_RCC_OscConfig+0x2ea>
 800183c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001840:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001842:	1d3b      	adds	r3, r7, #4
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	2b00      	cmp	r3, #0
 800184e:	f000 8170 	beq.w	8001b32 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001852:	4bd0      	ldr	r3, [pc, #832]	; (8001b94 <HAL_RCC_OscConfig+0x63c>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f003 030c 	and.w	r3, r3, #12
 800185a:	2b00      	cmp	r3, #0
 800185c:	d00c      	beq.n	8001878 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800185e:	4bcd      	ldr	r3, [pc, #820]	; (8001b94 <HAL_RCC_OscConfig+0x63c>)
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f003 030c 	and.w	r3, r3, #12
 8001866:	2b08      	cmp	r3, #8
 8001868:	d16d      	bne.n	8001946 <HAL_RCC_OscConfig+0x3ee>
 800186a:	4bca      	ldr	r3, [pc, #808]	; (8001b94 <HAL_RCC_OscConfig+0x63c>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001872:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001876:	d166      	bne.n	8001946 <HAL_RCC_OscConfig+0x3ee>
 8001878:	2302      	movs	r3, #2
 800187a:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800187e:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001882:	fa93 f3a3 	rbit	r3, r3
 8001886:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800188a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800188e:	fab3 f383 	clz	r3, r3
 8001892:	b2db      	uxtb	r3, r3
 8001894:	095b      	lsrs	r3, r3, #5
 8001896:	b2db      	uxtb	r3, r3
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	b2db      	uxtb	r3, r3
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d102      	bne.n	80018a8 <HAL_RCC_OscConfig+0x350>
 80018a2:	4bbc      	ldr	r3, [pc, #752]	; (8001b94 <HAL_RCC_OscConfig+0x63c>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	e013      	b.n	80018d0 <HAL_RCC_OscConfig+0x378>
 80018a8:	2302      	movs	r3, #2
 80018aa:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ae:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80018b2:	fa93 f3a3 	rbit	r3, r3
 80018b6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80018ba:	2302      	movs	r3, #2
 80018bc:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80018c0:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80018c4:	fa93 f3a3 	rbit	r3, r3
 80018c8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80018cc:	4bb1      	ldr	r3, [pc, #708]	; (8001b94 <HAL_RCC_OscConfig+0x63c>)
 80018ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d0:	2202      	movs	r2, #2
 80018d2:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80018d6:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80018da:	fa92 f2a2 	rbit	r2, r2
 80018de:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80018e2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80018e6:	fab2 f282 	clz	r2, r2
 80018ea:	b2d2      	uxtb	r2, r2
 80018ec:	f042 0220 	orr.w	r2, r2, #32
 80018f0:	b2d2      	uxtb	r2, r2
 80018f2:	f002 021f 	and.w	r2, r2, #31
 80018f6:	2101      	movs	r1, #1
 80018f8:	fa01 f202 	lsl.w	r2, r1, r2
 80018fc:	4013      	ands	r3, r2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d007      	beq.n	8001912 <HAL_RCC_OscConfig+0x3ba>
 8001902:	1d3b      	adds	r3, r7, #4
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d002      	beq.n	8001912 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	f000 bd31 	b.w	8002374 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001912:	4ba0      	ldr	r3, [pc, #640]	; (8001b94 <HAL_RCC_OscConfig+0x63c>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800191a:	1d3b      	adds	r3, r7, #4
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	691b      	ldr	r3, [r3, #16]
 8001920:	21f8      	movs	r1, #248	; 0xf8
 8001922:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001926:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 800192a:	fa91 f1a1 	rbit	r1, r1
 800192e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001932:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001936:	fab1 f181 	clz	r1, r1
 800193a:	b2c9      	uxtb	r1, r1
 800193c:	408b      	lsls	r3, r1
 800193e:	4995      	ldr	r1, [pc, #596]	; (8001b94 <HAL_RCC_OscConfig+0x63c>)
 8001940:	4313      	orrs	r3, r2
 8001942:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001944:	e0f5      	b.n	8001b32 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001946:	1d3b      	adds	r3, r7, #4
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	2b00      	cmp	r3, #0
 800194e:	f000 8085 	beq.w	8001a5c <HAL_RCC_OscConfig+0x504>
 8001952:	2301      	movs	r3, #1
 8001954:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001958:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800195c:	fa93 f3a3 	rbit	r3, r3
 8001960:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001964:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001968:	fab3 f383 	clz	r3, r3
 800196c:	b2db      	uxtb	r3, r3
 800196e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001972:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	461a      	mov	r2, r3
 800197a:	2301      	movs	r3, #1
 800197c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800197e:	f7ff fb4d 	bl	800101c <HAL_GetTick>
 8001982:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001986:	e00a      	b.n	800199e <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001988:	f7ff fb48 	bl	800101c <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	2b02      	cmp	r3, #2
 8001996:	d902      	bls.n	800199e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001998:	2303      	movs	r3, #3
 800199a:	f000 bceb 	b.w	8002374 <HAL_RCC_OscConfig+0xe1c>
 800199e:	2302      	movs	r3, #2
 80019a0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019a4:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80019a8:	fa93 f3a3 	rbit	r3, r3
 80019ac:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80019b0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019b4:	fab3 f383 	clz	r3, r3
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	095b      	lsrs	r3, r3, #5
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	f043 0301 	orr.w	r3, r3, #1
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d102      	bne.n	80019ce <HAL_RCC_OscConfig+0x476>
 80019c8:	4b72      	ldr	r3, [pc, #456]	; (8001b94 <HAL_RCC_OscConfig+0x63c>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	e013      	b.n	80019f6 <HAL_RCC_OscConfig+0x49e>
 80019ce:	2302      	movs	r3, #2
 80019d0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019d4:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80019d8:	fa93 f3a3 	rbit	r3, r3
 80019dc:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80019e0:	2302      	movs	r3, #2
 80019e2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80019e6:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80019ea:	fa93 f3a3 	rbit	r3, r3
 80019ee:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80019f2:	4b68      	ldr	r3, [pc, #416]	; (8001b94 <HAL_RCC_OscConfig+0x63c>)
 80019f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f6:	2202      	movs	r2, #2
 80019f8:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80019fc:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001a00:	fa92 f2a2 	rbit	r2, r2
 8001a04:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001a08:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001a0c:	fab2 f282 	clz	r2, r2
 8001a10:	b2d2      	uxtb	r2, r2
 8001a12:	f042 0220 	orr.w	r2, r2, #32
 8001a16:	b2d2      	uxtb	r2, r2
 8001a18:	f002 021f 	and.w	r2, r2, #31
 8001a1c:	2101      	movs	r1, #1
 8001a1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a22:	4013      	ands	r3, r2
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d0af      	beq.n	8001988 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a28:	4b5a      	ldr	r3, [pc, #360]	; (8001b94 <HAL_RCC_OscConfig+0x63c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a30:	1d3b      	adds	r3, r7, #4
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	691b      	ldr	r3, [r3, #16]
 8001a36:	21f8      	movs	r1, #248	; 0xf8
 8001a38:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3c:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001a40:	fa91 f1a1 	rbit	r1, r1
 8001a44:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001a48:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001a4c:	fab1 f181 	clz	r1, r1
 8001a50:	b2c9      	uxtb	r1, r1
 8001a52:	408b      	lsls	r3, r1
 8001a54:	494f      	ldr	r1, [pc, #316]	; (8001b94 <HAL_RCC_OscConfig+0x63c>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	600b      	str	r3, [r1, #0]
 8001a5a:	e06a      	b.n	8001b32 <HAL_RCC_OscConfig+0x5da>
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a62:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001a66:	fa93 f3a3 	rbit	r3, r3
 8001a6a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001a6e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a72:	fab3 f383 	clz	r3, r3
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a7c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	461a      	mov	r2, r3
 8001a84:	2300      	movs	r3, #0
 8001a86:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a88:	f7ff fac8 	bl	800101c <HAL_GetTick>
 8001a8c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a90:	e00a      	b.n	8001aa8 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a92:	f7ff fac3 	bl	800101c <HAL_GetTick>
 8001a96:	4602      	mov	r2, r0
 8001a98:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d902      	bls.n	8001aa8 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	f000 bc66 	b.w	8002374 <HAL_RCC_OscConfig+0xe1c>
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aae:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001ab2:	fa93 f3a3 	rbit	r3, r3
 8001ab6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001aba:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001abe:	fab3 f383 	clz	r3, r3
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	095b      	lsrs	r3, r3, #5
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	f043 0301 	orr.w	r3, r3, #1
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d102      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x580>
 8001ad2:	4b30      	ldr	r3, [pc, #192]	; (8001b94 <HAL_RCC_OscConfig+0x63c>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	e013      	b.n	8001b00 <HAL_RCC_OscConfig+0x5a8>
 8001ad8:	2302      	movs	r3, #2
 8001ada:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ade:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001ae2:	fa93 f3a3 	rbit	r3, r3
 8001ae6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001aea:	2302      	movs	r3, #2
 8001aec:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001af0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001af4:	fa93 f3a3 	rbit	r3, r3
 8001af8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001afc:	4b25      	ldr	r3, [pc, #148]	; (8001b94 <HAL_RCC_OscConfig+0x63c>)
 8001afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b00:	2202      	movs	r2, #2
 8001b02:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001b06:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001b0a:	fa92 f2a2 	rbit	r2, r2
 8001b0e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001b12:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001b16:	fab2 f282 	clz	r2, r2
 8001b1a:	b2d2      	uxtb	r2, r2
 8001b1c:	f042 0220 	orr.w	r2, r2, #32
 8001b20:	b2d2      	uxtb	r2, r2
 8001b22:	f002 021f 	and.w	r2, r2, #31
 8001b26:	2101      	movs	r1, #1
 8001b28:	fa01 f202 	lsl.w	r2, r1, r2
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d1af      	bne.n	8001a92 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b32:	1d3b      	adds	r3, r7, #4
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0308 	and.w	r3, r3, #8
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	f000 80da 	beq.w	8001cf6 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b42:	1d3b      	adds	r3, r7, #4
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	695b      	ldr	r3, [r3, #20]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d069      	beq.n	8001c20 <HAL_RCC_OscConfig+0x6c8>
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001b56:	fa93 f3a3 	rbit	r3, r3
 8001b5a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8001b5e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b62:	fab3 f383 	clz	r3, r3
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	461a      	mov	r2, r3
 8001b6a:	4b0b      	ldr	r3, [pc, #44]	; (8001b98 <HAL_RCC_OscConfig+0x640>)
 8001b6c:	4413      	add	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	461a      	mov	r2, r3
 8001b72:	2301      	movs	r3, #1
 8001b74:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b76:	f7ff fa51 	bl	800101c <HAL_GetTick>
 8001b7a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b7e:	e00d      	b.n	8001b9c <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b80:	f7ff fa4c 	bl	800101c <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d905      	bls.n	8001b9c <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8001b90:	2303      	movs	r3, #3
 8001b92:	e3ef      	b.n	8002374 <HAL_RCC_OscConfig+0xe1c>
 8001b94:	40021000 	.word	0x40021000
 8001b98:	10908120 	.word	0x10908120
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001ba6:	fa93 f2a3 	rbit	r2, r3
 8001baa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001bb4:	2202      	movs	r2, #2
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	fa93 f2a3 	rbit	r2, r3
 8001bc2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001bcc:	2202      	movs	r2, #2
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	fa93 f2a3 	rbit	r2, r3
 8001bda:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001bde:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001be0:	4ba4      	ldr	r3, [pc, #656]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001be2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001be4:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001be8:	2102      	movs	r1, #2
 8001bea:	6019      	str	r1, [r3, #0]
 8001bec:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	fa93 f1a3 	rbit	r1, r3
 8001bf6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001bfa:	6019      	str	r1, [r3, #0]
  return result;
 8001bfc:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	fab3 f383 	clz	r3, r3
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	f003 031f 	and.w	r3, r3, #31
 8001c12:	2101      	movs	r1, #1
 8001c14:	fa01 f303 	lsl.w	r3, r1, r3
 8001c18:	4013      	ands	r3, r2
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d0b0      	beq.n	8001b80 <HAL_RCC_OscConfig+0x628>
 8001c1e:	e06a      	b.n	8001cf6 <HAL_RCC_OscConfig+0x79e>
 8001c20:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001c24:	2201      	movs	r2, #1
 8001c26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c28:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	fa93 f2a3 	rbit	r2, r3
 8001c32:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001c36:	601a      	str	r2, [r3, #0]
  return result;
 8001c38:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001c3c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c3e:	fab3 f383 	clz	r3, r3
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	461a      	mov	r2, r3
 8001c46:	4b8c      	ldr	r3, [pc, #560]	; (8001e78 <HAL_RCC_OscConfig+0x920>)
 8001c48:	4413      	add	r3, r2
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	2300      	movs	r3, #0
 8001c50:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c52:	f7ff f9e3 	bl	800101c <HAL_GetTick>
 8001c56:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c5a:	e009      	b.n	8001c70 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c5c:	f7ff f9de 	bl	800101c <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d901      	bls.n	8001c70 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e381      	b.n	8002374 <HAL_RCC_OscConfig+0xe1c>
 8001c70:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001c74:	2202      	movs	r2, #2
 8001c76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c78:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	fa93 f2a3 	rbit	r2, r3
 8001c82:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	fa93 f2a3 	rbit	r2, r3
 8001c9a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001ca4:	2202      	movs	r2, #2
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	fa93 f2a3 	rbit	r2, r3
 8001cb2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001cb6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cb8:	4b6e      	ldr	r3, [pc, #440]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001cba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cbc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001cc0:	2102      	movs	r1, #2
 8001cc2:	6019      	str	r1, [r3, #0]
 8001cc4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	fa93 f1a3 	rbit	r1, r3
 8001cce:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001cd2:	6019      	str	r1, [r3, #0]
  return result;
 8001cd4:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	fab3 f383 	clz	r3, r3
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	f003 031f 	and.w	r3, r3, #31
 8001cea:	2101      	movs	r1, #1
 8001cec:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d1b2      	bne.n	8001c5c <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cf6:	1d3b      	adds	r3, r7, #4
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0304 	and.w	r3, r3, #4
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	f000 8157 	beq.w	8001fb4 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d06:	2300      	movs	r3, #0
 8001d08:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d0c:	4b59      	ldr	r3, [pc, #356]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001d0e:	69db      	ldr	r3, [r3, #28]
 8001d10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d112      	bne.n	8001d3e <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d18:	4b56      	ldr	r3, [pc, #344]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001d1a:	69db      	ldr	r3, [r3, #28]
 8001d1c:	4a55      	ldr	r2, [pc, #340]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001d1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d22:	61d3      	str	r3, [r2, #28]
 8001d24:	4b53      	ldr	r3, [pc, #332]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001d26:	69db      	ldr	r3, [r3, #28]
 8001d28:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001d2c:	f107 030c 	add.w	r3, r7, #12
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	f107 030c 	add.w	r3, r7, #12
 8001d36:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d3e:	4b4f      	ldr	r3, [pc, #316]	; (8001e7c <HAL_RCC_OscConfig+0x924>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d11a      	bne.n	8001d80 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d4a:	4b4c      	ldr	r3, [pc, #304]	; (8001e7c <HAL_RCC_OscConfig+0x924>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a4b      	ldr	r2, [pc, #300]	; (8001e7c <HAL_RCC_OscConfig+0x924>)
 8001d50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d54:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d56:	f7ff f961 	bl	800101c <HAL_GetTick>
 8001d5a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d5e:	e009      	b.n	8001d74 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d60:	f7ff f95c 	bl	800101c <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	2b64      	cmp	r3, #100	; 0x64
 8001d6e:	d901      	bls.n	8001d74 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e2ff      	b.n	8002374 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d74:	4b41      	ldr	r3, [pc, #260]	; (8001e7c <HAL_RCC_OscConfig+0x924>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d0ef      	beq.n	8001d60 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d80:	1d3b      	adds	r3, r7, #4
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d106      	bne.n	8001d98 <HAL_RCC_OscConfig+0x840>
 8001d8a:	4b3a      	ldr	r3, [pc, #232]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001d8c:	6a1b      	ldr	r3, [r3, #32]
 8001d8e:	4a39      	ldr	r2, [pc, #228]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	6213      	str	r3, [r2, #32]
 8001d96:	e02f      	b.n	8001df8 <HAL_RCC_OscConfig+0x8a0>
 8001d98:	1d3b      	adds	r3, r7, #4
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d10c      	bne.n	8001dbc <HAL_RCC_OscConfig+0x864>
 8001da2:	4b34      	ldr	r3, [pc, #208]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001da4:	6a1b      	ldr	r3, [r3, #32]
 8001da6:	4a33      	ldr	r2, [pc, #204]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001da8:	f023 0301 	bic.w	r3, r3, #1
 8001dac:	6213      	str	r3, [r2, #32]
 8001dae:	4b31      	ldr	r3, [pc, #196]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001db0:	6a1b      	ldr	r3, [r3, #32]
 8001db2:	4a30      	ldr	r2, [pc, #192]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001db4:	f023 0304 	bic.w	r3, r3, #4
 8001db8:	6213      	str	r3, [r2, #32]
 8001dba:	e01d      	b.n	8001df8 <HAL_RCC_OscConfig+0x8a0>
 8001dbc:	1d3b      	adds	r3, r7, #4
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	2b05      	cmp	r3, #5
 8001dc4:	d10c      	bne.n	8001de0 <HAL_RCC_OscConfig+0x888>
 8001dc6:	4b2b      	ldr	r3, [pc, #172]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001dc8:	6a1b      	ldr	r3, [r3, #32]
 8001dca:	4a2a      	ldr	r2, [pc, #168]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001dcc:	f043 0304 	orr.w	r3, r3, #4
 8001dd0:	6213      	str	r3, [r2, #32]
 8001dd2:	4b28      	ldr	r3, [pc, #160]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001dd4:	6a1b      	ldr	r3, [r3, #32]
 8001dd6:	4a27      	ldr	r2, [pc, #156]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001dd8:	f043 0301 	orr.w	r3, r3, #1
 8001ddc:	6213      	str	r3, [r2, #32]
 8001dde:	e00b      	b.n	8001df8 <HAL_RCC_OscConfig+0x8a0>
 8001de0:	4b24      	ldr	r3, [pc, #144]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001de2:	6a1b      	ldr	r3, [r3, #32]
 8001de4:	4a23      	ldr	r2, [pc, #140]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001de6:	f023 0301 	bic.w	r3, r3, #1
 8001dea:	6213      	str	r3, [r2, #32]
 8001dec:	4b21      	ldr	r3, [pc, #132]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001dee:	6a1b      	ldr	r3, [r3, #32]
 8001df0:	4a20      	ldr	r2, [pc, #128]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001df2:	f023 0304 	bic.w	r3, r3, #4
 8001df6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001df8:	1d3b      	adds	r3, r7, #4
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d06a      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e02:	f7ff f90b 	bl	800101c <HAL_GetTick>
 8001e06:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e0a:	e00b      	b.n	8001e24 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e0c:	f7ff f906 	bl	800101c <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d901      	bls.n	8001e24 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8001e20:	2303      	movs	r3, #3
 8001e22:	e2a7      	b.n	8002374 <HAL_RCC_OscConfig+0xe1c>
 8001e24:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001e28:	2202      	movs	r2, #2
 8001e2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e2c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	fa93 f2a3 	rbit	r2, r3
 8001e36:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001e40:	2202      	movs	r2, #2
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	fa93 f2a3 	rbit	r2, r3
 8001e4e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001e52:	601a      	str	r2, [r3, #0]
  return result;
 8001e54:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001e58:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e5a:	fab3 f383 	clz	r3, r3
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	095b      	lsrs	r3, r3, #5
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	f043 0302 	orr.w	r3, r3, #2
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d108      	bne.n	8001e80 <HAL_RCC_OscConfig+0x928>
 8001e6e:	4b01      	ldr	r3, [pc, #4]	; (8001e74 <HAL_RCC_OscConfig+0x91c>)
 8001e70:	6a1b      	ldr	r3, [r3, #32]
 8001e72:	e013      	b.n	8001e9c <HAL_RCC_OscConfig+0x944>
 8001e74:	40021000 	.word	0x40021000
 8001e78:	10908120 	.word	0x10908120
 8001e7c:	40007000 	.word	0x40007000
 8001e80:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001e84:	2202      	movs	r2, #2
 8001e86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e88:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	fa93 f2a3 	rbit	r2, r3
 8001e92:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	4bc0      	ldr	r3, [pc, #768]	; (800219c <HAL_RCC_OscConfig+0xc44>)
 8001e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e9c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001ea0:	2102      	movs	r1, #2
 8001ea2:	6011      	str	r1, [r2, #0]
 8001ea4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001ea8:	6812      	ldr	r2, [r2, #0]
 8001eaa:	fa92 f1a2 	rbit	r1, r2
 8001eae:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001eb2:	6011      	str	r1, [r2, #0]
  return result;
 8001eb4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001eb8:	6812      	ldr	r2, [r2, #0]
 8001eba:	fab2 f282 	clz	r2, r2
 8001ebe:	b2d2      	uxtb	r2, r2
 8001ec0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ec4:	b2d2      	uxtb	r2, r2
 8001ec6:	f002 021f 	and.w	r2, r2, #31
 8001eca:	2101      	movs	r1, #1
 8001ecc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d09a      	beq.n	8001e0c <HAL_RCC_OscConfig+0x8b4>
 8001ed6:	e063      	b.n	8001fa0 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ed8:	f7ff f8a0 	bl	800101c <HAL_GetTick>
 8001edc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ee0:	e00b      	b.n	8001efa <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ee2:	f7ff f89b 	bl	800101c <HAL_GetTick>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e23c      	b.n	8002374 <HAL_RCC_OscConfig+0xe1c>
 8001efa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001efe:	2202      	movs	r2, #2
 8001f00:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f02:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	fa93 f2a3 	rbit	r2, r3
 8001f0c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001f10:	601a      	str	r2, [r3, #0]
 8001f12:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001f16:	2202      	movs	r2, #2
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	fa93 f2a3 	rbit	r2, r3
 8001f24:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001f28:	601a      	str	r2, [r3, #0]
  return result;
 8001f2a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001f2e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f30:	fab3 f383 	clz	r3, r3
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	095b      	lsrs	r3, r3, #5
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	f043 0302 	orr.w	r3, r3, #2
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d102      	bne.n	8001f4a <HAL_RCC_OscConfig+0x9f2>
 8001f44:	4b95      	ldr	r3, [pc, #596]	; (800219c <HAL_RCC_OscConfig+0xc44>)
 8001f46:	6a1b      	ldr	r3, [r3, #32]
 8001f48:	e00d      	b.n	8001f66 <HAL_RCC_OscConfig+0xa0e>
 8001f4a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001f4e:	2202      	movs	r2, #2
 8001f50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f52:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	fa93 f2a3 	rbit	r2, r3
 8001f5c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001f60:	601a      	str	r2, [r3, #0]
 8001f62:	4b8e      	ldr	r3, [pc, #568]	; (800219c <HAL_RCC_OscConfig+0xc44>)
 8001f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f66:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001f6a:	2102      	movs	r1, #2
 8001f6c:	6011      	str	r1, [r2, #0]
 8001f6e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001f72:	6812      	ldr	r2, [r2, #0]
 8001f74:	fa92 f1a2 	rbit	r1, r2
 8001f78:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001f7c:	6011      	str	r1, [r2, #0]
  return result;
 8001f7e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001f82:	6812      	ldr	r2, [r2, #0]
 8001f84:	fab2 f282 	clz	r2, r2
 8001f88:	b2d2      	uxtb	r2, r2
 8001f8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f8e:	b2d2      	uxtb	r2, r2
 8001f90:	f002 021f 	and.w	r2, r2, #31
 8001f94:	2101      	movs	r1, #1
 8001f96:	fa01 f202 	lsl.w	r2, r1, r2
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d1a0      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001fa0:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d105      	bne.n	8001fb4 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fa8:	4b7c      	ldr	r3, [pc, #496]	; (800219c <HAL_RCC_OscConfig+0xc44>)
 8001faa:	69db      	ldr	r3, [r3, #28]
 8001fac:	4a7b      	ldr	r2, [pc, #492]	; (800219c <HAL_RCC_OscConfig+0xc44>)
 8001fae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fb2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fb4:	1d3b      	adds	r3, r7, #4
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	699b      	ldr	r3, [r3, #24]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	f000 81d9 	beq.w	8002372 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fc0:	4b76      	ldr	r3, [pc, #472]	; (800219c <HAL_RCC_OscConfig+0xc44>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f003 030c 	and.w	r3, r3, #12
 8001fc8:	2b08      	cmp	r3, #8
 8001fca:	f000 81a6 	beq.w	800231a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fce:	1d3b      	adds	r3, r7, #4
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	2b02      	cmp	r3, #2
 8001fd6:	f040 811e 	bne.w	8002216 <HAL_RCC_OscConfig+0xcbe>
 8001fda:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001fde:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001fe2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe4:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	fa93 f2a3 	rbit	r2, r3
 8001fee:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001ff2:	601a      	str	r2, [r3, #0]
  return result;
 8001ff4:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001ff8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ffa:	fab3 f383 	clz	r3, r3
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002004:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	461a      	mov	r2, r3
 800200c:	2300      	movs	r3, #0
 800200e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002010:	f7ff f804 	bl	800101c <HAL_GetTick>
 8002014:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002018:	e009      	b.n	800202e <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800201a:	f7fe ffff 	bl	800101c <HAL_GetTick>
 800201e:	4602      	mov	r2, r0
 8002020:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e1a2      	b.n	8002374 <HAL_RCC_OscConfig+0xe1c>
 800202e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002032:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002036:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002038:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	fa93 f2a3 	rbit	r2, r3
 8002042:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002046:	601a      	str	r2, [r3, #0]
  return result;
 8002048:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800204c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800204e:	fab3 f383 	clz	r3, r3
 8002052:	b2db      	uxtb	r3, r3
 8002054:	095b      	lsrs	r3, r3, #5
 8002056:	b2db      	uxtb	r3, r3
 8002058:	f043 0301 	orr.w	r3, r3, #1
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b01      	cmp	r3, #1
 8002060:	d102      	bne.n	8002068 <HAL_RCC_OscConfig+0xb10>
 8002062:	4b4e      	ldr	r3, [pc, #312]	; (800219c <HAL_RCC_OscConfig+0xc44>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	e01b      	b.n	80020a0 <HAL_RCC_OscConfig+0xb48>
 8002068:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800206c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002070:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002072:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	fa93 f2a3 	rbit	r2, r3
 800207c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002080:	601a      	str	r2, [r3, #0]
 8002082:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002086:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	fa93 f2a3 	rbit	r2, r3
 8002096:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	4b3f      	ldr	r3, [pc, #252]	; (800219c <HAL_RCC_OscConfig+0xc44>)
 800209e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a0:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80020a4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80020a8:	6011      	str	r1, [r2, #0]
 80020aa:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80020ae:	6812      	ldr	r2, [r2, #0]
 80020b0:	fa92 f1a2 	rbit	r1, r2
 80020b4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80020b8:	6011      	str	r1, [r2, #0]
  return result;
 80020ba:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80020be:	6812      	ldr	r2, [r2, #0]
 80020c0:	fab2 f282 	clz	r2, r2
 80020c4:	b2d2      	uxtb	r2, r2
 80020c6:	f042 0220 	orr.w	r2, r2, #32
 80020ca:	b2d2      	uxtb	r2, r2
 80020cc:	f002 021f 	and.w	r2, r2, #31
 80020d0:	2101      	movs	r1, #1
 80020d2:	fa01 f202 	lsl.w	r2, r1, r2
 80020d6:	4013      	ands	r3, r2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d19e      	bne.n	800201a <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020dc:	4b2f      	ldr	r3, [pc, #188]	; (800219c <HAL_RCC_OscConfig+0xc44>)
 80020de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e0:	f023 020f 	bic.w	r2, r3, #15
 80020e4:	1d3b      	adds	r3, r7, #4
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ea:	492c      	ldr	r1, [pc, #176]	; (800219c <HAL_RCC_OscConfig+0xc44>)
 80020ec:	4313      	orrs	r3, r2
 80020ee:	62cb      	str	r3, [r1, #44]	; 0x2c
 80020f0:	4b2a      	ldr	r3, [pc, #168]	; (800219c <HAL_RCC_OscConfig+0xc44>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80020f8:	1d3b      	adds	r3, r7, #4
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	6a19      	ldr	r1, [r3, #32]
 80020fe:	1d3b      	adds	r3, r7, #4
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	69db      	ldr	r3, [r3, #28]
 8002104:	430b      	orrs	r3, r1
 8002106:	4925      	ldr	r1, [pc, #148]	; (800219c <HAL_RCC_OscConfig+0xc44>)
 8002108:	4313      	orrs	r3, r2
 800210a:	604b      	str	r3, [r1, #4]
 800210c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002110:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002114:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002116:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	fa93 f2a3 	rbit	r2, r3
 8002120:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002124:	601a      	str	r2, [r3, #0]
  return result;
 8002126:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800212a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800212c:	fab3 f383 	clz	r3, r3
 8002130:	b2db      	uxtb	r3, r3
 8002132:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002136:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	461a      	mov	r2, r3
 800213e:	2301      	movs	r3, #1
 8002140:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002142:	f7fe ff6b 	bl	800101c <HAL_GetTick>
 8002146:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800214a:	e009      	b.n	8002160 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800214c:	f7fe ff66 	bl	800101c <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	2b02      	cmp	r3, #2
 800215a:	d901      	bls.n	8002160 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e109      	b.n	8002374 <HAL_RCC_OscConfig+0xe1c>
 8002160:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002164:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002168:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800216a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	fa93 f2a3 	rbit	r2, r3
 8002174:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002178:	601a      	str	r2, [r3, #0]
  return result;
 800217a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800217e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002180:	fab3 f383 	clz	r3, r3
 8002184:	b2db      	uxtb	r3, r3
 8002186:	095b      	lsrs	r3, r3, #5
 8002188:	b2db      	uxtb	r3, r3
 800218a:	f043 0301 	orr.w	r3, r3, #1
 800218e:	b2db      	uxtb	r3, r3
 8002190:	2b01      	cmp	r3, #1
 8002192:	d105      	bne.n	80021a0 <HAL_RCC_OscConfig+0xc48>
 8002194:	4b01      	ldr	r3, [pc, #4]	; (800219c <HAL_RCC_OscConfig+0xc44>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	e01e      	b.n	80021d8 <HAL_RCC_OscConfig+0xc80>
 800219a:	bf00      	nop
 800219c:	40021000 	.word	0x40021000
 80021a0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80021a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021aa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	fa93 f2a3 	rbit	r2, r3
 80021b4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80021b8:	601a      	str	r2, [r3, #0]
 80021ba:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80021be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	fa93 f2a3 	rbit	r2, r3
 80021ce:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	4b6a      	ldr	r3, [pc, #424]	; (8002380 <HAL_RCC_OscConfig+0xe28>)
 80021d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d8:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80021dc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80021e0:	6011      	str	r1, [r2, #0]
 80021e2:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80021e6:	6812      	ldr	r2, [r2, #0]
 80021e8:	fa92 f1a2 	rbit	r1, r2
 80021ec:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80021f0:	6011      	str	r1, [r2, #0]
  return result;
 80021f2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80021f6:	6812      	ldr	r2, [r2, #0]
 80021f8:	fab2 f282 	clz	r2, r2
 80021fc:	b2d2      	uxtb	r2, r2
 80021fe:	f042 0220 	orr.w	r2, r2, #32
 8002202:	b2d2      	uxtb	r2, r2
 8002204:	f002 021f 	and.w	r2, r2, #31
 8002208:	2101      	movs	r1, #1
 800220a:	fa01 f202 	lsl.w	r2, r1, r2
 800220e:	4013      	ands	r3, r2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d09b      	beq.n	800214c <HAL_RCC_OscConfig+0xbf4>
 8002214:	e0ad      	b.n	8002372 <HAL_RCC_OscConfig+0xe1a>
 8002216:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800221a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800221e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002220:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	fa93 f2a3 	rbit	r2, r3
 800222a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800222e:	601a      	str	r2, [r3, #0]
  return result;
 8002230:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002234:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002236:	fab3 f383 	clz	r3, r3
 800223a:	b2db      	uxtb	r3, r3
 800223c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002240:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	461a      	mov	r2, r3
 8002248:	2300      	movs	r3, #0
 800224a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800224c:	f7fe fee6 	bl	800101c <HAL_GetTick>
 8002250:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002254:	e009      	b.n	800226a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002256:	f7fe fee1 	bl	800101c <HAL_GetTick>
 800225a:	4602      	mov	r2, r0
 800225c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b02      	cmp	r3, #2
 8002264:	d901      	bls.n	800226a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e084      	b.n	8002374 <HAL_RCC_OscConfig+0xe1c>
 800226a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800226e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002272:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002274:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	fa93 f2a3 	rbit	r2, r3
 800227e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002282:	601a      	str	r2, [r3, #0]
  return result;
 8002284:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002288:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800228a:	fab3 f383 	clz	r3, r3
 800228e:	b2db      	uxtb	r3, r3
 8002290:	095b      	lsrs	r3, r3, #5
 8002292:	b2db      	uxtb	r3, r3
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b01      	cmp	r3, #1
 800229c:	d102      	bne.n	80022a4 <HAL_RCC_OscConfig+0xd4c>
 800229e:	4b38      	ldr	r3, [pc, #224]	; (8002380 <HAL_RCC_OscConfig+0xe28>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	e01b      	b.n	80022dc <HAL_RCC_OscConfig+0xd84>
 80022a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	fa93 f2a3 	rbit	r2, r3
 80022b8:	f107 0320 	add.w	r3, r7, #32
 80022bc:	601a      	str	r2, [r3, #0]
 80022be:	f107 031c 	add.w	r3, r7, #28
 80022c2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022c6:	601a      	str	r2, [r3, #0]
 80022c8:	f107 031c 	add.w	r3, r7, #28
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	fa93 f2a3 	rbit	r2, r3
 80022d2:	f107 0318 	add.w	r3, r7, #24
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	4b29      	ldr	r3, [pc, #164]	; (8002380 <HAL_RCC_OscConfig+0xe28>)
 80022da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022dc:	f107 0214 	add.w	r2, r7, #20
 80022e0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80022e4:	6011      	str	r1, [r2, #0]
 80022e6:	f107 0214 	add.w	r2, r7, #20
 80022ea:	6812      	ldr	r2, [r2, #0]
 80022ec:	fa92 f1a2 	rbit	r1, r2
 80022f0:	f107 0210 	add.w	r2, r7, #16
 80022f4:	6011      	str	r1, [r2, #0]
  return result;
 80022f6:	f107 0210 	add.w	r2, r7, #16
 80022fa:	6812      	ldr	r2, [r2, #0]
 80022fc:	fab2 f282 	clz	r2, r2
 8002300:	b2d2      	uxtb	r2, r2
 8002302:	f042 0220 	orr.w	r2, r2, #32
 8002306:	b2d2      	uxtb	r2, r2
 8002308:	f002 021f 	and.w	r2, r2, #31
 800230c:	2101      	movs	r1, #1
 800230e:	fa01 f202 	lsl.w	r2, r1, r2
 8002312:	4013      	ands	r3, r2
 8002314:	2b00      	cmp	r3, #0
 8002316:	d19e      	bne.n	8002256 <HAL_RCC_OscConfig+0xcfe>
 8002318:	e02b      	b.n	8002372 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800231a:	1d3b      	adds	r3, r7, #4
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	2b01      	cmp	r3, #1
 8002322:	d101      	bne.n	8002328 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e025      	b.n	8002374 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002328:	4b15      	ldr	r3, [pc, #84]	; (8002380 <HAL_RCC_OscConfig+0xe28>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002330:	4b13      	ldr	r3, [pc, #76]	; (8002380 <HAL_RCC_OscConfig+0xe28>)
 8002332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002334:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002338:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800233c:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8002340:	1d3b      	adds	r3, r7, #4
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	429a      	cmp	r2, r3
 8002348:	d111      	bne.n	800236e <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800234a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800234e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002352:	1d3b      	adds	r3, r7, #4
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002358:	429a      	cmp	r2, r3
 800235a:	d108      	bne.n	800236e <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 800235c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002360:	f003 020f 	and.w	r2, r3, #15
 8002364:	1d3b      	adds	r3, r7, #4
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800236a:	429a      	cmp	r2, r3
 800236c:	d001      	beq.n	8002372 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e000      	b.n	8002374 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8002372:	2300      	movs	r3, #0
}
 8002374:	4618      	mov	r0, r3
 8002376:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	40021000 	.word	0x40021000

08002384 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b09e      	sub	sp, #120	; 0x78
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800238e:	2300      	movs	r3, #0
 8002390:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d101      	bne.n	800239c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e162      	b.n	8002662 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800239c:	4b90      	ldr	r3, [pc, #576]	; (80025e0 <HAL_RCC_ClockConfig+0x25c>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0307 	and.w	r3, r3, #7
 80023a4:	683a      	ldr	r2, [r7, #0]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d910      	bls.n	80023cc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023aa:	4b8d      	ldr	r3, [pc, #564]	; (80025e0 <HAL_RCC_ClockConfig+0x25c>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f023 0207 	bic.w	r2, r3, #7
 80023b2:	498b      	ldr	r1, [pc, #556]	; (80025e0 <HAL_RCC_ClockConfig+0x25c>)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ba:	4b89      	ldr	r3, [pc, #548]	; (80025e0 <HAL_RCC_ClockConfig+0x25c>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0307 	and.w	r3, r3, #7
 80023c2:	683a      	ldr	r2, [r7, #0]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d001      	beq.n	80023cc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e14a      	b.n	8002662 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0302 	and.w	r3, r3, #2
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d008      	beq.n	80023ea <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023d8:	4b82      	ldr	r3, [pc, #520]	; (80025e4 <HAL_RCC_ClockConfig+0x260>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	497f      	ldr	r1, [pc, #508]	; (80025e4 <HAL_RCC_ClockConfig+0x260>)
 80023e6:	4313      	orrs	r3, r2
 80023e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f000 80dc 	beq.w	80025b0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d13c      	bne.n	800247a <HAL_RCC_ClockConfig+0xf6>
 8002400:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002404:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002406:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002408:	fa93 f3a3 	rbit	r3, r3
 800240c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800240e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002410:	fab3 f383 	clz	r3, r3
 8002414:	b2db      	uxtb	r3, r3
 8002416:	095b      	lsrs	r3, r3, #5
 8002418:	b2db      	uxtb	r3, r3
 800241a:	f043 0301 	orr.w	r3, r3, #1
 800241e:	b2db      	uxtb	r3, r3
 8002420:	2b01      	cmp	r3, #1
 8002422:	d102      	bne.n	800242a <HAL_RCC_ClockConfig+0xa6>
 8002424:	4b6f      	ldr	r3, [pc, #444]	; (80025e4 <HAL_RCC_ClockConfig+0x260>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	e00f      	b.n	800244a <HAL_RCC_ClockConfig+0xc6>
 800242a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800242e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002430:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002432:	fa93 f3a3 	rbit	r3, r3
 8002436:	667b      	str	r3, [r7, #100]	; 0x64
 8002438:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800243c:	663b      	str	r3, [r7, #96]	; 0x60
 800243e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002440:	fa93 f3a3 	rbit	r3, r3
 8002444:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002446:	4b67      	ldr	r3, [pc, #412]	; (80025e4 <HAL_RCC_ClockConfig+0x260>)
 8002448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800244e:	65ba      	str	r2, [r7, #88]	; 0x58
 8002450:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002452:	fa92 f2a2 	rbit	r2, r2
 8002456:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002458:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800245a:	fab2 f282 	clz	r2, r2
 800245e:	b2d2      	uxtb	r2, r2
 8002460:	f042 0220 	orr.w	r2, r2, #32
 8002464:	b2d2      	uxtb	r2, r2
 8002466:	f002 021f 	and.w	r2, r2, #31
 800246a:	2101      	movs	r1, #1
 800246c:	fa01 f202 	lsl.w	r2, r1, r2
 8002470:	4013      	ands	r3, r2
 8002472:	2b00      	cmp	r3, #0
 8002474:	d17b      	bne.n	800256e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e0f3      	b.n	8002662 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	2b02      	cmp	r3, #2
 8002480:	d13c      	bne.n	80024fc <HAL_RCC_ClockConfig+0x178>
 8002482:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002486:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002488:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800248a:	fa93 f3a3 	rbit	r3, r3
 800248e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002490:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002492:	fab3 f383 	clz	r3, r3
 8002496:	b2db      	uxtb	r3, r3
 8002498:	095b      	lsrs	r3, r3, #5
 800249a:	b2db      	uxtb	r3, r3
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d102      	bne.n	80024ac <HAL_RCC_ClockConfig+0x128>
 80024a6:	4b4f      	ldr	r3, [pc, #316]	; (80025e4 <HAL_RCC_ClockConfig+0x260>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	e00f      	b.n	80024cc <HAL_RCC_ClockConfig+0x148>
 80024ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024b0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024b4:	fa93 f3a3 	rbit	r3, r3
 80024b8:	647b      	str	r3, [r7, #68]	; 0x44
 80024ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024be:	643b      	str	r3, [r7, #64]	; 0x40
 80024c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024c2:	fa93 f3a3 	rbit	r3, r3
 80024c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024c8:	4b46      	ldr	r3, [pc, #280]	; (80025e4 <HAL_RCC_ClockConfig+0x260>)
 80024ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024d0:	63ba      	str	r2, [r7, #56]	; 0x38
 80024d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024d4:	fa92 f2a2 	rbit	r2, r2
 80024d8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80024da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80024dc:	fab2 f282 	clz	r2, r2
 80024e0:	b2d2      	uxtb	r2, r2
 80024e2:	f042 0220 	orr.w	r2, r2, #32
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	f002 021f 	and.w	r2, r2, #31
 80024ec:	2101      	movs	r1, #1
 80024ee:	fa01 f202 	lsl.w	r2, r1, r2
 80024f2:	4013      	ands	r3, r2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d13a      	bne.n	800256e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e0b2      	b.n	8002662 <HAL_RCC_ClockConfig+0x2de>
 80024fc:	2302      	movs	r3, #2
 80024fe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002502:	fa93 f3a3 	rbit	r3, r3
 8002506:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800250a:	fab3 f383 	clz	r3, r3
 800250e:	b2db      	uxtb	r3, r3
 8002510:	095b      	lsrs	r3, r3, #5
 8002512:	b2db      	uxtb	r3, r3
 8002514:	f043 0301 	orr.w	r3, r3, #1
 8002518:	b2db      	uxtb	r3, r3
 800251a:	2b01      	cmp	r3, #1
 800251c:	d102      	bne.n	8002524 <HAL_RCC_ClockConfig+0x1a0>
 800251e:	4b31      	ldr	r3, [pc, #196]	; (80025e4 <HAL_RCC_ClockConfig+0x260>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	e00d      	b.n	8002540 <HAL_RCC_ClockConfig+0x1bc>
 8002524:	2302      	movs	r3, #2
 8002526:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800252a:	fa93 f3a3 	rbit	r3, r3
 800252e:	627b      	str	r3, [r7, #36]	; 0x24
 8002530:	2302      	movs	r3, #2
 8002532:	623b      	str	r3, [r7, #32]
 8002534:	6a3b      	ldr	r3, [r7, #32]
 8002536:	fa93 f3a3 	rbit	r3, r3
 800253a:	61fb      	str	r3, [r7, #28]
 800253c:	4b29      	ldr	r3, [pc, #164]	; (80025e4 <HAL_RCC_ClockConfig+0x260>)
 800253e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002540:	2202      	movs	r2, #2
 8002542:	61ba      	str	r2, [r7, #24]
 8002544:	69ba      	ldr	r2, [r7, #24]
 8002546:	fa92 f2a2 	rbit	r2, r2
 800254a:	617a      	str	r2, [r7, #20]
  return result;
 800254c:	697a      	ldr	r2, [r7, #20]
 800254e:	fab2 f282 	clz	r2, r2
 8002552:	b2d2      	uxtb	r2, r2
 8002554:	f042 0220 	orr.w	r2, r2, #32
 8002558:	b2d2      	uxtb	r2, r2
 800255a:	f002 021f 	and.w	r2, r2, #31
 800255e:	2101      	movs	r1, #1
 8002560:	fa01 f202 	lsl.w	r2, r1, r2
 8002564:	4013      	ands	r3, r2
 8002566:	2b00      	cmp	r3, #0
 8002568:	d101      	bne.n	800256e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e079      	b.n	8002662 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800256e:	4b1d      	ldr	r3, [pc, #116]	; (80025e4 <HAL_RCC_ClockConfig+0x260>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f023 0203 	bic.w	r2, r3, #3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	491a      	ldr	r1, [pc, #104]	; (80025e4 <HAL_RCC_ClockConfig+0x260>)
 800257c:	4313      	orrs	r3, r2
 800257e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002580:	f7fe fd4c 	bl	800101c <HAL_GetTick>
 8002584:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002586:	e00a      	b.n	800259e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002588:	f7fe fd48 	bl	800101c <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	f241 3288 	movw	r2, #5000	; 0x1388
 8002596:	4293      	cmp	r3, r2
 8002598:	d901      	bls.n	800259e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e061      	b.n	8002662 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800259e:	4b11      	ldr	r3, [pc, #68]	; (80025e4 <HAL_RCC_ClockConfig+0x260>)
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f003 020c 	and.w	r2, r3, #12
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d1eb      	bne.n	8002588 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025b0:	4b0b      	ldr	r3, [pc, #44]	; (80025e0 <HAL_RCC_ClockConfig+0x25c>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0307 	and.w	r3, r3, #7
 80025b8:	683a      	ldr	r2, [r7, #0]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d214      	bcs.n	80025e8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025be:	4b08      	ldr	r3, [pc, #32]	; (80025e0 <HAL_RCC_ClockConfig+0x25c>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f023 0207 	bic.w	r2, r3, #7
 80025c6:	4906      	ldr	r1, [pc, #24]	; (80025e0 <HAL_RCC_ClockConfig+0x25c>)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ce:	4b04      	ldr	r3, [pc, #16]	; (80025e0 <HAL_RCC_ClockConfig+0x25c>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0307 	and.w	r3, r3, #7
 80025d6:	683a      	ldr	r2, [r7, #0]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d005      	beq.n	80025e8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e040      	b.n	8002662 <HAL_RCC_ClockConfig+0x2de>
 80025e0:	40022000 	.word	0x40022000
 80025e4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0304 	and.w	r3, r3, #4
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d008      	beq.n	8002606 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025f4:	4b1d      	ldr	r3, [pc, #116]	; (800266c <HAL_RCC_ClockConfig+0x2e8>)
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	491a      	ldr	r1, [pc, #104]	; (800266c <HAL_RCC_ClockConfig+0x2e8>)
 8002602:	4313      	orrs	r3, r2
 8002604:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0308 	and.w	r3, r3, #8
 800260e:	2b00      	cmp	r3, #0
 8002610:	d009      	beq.n	8002626 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002612:	4b16      	ldr	r3, [pc, #88]	; (800266c <HAL_RCC_ClockConfig+0x2e8>)
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	4912      	ldr	r1, [pc, #72]	; (800266c <HAL_RCC_ClockConfig+0x2e8>)
 8002622:	4313      	orrs	r3, r2
 8002624:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002626:	f000 f829 	bl	800267c <HAL_RCC_GetSysClockFreq>
 800262a:	4601      	mov	r1, r0
 800262c:	4b0f      	ldr	r3, [pc, #60]	; (800266c <HAL_RCC_ClockConfig+0x2e8>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002634:	22f0      	movs	r2, #240	; 0xf0
 8002636:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	fa92 f2a2 	rbit	r2, r2
 800263e:	60fa      	str	r2, [r7, #12]
  return result;
 8002640:	68fa      	ldr	r2, [r7, #12]
 8002642:	fab2 f282 	clz	r2, r2
 8002646:	b2d2      	uxtb	r2, r2
 8002648:	40d3      	lsrs	r3, r2
 800264a:	4a09      	ldr	r2, [pc, #36]	; (8002670 <HAL_RCC_ClockConfig+0x2ec>)
 800264c:	5cd3      	ldrb	r3, [r2, r3]
 800264e:	fa21 f303 	lsr.w	r3, r1, r3
 8002652:	4a08      	ldr	r2, [pc, #32]	; (8002674 <HAL_RCC_ClockConfig+0x2f0>)
 8002654:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002656:	4b08      	ldr	r3, [pc, #32]	; (8002678 <HAL_RCC_ClockConfig+0x2f4>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4618      	mov	r0, r3
 800265c:	f7fe fc9a 	bl	8000f94 <HAL_InitTick>
  
  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3778      	adds	r7, #120	; 0x78
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	40021000 	.word	0x40021000
 8002670:	08005564 	.word	0x08005564
 8002674:	20000000 	.word	0x20000000
 8002678:	20000004 	.word	0x20000004

0800267c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800267c:	b480      	push	{r7}
 800267e:	b08b      	sub	sp, #44	; 0x2c
 8002680:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002682:	2300      	movs	r3, #0
 8002684:	61fb      	str	r3, [r7, #28]
 8002686:	2300      	movs	r3, #0
 8002688:	61bb      	str	r3, [r7, #24]
 800268a:	2300      	movs	r3, #0
 800268c:	627b      	str	r3, [r7, #36]	; 0x24
 800268e:	2300      	movs	r3, #0
 8002690:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002692:	2300      	movs	r3, #0
 8002694:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002696:	4b2a      	ldr	r3, [pc, #168]	; (8002740 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	f003 030c 	and.w	r3, r3, #12
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	d002      	beq.n	80026ac <HAL_RCC_GetSysClockFreq+0x30>
 80026a6:	2b08      	cmp	r3, #8
 80026a8:	d003      	beq.n	80026b2 <HAL_RCC_GetSysClockFreq+0x36>
 80026aa:	e03f      	b.n	800272c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026ac:	4b25      	ldr	r3, [pc, #148]	; (8002744 <HAL_RCC_GetSysClockFreq+0xc8>)
 80026ae:	623b      	str	r3, [r7, #32]
      break;
 80026b0:	e03f      	b.n	8002732 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80026b8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80026bc:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026be:	68ba      	ldr	r2, [r7, #8]
 80026c0:	fa92 f2a2 	rbit	r2, r2
 80026c4:	607a      	str	r2, [r7, #4]
  return result;
 80026c6:	687a      	ldr	r2, [r7, #4]
 80026c8:	fab2 f282 	clz	r2, r2
 80026cc:	b2d2      	uxtb	r2, r2
 80026ce:	40d3      	lsrs	r3, r2
 80026d0:	4a1d      	ldr	r2, [pc, #116]	; (8002748 <HAL_RCC_GetSysClockFreq+0xcc>)
 80026d2:	5cd3      	ldrb	r3, [r2, r3]
 80026d4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80026d6:	4b1a      	ldr	r3, [pc, #104]	; (8002740 <HAL_RCC_GetSysClockFreq+0xc4>)
 80026d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026da:	f003 030f 	and.w	r3, r3, #15
 80026de:	220f      	movs	r2, #15
 80026e0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	fa92 f2a2 	rbit	r2, r2
 80026e8:	60fa      	str	r2, [r7, #12]
  return result;
 80026ea:	68fa      	ldr	r2, [r7, #12]
 80026ec:	fab2 f282 	clz	r2, r2
 80026f0:	b2d2      	uxtb	r2, r2
 80026f2:	40d3      	lsrs	r3, r2
 80026f4:	4a15      	ldr	r2, [pc, #84]	; (800274c <HAL_RCC_GetSysClockFreq+0xd0>)
 80026f6:	5cd3      	ldrb	r3, [r2, r3]
 80026f8:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d008      	beq.n	8002716 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002704:	4a0f      	ldr	r2, [pc, #60]	; (8002744 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	fbb2 f2f3 	udiv	r2, r2, r3
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	fb02 f303 	mul.w	r3, r2, r3
 8002712:	627b      	str	r3, [r7, #36]	; 0x24
 8002714:	e007      	b.n	8002726 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002716:	4a0b      	ldr	r2, [pc, #44]	; (8002744 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	fbb2 f2f3 	udiv	r2, r2, r3
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	fb02 f303 	mul.w	r3, r2, r3
 8002724:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002728:	623b      	str	r3, [r7, #32]
      break;
 800272a:	e002      	b.n	8002732 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800272c:	4b05      	ldr	r3, [pc, #20]	; (8002744 <HAL_RCC_GetSysClockFreq+0xc8>)
 800272e:	623b      	str	r3, [r7, #32]
      break;
 8002730:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002732:	6a3b      	ldr	r3, [r7, #32]
}
 8002734:	4618      	mov	r0, r3
 8002736:	372c      	adds	r7, #44	; 0x2c
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr
 8002740:	40021000 	.word	0x40021000
 8002744:	007a1200 	.word	0x007a1200
 8002748:	0800557c 	.word	0x0800557c
 800274c:	0800558c 	.word	0x0800558c

08002750 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002754:	4b03      	ldr	r3, [pc, #12]	; (8002764 <HAL_RCC_GetHCLKFreq+0x14>)
 8002756:	681b      	ldr	r3, [r3, #0]
}
 8002758:	4618      	mov	r0, r3
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	20000000 	.word	0x20000000

08002768 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800276e:	f7ff ffef 	bl	8002750 <HAL_RCC_GetHCLKFreq>
 8002772:	4601      	mov	r1, r0
 8002774:	4b0b      	ldr	r3, [pc, #44]	; (80027a4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800277c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002780:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	fa92 f2a2 	rbit	r2, r2
 8002788:	603a      	str	r2, [r7, #0]
  return result;
 800278a:	683a      	ldr	r2, [r7, #0]
 800278c:	fab2 f282 	clz	r2, r2
 8002790:	b2d2      	uxtb	r2, r2
 8002792:	40d3      	lsrs	r3, r2
 8002794:	4a04      	ldr	r2, [pc, #16]	; (80027a8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002796:	5cd3      	ldrb	r3, [r2, r3]
 8002798:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800279c:	4618      	mov	r0, r3
 800279e:	3708      	adds	r7, #8
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	40021000 	.word	0x40021000
 80027a8:	08005574 	.word	0x08005574

080027ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80027b2:	f7ff ffcd 	bl	8002750 <HAL_RCC_GetHCLKFreq>
 80027b6:	4601      	mov	r1, r0
 80027b8:	4b0b      	ldr	r3, [pc, #44]	; (80027e8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80027c0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80027c4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	fa92 f2a2 	rbit	r2, r2
 80027cc:	603a      	str	r2, [r7, #0]
  return result;
 80027ce:	683a      	ldr	r2, [r7, #0]
 80027d0:	fab2 f282 	clz	r2, r2
 80027d4:	b2d2      	uxtb	r2, r2
 80027d6:	40d3      	lsrs	r3, r2
 80027d8:	4a04      	ldr	r2, [pc, #16]	; (80027ec <HAL_RCC_GetPCLK2Freq+0x40>)
 80027da:	5cd3      	ldrb	r3, [r2, r3]
 80027dc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80027e0:	4618      	mov	r0, r3
 80027e2:	3708      	adds	r7, #8
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	40021000 	.word	0x40021000
 80027ec:	08005574 	.word	0x08005574

080027f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b092      	sub	sp, #72	; 0x48
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027f8:	2300      	movs	r3, #0
 80027fa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80027fc:	2300      	movs	r3, #0
 80027fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002800:	2300      	movs	r3, #0
 8002802:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800280e:	2b00      	cmp	r3, #0
 8002810:	f000 80d4 	beq.w	80029bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002814:	4b4e      	ldr	r3, [pc, #312]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002816:	69db      	ldr	r3, [r3, #28]
 8002818:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800281c:	2b00      	cmp	r3, #0
 800281e:	d10e      	bne.n	800283e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002820:	4b4b      	ldr	r3, [pc, #300]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002822:	69db      	ldr	r3, [r3, #28]
 8002824:	4a4a      	ldr	r2, [pc, #296]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002826:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800282a:	61d3      	str	r3, [r2, #28]
 800282c:	4b48      	ldr	r3, [pc, #288]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800282e:	69db      	ldr	r3, [r3, #28]
 8002830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002834:	60bb      	str	r3, [r7, #8]
 8002836:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002838:	2301      	movs	r3, #1
 800283a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800283e:	4b45      	ldr	r3, [pc, #276]	; (8002954 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002846:	2b00      	cmp	r3, #0
 8002848:	d118      	bne.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800284a:	4b42      	ldr	r3, [pc, #264]	; (8002954 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a41      	ldr	r2, [pc, #260]	; (8002954 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002850:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002854:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002856:	f7fe fbe1 	bl	800101c <HAL_GetTick>
 800285a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800285c:	e008      	b.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800285e:	f7fe fbdd 	bl	800101c <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	2b64      	cmp	r3, #100	; 0x64
 800286a:	d901      	bls.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800286c:	2303      	movs	r3, #3
 800286e:	e1d6      	b.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002870:	4b38      	ldr	r3, [pc, #224]	; (8002954 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002878:	2b00      	cmp	r3, #0
 800287a:	d0f0      	beq.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800287c:	4b34      	ldr	r3, [pc, #208]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800287e:	6a1b      	ldr	r3, [r3, #32]
 8002880:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002884:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002886:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 8084 	beq.w	8002996 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002896:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002898:	429a      	cmp	r2, r3
 800289a:	d07c      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800289c:	4b2c      	ldr	r3, [pc, #176]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800289e:	6a1b      	ldr	r3, [r3, #32]
 80028a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028aa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028ae:	fa93 f3a3 	rbit	r3, r3
 80028b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80028b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80028b6:	fab3 f383 	clz	r3, r3
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	461a      	mov	r2, r3
 80028be:	4b26      	ldr	r3, [pc, #152]	; (8002958 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80028c0:	4413      	add	r3, r2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	461a      	mov	r2, r3
 80028c6:	2301      	movs	r3, #1
 80028c8:	6013      	str	r3, [r2, #0]
 80028ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028ce:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028d2:	fa93 f3a3 	rbit	r3, r3
 80028d6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80028d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80028da:	fab3 f383 	clz	r3, r3
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	461a      	mov	r2, r3
 80028e2:	4b1d      	ldr	r3, [pc, #116]	; (8002958 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80028e4:	4413      	add	r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	461a      	mov	r2, r3
 80028ea:	2300      	movs	r3, #0
 80028ec:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80028ee:	4a18      	ldr	r2, [pc, #96]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028f2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80028f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028f6:	f003 0301 	and.w	r3, r3, #1
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d04b      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028fe:	f7fe fb8d 	bl	800101c <HAL_GetTick>
 8002902:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002904:	e00a      	b.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002906:	f7fe fb89 	bl	800101c <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	f241 3288 	movw	r2, #5000	; 0x1388
 8002914:	4293      	cmp	r3, r2
 8002916:	d901      	bls.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e180      	b.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800291c:	2302      	movs	r3, #2
 800291e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002922:	fa93 f3a3 	rbit	r3, r3
 8002926:	627b      	str	r3, [r7, #36]	; 0x24
 8002928:	2302      	movs	r3, #2
 800292a:	623b      	str	r3, [r7, #32]
 800292c:	6a3b      	ldr	r3, [r7, #32]
 800292e:	fa93 f3a3 	rbit	r3, r3
 8002932:	61fb      	str	r3, [r7, #28]
  return result;
 8002934:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002936:	fab3 f383 	clz	r3, r3
 800293a:	b2db      	uxtb	r3, r3
 800293c:	095b      	lsrs	r3, r3, #5
 800293e:	b2db      	uxtb	r3, r3
 8002940:	f043 0302 	orr.w	r3, r3, #2
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b02      	cmp	r3, #2
 8002948:	d108      	bne.n	800295c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800294a:	4b01      	ldr	r3, [pc, #4]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800294c:	6a1b      	ldr	r3, [r3, #32]
 800294e:	e00d      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002950:	40021000 	.word	0x40021000
 8002954:	40007000 	.word	0x40007000
 8002958:	10908100 	.word	0x10908100
 800295c:	2302      	movs	r3, #2
 800295e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	fa93 f3a3 	rbit	r3, r3
 8002966:	617b      	str	r3, [r7, #20]
 8002968:	4ba0      	ldr	r3, [pc, #640]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800296a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296c:	2202      	movs	r2, #2
 800296e:	613a      	str	r2, [r7, #16]
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	fa92 f2a2 	rbit	r2, r2
 8002976:	60fa      	str	r2, [r7, #12]
  return result;
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	fab2 f282 	clz	r2, r2
 800297e:	b2d2      	uxtb	r2, r2
 8002980:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002984:	b2d2      	uxtb	r2, r2
 8002986:	f002 021f 	and.w	r2, r2, #31
 800298a:	2101      	movs	r1, #1
 800298c:	fa01 f202 	lsl.w	r2, r1, r2
 8002990:	4013      	ands	r3, r2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d0b7      	beq.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002996:	4b95      	ldr	r3, [pc, #596]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002998:	6a1b      	ldr	r3, [r3, #32]
 800299a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	4992      	ldr	r1, [pc, #584]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80029a8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d105      	bne.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029b0:	4b8e      	ldr	r3, [pc, #568]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029b2:	69db      	ldr	r3, [r3, #28]
 80029b4:	4a8d      	ldr	r2, [pc, #564]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029ba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0301 	and.w	r3, r3, #1
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d008      	beq.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80029c8:	4b88      	ldr	r3, [pc, #544]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029cc:	f023 0203 	bic.w	r2, r3, #3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	4985      	ldr	r1, [pc, #532]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029d6:	4313      	orrs	r3, r2
 80029d8:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d008      	beq.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029e6:	4b81      	ldr	r3, [pc, #516]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ea:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	497e      	ldr	r1, [pc, #504]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0304 	and.w	r3, r3, #4
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d008      	beq.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a04:	4b79      	ldr	r3, [pc, #484]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a08:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	691b      	ldr	r3, [r3, #16]
 8002a10:	4976      	ldr	r1, [pc, #472]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a12:	4313      	orrs	r3, r2
 8002a14:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0320 	and.w	r3, r3, #32
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d008      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a22:	4b72      	ldr	r3, [pc, #456]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a26:	f023 0210 	bic.w	r2, r3, #16
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	69db      	ldr	r3, [r3, #28]
 8002a2e:	496f      	ldr	r1, [pc, #444]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d008      	beq.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002a40:	4b6a      	ldr	r3, [pc, #424]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a4c:	4967      	ldr	r1, [pc, #412]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d008      	beq.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a5e:	4b63      	ldr	r3, [pc, #396]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a62:	f023 0220 	bic.w	r2, r3, #32
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a1b      	ldr	r3, [r3, #32]
 8002a6a:	4960      	ldr	r1, [pc, #384]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d008      	beq.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a7c:	4b5b      	ldr	r3, [pc, #364]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a80:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a88:	4958      	ldr	r1, [pc, #352]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0308 	and.w	r3, r3, #8
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d008      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002a9a:	4b54      	ldr	r3, [pc, #336]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	4951      	ldr	r1, [pc, #324]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0310 	and.w	r3, r3, #16
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d008      	beq.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ab8:	4b4c      	ldr	r3, [pc, #304]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002abc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	4949      	ldr	r1, [pc, #292]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d008      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002ad6:	4b45      	ldr	r3, [pc, #276]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	4942      	ldr	r1, [pc, #264]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d008      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002af4:	4b3d      	ldr	r3, [pc, #244]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af8:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b00:	493a      	ldr	r1, [pc, #232]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b02:	4313      	orrs	r3, r2
 8002b04:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d008      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002b12:	4b36      	ldr	r3, [pc, #216]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b16:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b1e:	4933      	ldr	r1, [pc, #204]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b20:	4313      	orrs	r3, r2
 8002b22:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d008      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002b30:	4b2e      	ldr	r3, [pc, #184]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b34:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b3c:	492b      	ldr	r1, [pc, #172]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d008      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002b4e:	4b27      	ldr	r3, [pc, #156]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b52:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	4924      	ldr	r1, [pc, #144]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d008      	beq.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002b6c:	4b1f      	ldr	r3, [pc, #124]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b70:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b78:	491c      	ldr	r1, [pc, #112]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d008      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002b8a:	4b18      	ldr	r3, [pc, #96]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b96:	4915      	ldr	r1, [pc, #84]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d008      	beq.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002ba8:	4b10      	ldr	r3, [pc, #64]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bac:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb4:	490d      	ldr	r1, [pc, #52]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d008      	beq.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002bc6:	4b09      	ldr	r3, [pc, #36]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bca:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bd2:	4906      	ldr	r1, [pc, #24]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d00c      	beq.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002be4:	4b01      	ldr	r3, [pc, #4]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be8:	e002      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8002bea:	bf00      	nop
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bf8:	490b      	ldr	r1, [pc, #44]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d008      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002c0a:	4b07      	ldr	r3, [pc, #28]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c16:	4904      	ldr	r1, [pc, #16]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3748      	adds	r7, #72	; 0x48
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40021000 	.word	0x40021000

08002c2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d101      	bne.n	8002c3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e040      	b.n	8002cc0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d106      	bne.n	8002c54 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f7fe f8ac 	bl	8000dac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2224      	movs	r2, #36	; 0x24
 8002c58:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f022 0201 	bic.w	r2, r2, #1
 8002c68:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f000 f8c0 	bl	8002df0 <UART_SetConfig>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d101      	bne.n	8002c7a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e022      	b.n	8002cc0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d002      	beq.n	8002c88 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f000 fa88 	bl	8003198 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	685a      	ldr	r2, [r3, #4]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	689a      	ldr	r2, [r3, #8]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ca6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0201 	orr.w	r2, r2, #1
 8002cb6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f000 fb0f 	bl	80032dc <UART_CheckIdleState>
 8002cbe:	4603      	mov	r3, r0
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3708      	adds	r7, #8
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b08a      	sub	sp, #40	; 0x28
 8002ccc:	af02      	add	r7, sp, #8
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	603b      	str	r3, [r7, #0]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002cdc:	2b20      	cmp	r3, #32
 8002cde:	f040 8082 	bne.w	8002de6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d002      	beq.n	8002cee <HAL_UART_Transmit+0x26>
 8002ce8:	88fb      	ldrh	r3, [r7, #6]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e07a      	b.n	8002de8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d101      	bne.n	8002d00 <HAL_UART_Transmit+0x38>
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	e073      	b.n	8002de8 <HAL_UART_Transmit+0x120>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2221      	movs	r2, #33	; 0x21
 8002d14:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d16:	f7fe f981 	bl	800101c <HAL_GetTick>
 8002d1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	88fa      	ldrh	r2, [r7, #6]
 8002d20:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	88fa      	ldrh	r2, [r7, #6]
 8002d28:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d34:	d108      	bne.n	8002d48 <HAL_UART_Transmit+0x80>
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d104      	bne.n	8002d48 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	61bb      	str	r3, [r7, #24]
 8002d46:	e003      	b.n	8002d50 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8002d58:	e02d      	b.n	8002db6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	9300      	str	r3, [sp, #0]
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	2200      	movs	r2, #0
 8002d62:	2180      	movs	r1, #128	; 0x80
 8002d64:	68f8      	ldr	r0, [r7, #12]
 8002d66:	f000 fb02 	bl	800336e <UART_WaitOnFlagUntilTimeout>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d001      	beq.n	8002d74 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	e039      	b.n	8002de8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d10b      	bne.n	8002d92 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	881a      	ldrh	r2, [r3, #0]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d86:	b292      	uxth	r2, r2
 8002d88:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	3302      	adds	r3, #2
 8002d8e:	61bb      	str	r3, [r7, #24]
 8002d90:	e008      	b.n	8002da4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	781a      	ldrb	r2, [r3, #0]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	b292      	uxth	r2, r2
 8002d9c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	3301      	adds	r3, #1
 8002da2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	3b01      	subs	r3, #1
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1cb      	bne.n	8002d5a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	9300      	str	r3, [sp, #0]
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	2140      	movs	r1, #64	; 0x40
 8002dcc:	68f8      	ldr	r0, [r7, #12]
 8002dce:	f000 face 	bl	800336e <UART_WaitOnFlagUntilTimeout>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d001      	beq.n	8002ddc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e005      	b.n	8002de8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2220      	movs	r2, #32
 8002de0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002de2:	2300      	movs	r3, #0
 8002de4:	e000      	b.n	8002de8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8002de6:	2302      	movs	r3, #2
  }
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3720      	adds	r7, #32
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b088      	sub	sp, #32
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689a      	ldr	r2, [r3, #8]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	691b      	ldr	r3, [r3, #16]
 8002e04:	431a      	orrs	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	431a      	orrs	r2, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	69db      	ldr	r3, [r3, #28]
 8002e10:	4313      	orrs	r3, r2
 8002e12:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	4baa      	ldr	r3, [pc, #680]	; (80030c4 <UART_SetConfig+0x2d4>)
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6812      	ldr	r2, [r2, #0]
 8002e22:	6979      	ldr	r1, [r7, #20]
 8002e24:	430b      	orrs	r3, r1
 8002e26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	68da      	ldr	r2, [r3, #12]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a1b      	ldr	r3, [r3, #32]
 8002e48:	697a      	ldr	r2, [r7, #20]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	697a      	ldr	r2, [r7, #20]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a98      	ldr	r2, [pc, #608]	; (80030c8 <UART_SetConfig+0x2d8>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d121      	bne.n	8002eb0 <UART_SetConfig+0xc0>
 8002e6c:	4b97      	ldr	r3, [pc, #604]	; (80030cc <UART_SetConfig+0x2dc>)
 8002e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e70:	f003 0303 	and.w	r3, r3, #3
 8002e74:	2b03      	cmp	r3, #3
 8002e76:	d817      	bhi.n	8002ea8 <UART_SetConfig+0xb8>
 8002e78:	a201      	add	r2, pc, #4	; (adr r2, 8002e80 <UART_SetConfig+0x90>)
 8002e7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e7e:	bf00      	nop
 8002e80:	08002e91 	.word	0x08002e91
 8002e84:	08002e9d 	.word	0x08002e9d
 8002e88:	08002ea3 	.word	0x08002ea3
 8002e8c:	08002e97 	.word	0x08002e97
 8002e90:	2301      	movs	r3, #1
 8002e92:	77fb      	strb	r3, [r7, #31]
 8002e94:	e0b2      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002e96:	2302      	movs	r3, #2
 8002e98:	77fb      	strb	r3, [r7, #31]
 8002e9a:	e0af      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002e9c:	2304      	movs	r3, #4
 8002e9e:	77fb      	strb	r3, [r7, #31]
 8002ea0:	e0ac      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002ea2:	2308      	movs	r3, #8
 8002ea4:	77fb      	strb	r3, [r7, #31]
 8002ea6:	e0a9      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002ea8:	2310      	movs	r3, #16
 8002eaa:	77fb      	strb	r3, [r7, #31]
 8002eac:	bf00      	nop
 8002eae:	e0a5      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a86      	ldr	r2, [pc, #536]	; (80030d0 <UART_SetConfig+0x2e0>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d123      	bne.n	8002f02 <UART_SetConfig+0x112>
 8002eba:	4b84      	ldr	r3, [pc, #528]	; (80030cc <UART_SetConfig+0x2dc>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ec2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ec6:	d012      	beq.n	8002eee <UART_SetConfig+0xfe>
 8002ec8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ecc:	d802      	bhi.n	8002ed4 <UART_SetConfig+0xe4>
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d007      	beq.n	8002ee2 <UART_SetConfig+0xf2>
 8002ed2:	e012      	b.n	8002efa <UART_SetConfig+0x10a>
 8002ed4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ed8:	d00c      	beq.n	8002ef4 <UART_SetConfig+0x104>
 8002eda:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002ede:	d003      	beq.n	8002ee8 <UART_SetConfig+0xf8>
 8002ee0:	e00b      	b.n	8002efa <UART_SetConfig+0x10a>
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	77fb      	strb	r3, [r7, #31]
 8002ee6:	e089      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002ee8:	2302      	movs	r3, #2
 8002eea:	77fb      	strb	r3, [r7, #31]
 8002eec:	e086      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002eee:	2304      	movs	r3, #4
 8002ef0:	77fb      	strb	r3, [r7, #31]
 8002ef2:	e083      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002ef4:	2308      	movs	r3, #8
 8002ef6:	77fb      	strb	r3, [r7, #31]
 8002ef8:	e080      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002efa:	2310      	movs	r3, #16
 8002efc:	77fb      	strb	r3, [r7, #31]
 8002efe:	bf00      	nop
 8002f00:	e07c      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a73      	ldr	r2, [pc, #460]	; (80030d4 <UART_SetConfig+0x2e4>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d123      	bne.n	8002f54 <UART_SetConfig+0x164>
 8002f0c:	4b6f      	ldr	r3, [pc, #444]	; (80030cc <UART_SetConfig+0x2dc>)
 8002f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f10:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002f14:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002f18:	d012      	beq.n	8002f40 <UART_SetConfig+0x150>
 8002f1a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002f1e:	d802      	bhi.n	8002f26 <UART_SetConfig+0x136>
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d007      	beq.n	8002f34 <UART_SetConfig+0x144>
 8002f24:	e012      	b.n	8002f4c <UART_SetConfig+0x15c>
 8002f26:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002f2a:	d00c      	beq.n	8002f46 <UART_SetConfig+0x156>
 8002f2c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002f30:	d003      	beq.n	8002f3a <UART_SetConfig+0x14a>
 8002f32:	e00b      	b.n	8002f4c <UART_SetConfig+0x15c>
 8002f34:	2300      	movs	r3, #0
 8002f36:	77fb      	strb	r3, [r7, #31]
 8002f38:	e060      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	77fb      	strb	r3, [r7, #31]
 8002f3e:	e05d      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002f40:	2304      	movs	r3, #4
 8002f42:	77fb      	strb	r3, [r7, #31]
 8002f44:	e05a      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002f46:	2308      	movs	r3, #8
 8002f48:	77fb      	strb	r3, [r7, #31]
 8002f4a:	e057      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002f4c:	2310      	movs	r3, #16
 8002f4e:	77fb      	strb	r3, [r7, #31]
 8002f50:	bf00      	nop
 8002f52:	e053      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a5f      	ldr	r2, [pc, #380]	; (80030d8 <UART_SetConfig+0x2e8>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d123      	bne.n	8002fa6 <UART_SetConfig+0x1b6>
 8002f5e:	4b5b      	ldr	r3, [pc, #364]	; (80030cc <UART_SetConfig+0x2dc>)
 8002f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f62:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002f66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f6a:	d012      	beq.n	8002f92 <UART_SetConfig+0x1a2>
 8002f6c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f70:	d802      	bhi.n	8002f78 <UART_SetConfig+0x188>
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d007      	beq.n	8002f86 <UART_SetConfig+0x196>
 8002f76:	e012      	b.n	8002f9e <UART_SetConfig+0x1ae>
 8002f78:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002f7c:	d00c      	beq.n	8002f98 <UART_SetConfig+0x1a8>
 8002f7e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002f82:	d003      	beq.n	8002f8c <UART_SetConfig+0x19c>
 8002f84:	e00b      	b.n	8002f9e <UART_SetConfig+0x1ae>
 8002f86:	2300      	movs	r3, #0
 8002f88:	77fb      	strb	r3, [r7, #31]
 8002f8a:	e037      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	77fb      	strb	r3, [r7, #31]
 8002f90:	e034      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002f92:	2304      	movs	r3, #4
 8002f94:	77fb      	strb	r3, [r7, #31]
 8002f96:	e031      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002f98:	2308      	movs	r3, #8
 8002f9a:	77fb      	strb	r3, [r7, #31]
 8002f9c:	e02e      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002f9e:	2310      	movs	r3, #16
 8002fa0:	77fb      	strb	r3, [r7, #31]
 8002fa2:	bf00      	nop
 8002fa4:	e02a      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a4c      	ldr	r2, [pc, #304]	; (80030dc <UART_SetConfig+0x2ec>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d123      	bne.n	8002ff8 <UART_SetConfig+0x208>
 8002fb0:	4b46      	ldr	r3, [pc, #280]	; (80030cc <UART_SetConfig+0x2dc>)
 8002fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002fb8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fbc:	d012      	beq.n	8002fe4 <UART_SetConfig+0x1f4>
 8002fbe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fc2:	d802      	bhi.n	8002fca <UART_SetConfig+0x1da>
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d007      	beq.n	8002fd8 <UART_SetConfig+0x1e8>
 8002fc8:	e012      	b.n	8002ff0 <UART_SetConfig+0x200>
 8002fca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002fce:	d00c      	beq.n	8002fea <UART_SetConfig+0x1fa>
 8002fd0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002fd4:	d003      	beq.n	8002fde <UART_SetConfig+0x1ee>
 8002fd6:	e00b      	b.n	8002ff0 <UART_SetConfig+0x200>
 8002fd8:	2300      	movs	r3, #0
 8002fda:	77fb      	strb	r3, [r7, #31]
 8002fdc:	e00e      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002fde:	2302      	movs	r3, #2
 8002fe0:	77fb      	strb	r3, [r7, #31]
 8002fe2:	e00b      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002fe4:	2304      	movs	r3, #4
 8002fe6:	77fb      	strb	r3, [r7, #31]
 8002fe8:	e008      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002fea:	2308      	movs	r3, #8
 8002fec:	77fb      	strb	r3, [r7, #31]
 8002fee:	e005      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002ff0:	2310      	movs	r3, #16
 8002ff2:	77fb      	strb	r3, [r7, #31]
 8002ff4:	bf00      	nop
 8002ff6:	e001      	b.n	8002ffc <UART_SetConfig+0x20c>
 8002ff8:	2310      	movs	r3, #16
 8002ffa:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	69db      	ldr	r3, [r3, #28]
 8003000:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003004:	d16e      	bne.n	80030e4 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003006:	7ffb      	ldrb	r3, [r7, #31]
 8003008:	2b08      	cmp	r3, #8
 800300a:	d828      	bhi.n	800305e <UART_SetConfig+0x26e>
 800300c:	a201      	add	r2, pc, #4	; (adr r2, 8003014 <UART_SetConfig+0x224>)
 800300e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003012:	bf00      	nop
 8003014:	08003039 	.word	0x08003039
 8003018:	08003041 	.word	0x08003041
 800301c:	08003049 	.word	0x08003049
 8003020:	0800305f 	.word	0x0800305f
 8003024:	0800304f 	.word	0x0800304f
 8003028:	0800305f 	.word	0x0800305f
 800302c:	0800305f 	.word	0x0800305f
 8003030:	0800305f 	.word	0x0800305f
 8003034:	08003057 	.word	0x08003057
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003038:	f7ff fb96 	bl	8002768 <HAL_RCC_GetPCLK1Freq>
 800303c:	61b8      	str	r0, [r7, #24]
        break;
 800303e:	e013      	b.n	8003068 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003040:	f7ff fbb4 	bl	80027ac <HAL_RCC_GetPCLK2Freq>
 8003044:	61b8      	str	r0, [r7, #24]
        break;
 8003046:	e00f      	b.n	8003068 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003048:	4b25      	ldr	r3, [pc, #148]	; (80030e0 <UART_SetConfig+0x2f0>)
 800304a:	61bb      	str	r3, [r7, #24]
        break;
 800304c:	e00c      	b.n	8003068 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800304e:	f7ff fb15 	bl	800267c <HAL_RCC_GetSysClockFreq>
 8003052:	61b8      	str	r0, [r7, #24]
        break;
 8003054:	e008      	b.n	8003068 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003056:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800305a:	61bb      	str	r3, [r7, #24]
        break;
 800305c:	e004      	b.n	8003068 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 800305e:	2300      	movs	r3, #0
 8003060:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	77bb      	strb	r3, [r7, #30]
        break;
 8003066:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	2b00      	cmp	r3, #0
 800306c:	f000 8086 	beq.w	800317c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	005a      	lsls	r2, r3, #1
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	085b      	lsrs	r3, r3, #1
 800307a:	441a      	add	r2, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	fbb2 f3f3 	udiv	r3, r2, r3
 8003084:	b29b      	uxth	r3, r3
 8003086:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	2b0f      	cmp	r3, #15
 800308c:	d916      	bls.n	80030bc <UART_SetConfig+0x2cc>
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003094:	d212      	bcs.n	80030bc <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	b29b      	uxth	r3, r3
 800309a:	f023 030f 	bic.w	r3, r3, #15
 800309e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	085b      	lsrs	r3, r3, #1
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	f003 0307 	and.w	r3, r3, #7
 80030aa:	b29a      	uxth	r2, r3
 80030ac:	89fb      	ldrh	r3, [r7, #14]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	89fa      	ldrh	r2, [r7, #14]
 80030b8:	60da      	str	r2, [r3, #12]
 80030ba:	e05f      	b.n	800317c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	77bb      	strb	r3, [r7, #30]
 80030c0:	e05c      	b.n	800317c <UART_SetConfig+0x38c>
 80030c2:	bf00      	nop
 80030c4:	efff69f3 	.word	0xefff69f3
 80030c8:	40013800 	.word	0x40013800
 80030cc:	40021000 	.word	0x40021000
 80030d0:	40004400 	.word	0x40004400
 80030d4:	40004800 	.word	0x40004800
 80030d8:	40004c00 	.word	0x40004c00
 80030dc:	40005000 	.word	0x40005000
 80030e0:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 80030e4:	7ffb      	ldrb	r3, [r7, #31]
 80030e6:	2b08      	cmp	r3, #8
 80030e8:	d827      	bhi.n	800313a <UART_SetConfig+0x34a>
 80030ea:	a201      	add	r2, pc, #4	; (adr r2, 80030f0 <UART_SetConfig+0x300>)
 80030ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030f0:	08003115 	.word	0x08003115
 80030f4:	0800311d 	.word	0x0800311d
 80030f8:	08003125 	.word	0x08003125
 80030fc:	0800313b 	.word	0x0800313b
 8003100:	0800312b 	.word	0x0800312b
 8003104:	0800313b 	.word	0x0800313b
 8003108:	0800313b 	.word	0x0800313b
 800310c:	0800313b 	.word	0x0800313b
 8003110:	08003133 	.word	0x08003133
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003114:	f7ff fb28 	bl	8002768 <HAL_RCC_GetPCLK1Freq>
 8003118:	61b8      	str	r0, [r7, #24]
        break;
 800311a:	e013      	b.n	8003144 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800311c:	f7ff fb46 	bl	80027ac <HAL_RCC_GetPCLK2Freq>
 8003120:	61b8      	str	r0, [r7, #24]
        break;
 8003122:	e00f      	b.n	8003144 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003124:	4b1b      	ldr	r3, [pc, #108]	; (8003194 <UART_SetConfig+0x3a4>)
 8003126:	61bb      	str	r3, [r7, #24]
        break;
 8003128:	e00c      	b.n	8003144 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800312a:	f7ff faa7 	bl	800267c <HAL_RCC_GetSysClockFreq>
 800312e:	61b8      	str	r0, [r7, #24]
        break;
 8003130:	e008      	b.n	8003144 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003132:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003136:	61bb      	str	r3, [r7, #24]
        break;
 8003138:	e004      	b.n	8003144 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800313a:	2300      	movs	r3, #0
 800313c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	77bb      	strb	r3, [r7, #30]
        break;
 8003142:	bf00      	nop
    }

    if (pclk != 0U)
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d018      	beq.n	800317c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	085a      	lsrs	r2, r3, #1
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	441a      	add	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	fbb2 f3f3 	udiv	r3, r2, r3
 800315c:	b29b      	uxth	r3, r3
 800315e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	2b0f      	cmp	r3, #15
 8003164:	d908      	bls.n	8003178 <UART_SetConfig+0x388>
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800316c:	d204      	bcs.n	8003178 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	60da      	str	r2, [r3, #12]
 8003176:	e001      	b.n	800317c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003188:	7fbb      	ldrb	r3, [r7, #30]
}
 800318a:	4618      	mov	r0, r3
 800318c:	3720      	adds	r7, #32
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	007a1200 	.word	0x007a1200

08003198 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a4:	f003 0301 	and.w	r3, r3, #1
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00a      	beq.n	80031c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	430a      	orrs	r2, r1
 80031c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c6:	f003 0302 	and.w	r3, r3, #2
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00a      	beq.n	80031e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	430a      	orrs	r2, r1
 80031e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e8:	f003 0304 	and.w	r3, r3, #4
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00a      	beq.n	8003206 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	430a      	orrs	r2, r1
 8003204:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320a:	f003 0308 	and.w	r3, r3, #8
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00a      	beq.n	8003228 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	430a      	orrs	r2, r1
 8003226:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322c:	f003 0310 	and.w	r3, r3, #16
 8003230:	2b00      	cmp	r3, #0
 8003232:	d00a      	beq.n	800324a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	430a      	orrs	r2, r1
 8003248:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324e:	f003 0320 	and.w	r3, r3, #32
 8003252:	2b00      	cmp	r3, #0
 8003254:	d00a      	beq.n	800326c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	430a      	orrs	r2, r1
 800326a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003270:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003274:	2b00      	cmp	r3, #0
 8003276:	d01a      	beq.n	80032ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	430a      	orrs	r2, r1
 800328c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003292:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003296:	d10a      	bne.n	80032ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	430a      	orrs	r2, r1
 80032ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00a      	beq.n	80032d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	430a      	orrs	r2, r1
 80032ce:	605a      	str	r2, [r3, #4]
  }
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b086      	sub	sp, #24
 80032e0:	af02      	add	r7, sp, #8
 80032e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80032ec:	f7fd fe96 	bl	800101c <HAL_GetTick>
 80032f0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0308 	and.w	r3, r3, #8
 80032fc:	2b08      	cmp	r3, #8
 80032fe:	d10e      	bne.n	800331e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003300:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003304:	9300      	str	r3, [sp, #0]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f000 f82d 	bl	800336e <UART_WaitOnFlagUntilTimeout>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d001      	beq.n	800331e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	e023      	b.n	8003366 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0304 	and.w	r3, r3, #4
 8003328:	2b04      	cmp	r3, #4
 800332a:	d10e      	bne.n	800334a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800332c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003330:	9300      	str	r3, [sp, #0]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f000 f817 	bl	800336e <UART_WaitOnFlagUntilTimeout>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e00d      	b.n	8003366 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2220      	movs	r2, #32
 800334e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2220      	movs	r2, #32
 8003354:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3710      	adds	r7, #16
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}

0800336e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800336e:	b580      	push	{r7, lr}
 8003370:	b084      	sub	sp, #16
 8003372:	af00      	add	r7, sp, #0
 8003374:	60f8      	str	r0, [r7, #12]
 8003376:	60b9      	str	r1, [r7, #8]
 8003378:	603b      	str	r3, [r7, #0]
 800337a:	4613      	mov	r3, r2
 800337c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800337e:	e05e      	b.n	800343e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003386:	d05a      	beq.n	800343e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003388:	f7fd fe48 	bl	800101c <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	429a      	cmp	r2, r3
 8003396:	d302      	bcc.n	800339e <UART_WaitOnFlagUntilTimeout+0x30>
 8003398:	69bb      	ldr	r3, [r7, #24]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d11b      	bne.n	80033d6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80033ac:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	689a      	ldr	r2, [r3, #8]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f022 0201 	bic.w	r2, r2, #1
 80033bc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2220      	movs	r2, #32
 80033c2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2220      	movs	r2, #32
 80033c8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e043      	b.n	800345e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0304 	and.w	r3, r3, #4
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d02c      	beq.n	800343e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	69db      	ldr	r3, [r3, #28]
 80033ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033f2:	d124      	bne.n	800343e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80033fc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800340c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	689a      	ldr	r2, [r3, #8]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f022 0201 	bic.w	r2, r2, #1
 800341c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2220      	movs	r2, #32
 8003422:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2220      	movs	r2, #32
 8003428:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2220      	movs	r2, #32
 800342e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e00f      	b.n	800345e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	69da      	ldr	r2, [r3, #28]
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	4013      	ands	r3, r2
 8003448:	68ba      	ldr	r2, [r7, #8]
 800344a:	429a      	cmp	r2, r3
 800344c:	bf0c      	ite	eq
 800344e:	2301      	moveq	r3, #1
 8003450:	2300      	movne	r3, #0
 8003452:	b2db      	uxtb	r3, r3
 8003454:	461a      	mov	r2, r3
 8003456:	79fb      	ldrb	r3, [r7, #7]
 8003458:	429a      	cmp	r2, r3
 800345a:	d091      	beq.n	8003380 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	3710      	adds	r7, #16
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
	...

08003468 <__errno>:
 8003468:	4b01      	ldr	r3, [pc, #4]	; (8003470 <__errno+0x8>)
 800346a:	6818      	ldr	r0, [r3, #0]
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	2000000c 	.word	0x2000000c

08003474 <__libc_init_array>:
 8003474:	b570      	push	{r4, r5, r6, lr}
 8003476:	4e0d      	ldr	r6, [pc, #52]	; (80034ac <__libc_init_array+0x38>)
 8003478:	4c0d      	ldr	r4, [pc, #52]	; (80034b0 <__libc_init_array+0x3c>)
 800347a:	1ba4      	subs	r4, r4, r6
 800347c:	10a4      	asrs	r4, r4, #2
 800347e:	2500      	movs	r5, #0
 8003480:	42a5      	cmp	r5, r4
 8003482:	d109      	bne.n	8003498 <__libc_init_array+0x24>
 8003484:	4e0b      	ldr	r6, [pc, #44]	; (80034b4 <__libc_init_array+0x40>)
 8003486:	4c0c      	ldr	r4, [pc, #48]	; (80034b8 <__libc_init_array+0x44>)
 8003488:	f002 f85e 	bl	8005548 <_init>
 800348c:	1ba4      	subs	r4, r4, r6
 800348e:	10a4      	asrs	r4, r4, #2
 8003490:	2500      	movs	r5, #0
 8003492:	42a5      	cmp	r5, r4
 8003494:	d105      	bne.n	80034a2 <__libc_init_array+0x2e>
 8003496:	bd70      	pop	{r4, r5, r6, pc}
 8003498:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800349c:	4798      	blx	r3
 800349e:	3501      	adds	r5, #1
 80034a0:	e7ee      	b.n	8003480 <__libc_init_array+0xc>
 80034a2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034a6:	4798      	blx	r3
 80034a8:	3501      	adds	r5, #1
 80034aa:	e7f2      	b.n	8003492 <__libc_init_array+0x1e>
 80034ac:	080057f8 	.word	0x080057f8
 80034b0:	080057f8 	.word	0x080057f8
 80034b4:	080057f8 	.word	0x080057f8
 80034b8:	080057fc 	.word	0x080057fc

080034bc <memset>:
 80034bc:	4402      	add	r2, r0
 80034be:	4603      	mov	r3, r0
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d100      	bne.n	80034c6 <memset+0xa>
 80034c4:	4770      	bx	lr
 80034c6:	f803 1b01 	strb.w	r1, [r3], #1
 80034ca:	e7f9      	b.n	80034c0 <memset+0x4>

080034cc <__cvt>:
 80034cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034d0:	ec55 4b10 	vmov	r4, r5, d0
 80034d4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80034d6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80034da:	2d00      	cmp	r5, #0
 80034dc:	460e      	mov	r6, r1
 80034de:	4691      	mov	r9, r2
 80034e0:	4619      	mov	r1, r3
 80034e2:	bfb8      	it	lt
 80034e4:	4622      	movlt	r2, r4
 80034e6:	462b      	mov	r3, r5
 80034e8:	f027 0720 	bic.w	r7, r7, #32
 80034ec:	bfbb      	ittet	lt
 80034ee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80034f2:	461d      	movlt	r5, r3
 80034f4:	2300      	movge	r3, #0
 80034f6:	232d      	movlt	r3, #45	; 0x2d
 80034f8:	bfb8      	it	lt
 80034fa:	4614      	movlt	r4, r2
 80034fc:	2f46      	cmp	r7, #70	; 0x46
 80034fe:	700b      	strb	r3, [r1, #0]
 8003500:	d004      	beq.n	800350c <__cvt+0x40>
 8003502:	2f45      	cmp	r7, #69	; 0x45
 8003504:	d100      	bne.n	8003508 <__cvt+0x3c>
 8003506:	3601      	adds	r6, #1
 8003508:	2102      	movs	r1, #2
 800350a:	e000      	b.n	800350e <__cvt+0x42>
 800350c:	2103      	movs	r1, #3
 800350e:	ab03      	add	r3, sp, #12
 8003510:	9301      	str	r3, [sp, #4]
 8003512:	ab02      	add	r3, sp, #8
 8003514:	9300      	str	r3, [sp, #0]
 8003516:	4632      	mov	r2, r6
 8003518:	4653      	mov	r3, sl
 800351a:	ec45 4b10 	vmov	d0, r4, r5
 800351e:	f000 fcdf 	bl	8003ee0 <_dtoa_r>
 8003522:	2f47      	cmp	r7, #71	; 0x47
 8003524:	4680      	mov	r8, r0
 8003526:	d102      	bne.n	800352e <__cvt+0x62>
 8003528:	f019 0f01 	tst.w	r9, #1
 800352c:	d026      	beq.n	800357c <__cvt+0xb0>
 800352e:	2f46      	cmp	r7, #70	; 0x46
 8003530:	eb08 0906 	add.w	r9, r8, r6
 8003534:	d111      	bne.n	800355a <__cvt+0x8e>
 8003536:	f898 3000 	ldrb.w	r3, [r8]
 800353a:	2b30      	cmp	r3, #48	; 0x30
 800353c:	d10a      	bne.n	8003554 <__cvt+0x88>
 800353e:	2200      	movs	r2, #0
 8003540:	2300      	movs	r3, #0
 8003542:	4620      	mov	r0, r4
 8003544:	4629      	mov	r1, r5
 8003546:	f7fd fac7 	bl	8000ad8 <__aeabi_dcmpeq>
 800354a:	b918      	cbnz	r0, 8003554 <__cvt+0x88>
 800354c:	f1c6 0601 	rsb	r6, r6, #1
 8003550:	f8ca 6000 	str.w	r6, [sl]
 8003554:	f8da 3000 	ldr.w	r3, [sl]
 8003558:	4499      	add	r9, r3
 800355a:	2200      	movs	r2, #0
 800355c:	2300      	movs	r3, #0
 800355e:	4620      	mov	r0, r4
 8003560:	4629      	mov	r1, r5
 8003562:	f7fd fab9 	bl	8000ad8 <__aeabi_dcmpeq>
 8003566:	b938      	cbnz	r0, 8003578 <__cvt+0xac>
 8003568:	2230      	movs	r2, #48	; 0x30
 800356a:	9b03      	ldr	r3, [sp, #12]
 800356c:	454b      	cmp	r3, r9
 800356e:	d205      	bcs.n	800357c <__cvt+0xb0>
 8003570:	1c59      	adds	r1, r3, #1
 8003572:	9103      	str	r1, [sp, #12]
 8003574:	701a      	strb	r2, [r3, #0]
 8003576:	e7f8      	b.n	800356a <__cvt+0x9e>
 8003578:	f8cd 900c 	str.w	r9, [sp, #12]
 800357c:	9b03      	ldr	r3, [sp, #12]
 800357e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003580:	eba3 0308 	sub.w	r3, r3, r8
 8003584:	4640      	mov	r0, r8
 8003586:	6013      	str	r3, [r2, #0]
 8003588:	b004      	add	sp, #16
 800358a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800358e <__exponent>:
 800358e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003590:	2900      	cmp	r1, #0
 8003592:	4604      	mov	r4, r0
 8003594:	bfba      	itte	lt
 8003596:	4249      	neglt	r1, r1
 8003598:	232d      	movlt	r3, #45	; 0x2d
 800359a:	232b      	movge	r3, #43	; 0x2b
 800359c:	2909      	cmp	r1, #9
 800359e:	f804 2b02 	strb.w	r2, [r4], #2
 80035a2:	7043      	strb	r3, [r0, #1]
 80035a4:	dd20      	ble.n	80035e8 <__exponent+0x5a>
 80035a6:	f10d 0307 	add.w	r3, sp, #7
 80035aa:	461f      	mov	r7, r3
 80035ac:	260a      	movs	r6, #10
 80035ae:	fb91 f5f6 	sdiv	r5, r1, r6
 80035b2:	fb06 1115 	mls	r1, r6, r5, r1
 80035b6:	3130      	adds	r1, #48	; 0x30
 80035b8:	2d09      	cmp	r5, #9
 80035ba:	f803 1c01 	strb.w	r1, [r3, #-1]
 80035be:	f103 32ff 	add.w	r2, r3, #4294967295
 80035c2:	4629      	mov	r1, r5
 80035c4:	dc09      	bgt.n	80035da <__exponent+0x4c>
 80035c6:	3130      	adds	r1, #48	; 0x30
 80035c8:	3b02      	subs	r3, #2
 80035ca:	f802 1c01 	strb.w	r1, [r2, #-1]
 80035ce:	42bb      	cmp	r3, r7
 80035d0:	4622      	mov	r2, r4
 80035d2:	d304      	bcc.n	80035de <__exponent+0x50>
 80035d4:	1a10      	subs	r0, r2, r0
 80035d6:	b003      	add	sp, #12
 80035d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035da:	4613      	mov	r3, r2
 80035dc:	e7e7      	b.n	80035ae <__exponent+0x20>
 80035de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80035e2:	f804 2b01 	strb.w	r2, [r4], #1
 80035e6:	e7f2      	b.n	80035ce <__exponent+0x40>
 80035e8:	2330      	movs	r3, #48	; 0x30
 80035ea:	4419      	add	r1, r3
 80035ec:	7083      	strb	r3, [r0, #2]
 80035ee:	1d02      	adds	r2, r0, #4
 80035f0:	70c1      	strb	r1, [r0, #3]
 80035f2:	e7ef      	b.n	80035d4 <__exponent+0x46>

080035f4 <_printf_float>:
 80035f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035f8:	b08d      	sub	sp, #52	; 0x34
 80035fa:	460c      	mov	r4, r1
 80035fc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8003600:	4616      	mov	r6, r2
 8003602:	461f      	mov	r7, r3
 8003604:	4605      	mov	r5, r0
 8003606:	f001 fa23 	bl	8004a50 <_localeconv_r>
 800360a:	6803      	ldr	r3, [r0, #0]
 800360c:	9304      	str	r3, [sp, #16]
 800360e:	4618      	mov	r0, r3
 8003610:	f7fc fde6 	bl	80001e0 <strlen>
 8003614:	2300      	movs	r3, #0
 8003616:	930a      	str	r3, [sp, #40]	; 0x28
 8003618:	f8d8 3000 	ldr.w	r3, [r8]
 800361c:	9005      	str	r0, [sp, #20]
 800361e:	3307      	adds	r3, #7
 8003620:	f023 0307 	bic.w	r3, r3, #7
 8003624:	f103 0208 	add.w	r2, r3, #8
 8003628:	f894 a018 	ldrb.w	sl, [r4, #24]
 800362c:	f8d4 b000 	ldr.w	fp, [r4]
 8003630:	f8c8 2000 	str.w	r2, [r8]
 8003634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003638:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800363c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003640:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003644:	9307      	str	r3, [sp, #28]
 8003646:	f8cd 8018 	str.w	r8, [sp, #24]
 800364a:	f04f 32ff 	mov.w	r2, #4294967295
 800364e:	4ba7      	ldr	r3, [pc, #668]	; (80038ec <_printf_float+0x2f8>)
 8003650:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003654:	f7fd fa72 	bl	8000b3c <__aeabi_dcmpun>
 8003658:	bb70      	cbnz	r0, 80036b8 <_printf_float+0xc4>
 800365a:	f04f 32ff 	mov.w	r2, #4294967295
 800365e:	4ba3      	ldr	r3, [pc, #652]	; (80038ec <_printf_float+0x2f8>)
 8003660:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003664:	f7fd fa4c 	bl	8000b00 <__aeabi_dcmple>
 8003668:	bb30      	cbnz	r0, 80036b8 <_printf_float+0xc4>
 800366a:	2200      	movs	r2, #0
 800366c:	2300      	movs	r3, #0
 800366e:	4640      	mov	r0, r8
 8003670:	4649      	mov	r1, r9
 8003672:	f7fd fa3b 	bl	8000aec <__aeabi_dcmplt>
 8003676:	b110      	cbz	r0, 800367e <_printf_float+0x8a>
 8003678:	232d      	movs	r3, #45	; 0x2d
 800367a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800367e:	4a9c      	ldr	r2, [pc, #624]	; (80038f0 <_printf_float+0x2fc>)
 8003680:	4b9c      	ldr	r3, [pc, #624]	; (80038f4 <_printf_float+0x300>)
 8003682:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8003686:	bf8c      	ite	hi
 8003688:	4690      	movhi	r8, r2
 800368a:	4698      	movls	r8, r3
 800368c:	2303      	movs	r3, #3
 800368e:	f02b 0204 	bic.w	r2, fp, #4
 8003692:	6123      	str	r3, [r4, #16]
 8003694:	6022      	str	r2, [r4, #0]
 8003696:	f04f 0900 	mov.w	r9, #0
 800369a:	9700      	str	r7, [sp, #0]
 800369c:	4633      	mov	r3, r6
 800369e:	aa0b      	add	r2, sp, #44	; 0x2c
 80036a0:	4621      	mov	r1, r4
 80036a2:	4628      	mov	r0, r5
 80036a4:	f000 f9e6 	bl	8003a74 <_printf_common>
 80036a8:	3001      	adds	r0, #1
 80036aa:	f040 808d 	bne.w	80037c8 <_printf_float+0x1d4>
 80036ae:	f04f 30ff 	mov.w	r0, #4294967295
 80036b2:	b00d      	add	sp, #52	; 0x34
 80036b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036b8:	4642      	mov	r2, r8
 80036ba:	464b      	mov	r3, r9
 80036bc:	4640      	mov	r0, r8
 80036be:	4649      	mov	r1, r9
 80036c0:	f7fd fa3c 	bl	8000b3c <__aeabi_dcmpun>
 80036c4:	b110      	cbz	r0, 80036cc <_printf_float+0xd8>
 80036c6:	4a8c      	ldr	r2, [pc, #560]	; (80038f8 <_printf_float+0x304>)
 80036c8:	4b8c      	ldr	r3, [pc, #560]	; (80038fc <_printf_float+0x308>)
 80036ca:	e7da      	b.n	8003682 <_printf_float+0x8e>
 80036cc:	6861      	ldr	r1, [r4, #4]
 80036ce:	1c4b      	adds	r3, r1, #1
 80036d0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80036d4:	a80a      	add	r0, sp, #40	; 0x28
 80036d6:	d13e      	bne.n	8003756 <_printf_float+0x162>
 80036d8:	2306      	movs	r3, #6
 80036da:	6063      	str	r3, [r4, #4]
 80036dc:	2300      	movs	r3, #0
 80036de:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80036e2:	ab09      	add	r3, sp, #36	; 0x24
 80036e4:	9300      	str	r3, [sp, #0]
 80036e6:	ec49 8b10 	vmov	d0, r8, r9
 80036ea:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80036ee:	6022      	str	r2, [r4, #0]
 80036f0:	f8cd a004 	str.w	sl, [sp, #4]
 80036f4:	6861      	ldr	r1, [r4, #4]
 80036f6:	4628      	mov	r0, r5
 80036f8:	f7ff fee8 	bl	80034cc <__cvt>
 80036fc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8003700:	2b47      	cmp	r3, #71	; 0x47
 8003702:	4680      	mov	r8, r0
 8003704:	d109      	bne.n	800371a <_printf_float+0x126>
 8003706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003708:	1cd8      	adds	r0, r3, #3
 800370a:	db02      	blt.n	8003712 <_printf_float+0x11e>
 800370c:	6862      	ldr	r2, [r4, #4]
 800370e:	4293      	cmp	r3, r2
 8003710:	dd47      	ble.n	80037a2 <_printf_float+0x1ae>
 8003712:	f1aa 0a02 	sub.w	sl, sl, #2
 8003716:	fa5f fa8a 	uxtb.w	sl, sl
 800371a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800371e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003720:	d824      	bhi.n	800376c <_printf_float+0x178>
 8003722:	3901      	subs	r1, #1
 8003724:	4652      	mov	r2, sl
 8003726:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800372a:	9109      	str	r1, [sp, #36]	; 0x24
 800372c:	f7ff ff2f 	bl	800358e <__exponent>
 8003730:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003732:	1813      	adds	r3, r2, r0
 8003734:	2a01      	cmp	r2, #1
 8003736:	4681      	mov	r9, r0
 8003738:	6123      	str	r3, [r4, #16]
 800373a:	dc02      	bgt.n	8003742 <_printf_float+0x14e>
 800373c:	6822      	ldr	r2, [r4, #0]
 800373e:	07d1      	lsls	r1, r2, #31
 8003740:	d501      	bpl.n	8003746 <_printf_float+0x152>
 8003742:	3301      	adds	r3, #1
 8003744:	6123      	str	r3, [r4, #16]
 8003746:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800374a:	2b00      	cmp	r3, #0
 800374c:	d0a5      	beq.n	800369a <_printf_float+0xa6>
 800374e:	232d      	movs	r3, #45	; 0x2d
 8003750:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003754:	e7a1      	b.n	800369a <_printf_float+0xa6>
 8003756:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800375a:	f000 8177 	beq.w	8003a4c <_printf_float+0x458>
 800375e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8003762:	d1bb      	bne.n	80036dc <_printf_float+0xe8>
 8003764:	2900      	cmp	r1, #0
 8003766:	d1b9      	bne.n	80036dc <_printf_float+0xe8>
 8003768:	2301      	movs	r3, #1
 800376a:	e7b6      	b.n	80036da <_printf_float+0xe6>
 800376c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8003770:	d119      	bne.n	80037a6 <_printf_float+0x1b2>
 8003772:	2900      	cmp	r1, #0
 8003774:	6863      	ldr	r3, [r4, #4]
 8003776:	dd0c      	ble.n	8003792 <_printf_float+0x19e>
 8003778:	6121      	str	r1, [r4, #16]
 800377a:	b913      	cbnz	r3, 8003782 <_printf_float+0x18e>
 800377c:	6822      	ldr	r2, [r4, #0]
 800377e:	07d2      	lsls	r2, r2, #31
 8003780:	d502      	bpl.n	8003788 <_printf_float+0x194>
 8003782:	3301      	adds	r3, #1
 8003784:	440b      	add	r3, r1
 8003786:	6123      	str	r3, [r4, #16]
 8003788:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800378a:	65a3      	str	r3, [r4, #88]	; 0x58
 800378c:	f04f 0900 	mov.w	r9, #0
 8003790:	e7d9      	b.n	8003746 <_printf_float+0x152>
 8003792:	b913      	cbnz	r3, 800379a <_printf_float+0x1a6>
 8003794:	6822      	ldr	r2, [r4, #0]
 8003796:	07d0      	lsls	r0, r2, #31
 8003798:	d501      	bpl.n	800379e <_printf_float+0x1aa>
 800379a:	3302      	adds	r3, #2
 800379c:	e7f3      	b.n	8003786 <_printf_float+0x192>
 800379e:	2301      	movs	r3, #1
 80037a0:	e7f1      	b.n	8003786 <_printf_float+0x192>
 80037a2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80037a6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80037aa:	4293      	cmp	r3, r2
 80037ac:	db05      	blt.n	80037ba <_printf_float+0x1c6>
 80037ae:	6822      	ldr	r2, [r4, #0]
 80037b0:	6123      	str	r3, [r4, #16]
 80037b2:	07d1      	lsls	r1, r2, #31
 80037b4:	d5e8      	bpl.n	8003788 <_printf_float+0x194>
 80037b6:	3301      	adds	r3, #1
 80037b8:	e7e5      	b.n	8003786 <_printf_float+0x192>
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	bfd4      	ite	le
 80037be:	f1c3 0302 	rsble	r3, r3, #2
 80037c2:	2301      	movgt	r3, #1
 80037c4:	4413      	add	r3, r2
 80037c6:	e7de      	b.n	8003786 <_printf_float+0x192>
 80037c8:	6823      	ldr	r3, [r4, #0]
 80037ca:	055a      	lsls	r2, r3, #21
 80037cc:	d407      	bmi.n	80037de <_printf_float+0x1ea>
 80037ce:	6923      	ldr	r3, [r4, #16]
 80037d0:	4642      	mov	r2, r8
 80037d2:	4631      	mov	r1, r6
 80037d4:	4628      	mov	r0, r5
 80037d6:	47b8      	blx	r7
 80037d8:	3001      	adds	r0, #1
 80037da:	d12b      	bne.n	8003834 <_printf_float+0x240>
 80037dc:	e767      	b.n	80036ae <_printf_float+0xba>
 80037de:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80037e2:	f240 80dc 	bls.w	800399e <_printf_float+0x3aa>
 80037e6:	2200      	movs	r2, #0
 80037e8:	2300      	movs	r3, #0
 80037ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80037ee:	f7fd f973 	bl	8000ad8 <__aeabi_dcmpeq>
 80037f2:	2800      	cmp	r0, #0
 80037f4:	d033      	beq.n	800385e <_printf_float+0x26a>
 80037f6:	2301      	movs	r3, #1
 80037f8:	4a41      	ldr	r2, [pc, #260]	; (8003900 <_printf_float+0x30c>)
 80037fa:	4631      	mov	r1, r6
 80037fc:	4628      	mov	r0, r5
 80037fe:	47b8      	blx	r7
 8003800:	3001      	adds	r0, #1
 8003802:	f43f af54 	beq.w	80036ae <_printf_float+0xba>
 8003806:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800380a:	429a      	cmp	r2, r3
 800380c:	db02      	blt.n	8003814 <_printf_float+0x220>
 800380e:	6823      	ldr	r3, [r4, #0]
 8003810:	07d8      	lsls	r0, r3, #31
 8003812:	d50f      	bpl.n	8003834 <_printf_float+0x240>
 8003814:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003818:	4631      	mov	r1, r6
 800381a:	4628      	mov	r0, r5
 800381c:	47b8      	blx	r7
 800381e:	3001      	adds	r0, #1
 8003820:	f43f af45 	beq.w	80036ae <_printf_float+0xba>
 8003824:	f04f 0800 	mov.w	r8, #0
 8003828:	f104 091a 	add.w	r9, r4, #26
 800382c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800382e:	3b01      	subs	r3, #1
 8003830:	4543      	cmp	r3, r8
 8003832:	dc09      	bgt.n	8003848 <_printf_float+0x254>
 8003834:	6823      	ldr	r3, [r4, #0]
 8003836:	079b      	lsls	r3, r3, #30
 8003838:	f100 8103 	bmi.w	8003a42 <_printf_float+0x44e>
 800383c:	68e0      	ldr	r0, [r4, #12]
 800383e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003840:	4298      	cmp	r0, r3
 8003842:	bfb8      	it	lt
 8003844:	4618      	movlt	r0, r3
 8003846:	e734      	b.n	80036b2 <_printf_float+0xbe>
 8003848:	2301      	movs	r3, #1
 800384a:	464a      	mov	r2, r9
 800384c:	4631      	mov	r1, r6
 800384e:	4628      	mov	r0, r5
 8003850:	47b8      	blx	r7
 8003852:	3001      	adds	r0, #1
 8003854:	f43f af2b 	beq.w	80036ae <_printf_float+0xba>
 8003858:	f108 0801 	add.w	r8, r8, #1
 800385c:	e7e6      	b.n	800382c <_printf_float+0x238>
 800385e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003860:	2b00      	cmp	r3, #0
 8003862:	dc2b      	bgt.n	80038bc <_printf_float+0x2c8>
 8003864:	2301      	movs	r3, #1
 8003866:	4a26      	ldr	r2, [pc, #152]	; (8003900 <_printf_float+0x30c>)
 8003868:	4631      	mov	r1, r6
 800386a:	4628      	mov	r0, r5
 800386c:	47b8      	blx	r7
 800386e:	3001      	adds	r0, #1
 8003870:	f43f af1d 	beq.w	80036ae <_printf_float+0xba>
 8003874:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003876:	b923      	cbnz	r3, 8003882 <_printf_float+0x28e>
 8003878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800387a:	b913      	cbnz	r3, 8003882 <_printf_float+0x28e>
 800387c:	6823      	ldr	r3, [r4, #0]
 800387e:	07d9      	lsls	r1, r3, #31
 8003880:	d5d8      	bpl.n	8003834 <_printf_float+0x240>
 8003882:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003886:	4631      	mov	r1, r6
 8003888:	4628      	mov	r0, r5
 800388a:	47b8      	blx	r7
 800388c:	3001      	adds	r0, #1
 800388e:	f43f af0e 	beq.w	80036ae <_printf_float+0xba>
 8003892:	f04f 0900 	mov.w	r9, #0
 8003896:	f104 0a1a 	add.w	sl, r4, #26
 800389a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800389c:	425b      	negs	r3, r3
 800389e:	454b      	cmp	r3, r9
 80038a0:	dc01      	bgt.n	80038a6 <_printf_float+0x2b2>
 80038a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80038a4:	e794      	b.n	80037d0 <_printf_float+0x1dc>
 80038a6:	2301      	movs	r3, #1
 80038a8:	4652      	mov	r2, sl
 80038aa:	4631      	mov	r1, r6
 80038ac:	4628      	mov	r0, r5
 80038ae:	47b8      	blx	r7
 80038b0:	3001      	adds	r0, #1
 80038b2:	f43f aefc 	beq.w	80036ae <_printf_float+0xba>
 80038b6:	f109 0901 	add.w	r9, r9, #1
 80038ba:	e7ee      	b.n	800389a <_printf_float+0x2a6>
 80038bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80038be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80038c0:	429a      	cmp	r2, r3
 80038c2:	bfa8      	it	ge
 80038c4:	461a      	movge	r2, r3
 80038c6:	2a00      	cmp	r2, #0
 80038c8:	4691      	mov	r9, r2
 80038ca:	dd07      	ble.n	80038dc <_printf_float+0x2e8>
 80038cc:	4613      	mov	r3, r2
 80038ce:	4631      	mov	r1, r6
 80038d0:	4642      	mov	r2, r8
 80038d2:	4628      	mov	r0, r5
 80038d4:	47b8      	blx	r7
 80038d6:	3001      	adds	r0, #1
 80038d8:	f43f aee9 	beq.w	80036ae <_printf_float+0xba>
 80038dc:	f104 031a 	add.w	r3, r4, #26
 80038e0:	f04f 0b00 	mov.w	fp, #0
 80038e4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80038e8:	9306      	str	r3, [sp, #24]
 80038ea:	e015      	b.n	8003918 <_printf_float+0x324>
 80038ec:	7fefffff 	.word	0x7fefffff
 80038f0:	080055a0 	.word	0x080055a0
 80038f4:	0800559c 	.word	0x0800559c
 80038f8:	080055a8 	.word	0x080055a8
 80038fc:	080055a4 	.word	0x080055a4
 8003900:	080055ac 	.word	0x080055ac
 8003904:	2301      	movs	r3, #1
 8003906:	9a06      	ldr	r2, [sp, #24]
 8003908:	4631      	mov	r1, r6
 800390a:	4628      	mov	r0, r5
 800390c:	47b8      	blx	r7
 800390e:	3001      	adds	r0, #1
 8003910:	f43f aecd 	beq.w	80036ae <_printf_float+0xba>
 8003914:	f10b 0b01 	add.w	fp, fp, #1
 8003918:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800391c:	ebaa 0309 	sub.w	r3, sl, r9
 8003920:	455b      	cmp	r3, fp
 8003922:	dcef      	bgt.n	8003904 <_printf_float+0x310>
 8003924:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003928:	429a      	cmp	r2, r3
 800392a:	44d0      	add	r8, sl
 800392c:	db15      	blt.n	800395a <_printf_float+0x366>
 800392e:	6823      	ldr	r3, [r4, #0]
 8003930:	07da      	lsls	r2, r3, #31
 8003932:	d412      	bmi.n	800395a <_printf_float+0x366>
 8003934:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003936:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003938:	eba3 020a 	sub.w	r2, r3, sl
 800393c:	eba3 0a01 	sub.w	sl, r3, r1
 8003940:	4592      	cmp	sl, r2
 8003942:	bfa8      	it	ge
 8003944:	4692      	movge	sl, r2
 8003946:	f1ba 0f00 	cmp.w	sl, #0
 800394a:	dc0e      	bgt.n	800396a <_printf_float+0x376>
 800394c:	f04f 0800 	mov.w	r8, #0
 8003950:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003954:	f104 091a 	add.w	r9, r4, #26
 8003958:	e019      	b.n	800398e <_printf_float+0x39a>
 800395a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800395e:	4631      	mov	r1, r6
 8003960:	4628      	mov	r0, r5
 8003962:	47b8      	blx	r7
 8003964:	3001      	adds	r0, #1
 8003966:	d1e5      	bne.n	8003934 <_printf_float+0x340>
 8003968:	e6a1      	b.n	80036ae <_printf_float+0xba>
 800396a:	4653      	mov	r3, sl
 800396c:	4642      	mov	r2, r8
 800396e:	4631      	mov	r1, r6
 8003970:	4628      	mov	r0, r5
 8003972:	47b8      	blx	r7
 8003974:	3001      	adds	r0, #1
 8003976:	d1e9      	bne.n	800394c <_printf_float+0x358>
 8003978:	e699      	b.n	80036ae <_printf_float+0xba>
 800397a:	2301      	movs	r3, #1
 800397c:	464a      	mov	r2, r9
 800397e:	4631      	mov	r1, r6
 8003980:	4628      	mov	r0, r5
 8003982:	47b8      	blx	r7
 8003984:	3001      	adds	r0, #1
 8003986:	f43f ae92 	beq.w	80036ae <_printf_float+0xba>
 800398a:	f108 0801 	add.w	r8, r8, #1
 800398e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003992:	1a9b      	subs	r3, r3, r2
 8003994:	eba3 030a 	sub.w	r3, r3, sl
 8003998:	4543      	cmp	r3, r8
 800399a:	dcee      	bgt.n	800397a <_printf_float+0x386>
 800399c:	e74a      	b.n	8003834 <_printf_float+0x240>
 800399e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80039a0:	2a01      	cmp	r2, #1
 80039a2:	dc01      	bgt.n	80039a8 <_printf_float+0x3b4>
 80039a4:	07db      	lsls	r3, r3, #31
 80039a6:	d53a      	bpl.n	8003a1e <_printf_float+0x42a>
 80039a8:	2301      	movs	r3, #1
 80039aa:	4642      	mov	r2, r8
 80039ac:	4631      	mov	r1, r6
 80039ae:	4628      	mov	r0, r5
 80039b0:	47b8      	blx	r7
 80039b2:	3001      	adds	r0, #1
 80039b4:	f43f ae7b 	beq.w	80036ae <_printf_float+0xba>
 80039b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80039bc:	4631      	mov	r1, r6
 80039be:	4628      	mov	r0, r5
 80039c0:	47b8      	blx	r7
 80039c2:	3001      	adds	r0, #1
 80039c4:	f108 0801 	add.w	r8, r8, #1
 80039c8:	f43f ae71 	beq.w	80036ae <_printf_float+0xba>
 80039cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80039ce:	2200      	movs	r2, #0
 80039d0:	f103 3aff 	add.w	sl, r3, #4294967295
 80039d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80039d8:	2300      	movs	r3, #0
 80039da:	f7fd f87d 	bl	8000ad8 <__aeabi_dcmpeq>
 80039de:	b9c8      	cbnz	r0, 8003a14 <_printf_float+0x420>
 80039e0:	4653      	mov	r3, sl
 80039e2:	4642      	mov	r2, r8
 80039e4:	4631      	mov	r1, r6
 80039e6:	4628      	mov	r0, r5
 80039e8:	47b8      	blx	r7
 80039ea:	3001      	adds	r0, #1
 80039ec:	d10e      	bne.n	8003a0c <_printf_float+0x418>
 80039ee:	e65e      	b.n	80036ae <_printf_float+0xba>
 80039f0:	2301      	movs	r3, #1
 80039f2:	4652      	mov	r2, sl
 80039f4:	4631      	mov	r1, r6
 80039f6:	4628      	mov	r0, r5
 80039f8:	47b8      	blx	r7
 80039fa:	3001      	adds	r0, #1
 80039fc:	f43f ae57 	beq.w	80036ae <_printf_float+0xba>
 8003a00:	f108 0801 	add.w	r8, r8, #1
 8003a04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a06:	3b01      	subs	r3, #1
 8003a08:	4543      	cmp	r3, r8
 8003a0a:	dcf1      	bgt.n	80039f0 <_printf_float+0x3fc>
 8003a0c:	464b      	mov	r3, r9
 8003a0e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003a12:	e6de      	b.n	80037d2 <_printf_float+0x1de>
 8003a14:	f04f 0800 	mov.w	r8, #0
 8003a18:	f104 0a1a 	add.w	sl, r4, #26
 8003a1c:	e7f2      	b.n	8003a04 <_printf_float+0x410>
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e7df      	b.n	80039e2 <_printf_float+0x3ee>
 8003a22:	2301      	movs	r3, #1
 8003a24:	464a      	mov	r2, r9
 8003a26:	4631      	mov	r1, r6
 8003a28:	4628      	mov	r0, r5
 8003a2a:	47b8      	blx	r7
 8003a2c:	3001      	adds	r0, #1
 8003a2e:	f43f ae3e 	beq.w	80036ae <_printf_float+0xba>
 8003a32:	f108 0801 	add.w	r8, r8, #1
 8003a36:	68e3      	ldr	r3, [r4, #12]
 8003a38:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003a3a:	1a9b      	subs	r3, r3, r2
 8003a3c:	4543      	cmp	r3, r8
 8003a3e:	dcf0      	bgt.n	8003a22 <_printf_float+0x42e>
 8003a40:	e6fc      	b.n	800383c <_printf_float+0x248>
 8003a42:	f04f 0800 	mov.w	r8, #0
 8003a46:	f104 0919 	add.w	r9, r4, #25
 8003a4a:	e7f4      	b.n	8003a36 <_printf_float+0x442>
 8003a4c:	2900      	cmp	r1, #0
 8003a4e:	f43f ae8b 	beq.w	8003768 <_printf_float+0x174>
 8003a52:	2300      	movs	r3, #0
 8003a54:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8003a58:	ab09      	add	r3, sp, #36	; 0x24
 8003a5a:	9300      	str	r3, [sp, #0]
 8003a5c:	ec49 8b10 	vmov	d0, r8, r9
 8003a60:	6022      	str	r2, [r4, #0]
 8003a62:	f8cd a004 	str.w	sl, [sp, #4]
 8003a66:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003a6a:	4628      	mov	r0, r5
 8003a6c:	f7ff fd2e 	bl	80034cc <__cvt>
 8003a70:	4680      	mov	r8, r0
 8003a72:	e648      	b.n	8003706 <_printf_float+0x112>

08003a74 <_printf_common>:
 8003a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a78:	4691      	mov	r9, r2
 8003a7a:	461f      	mov	r7, r3
 8003a7c:	688a      	ldr	r2, [r1, #8]
 8003a7e:	690b      	ldr	r3, [r1, #16]
 8003a80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003a84:	4293      	cmp	r3, r2
 8003a86:	bfb8      	it	lt
 8003a88:	4613      	movlt	r3, r2
 8003a8a:	f8c9 3000 	str.w	r3, [r9]
 8003a8e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003a92:	4606      	mov	r6, r0
 8003a94:	460c      	mov	r4, r1
 8003a96:	b112      	cbz	r2, 8003a9e <_printf_common+0x2a>
 8003a98:	3301      	adds	r3, #1
 8003a9a:	f8c9 3000 	str.w	r3, [r9]
 8003a9e:	6823      	ldr	r3, [r4, #0]
 8003aa0:	0699      	lsls	r1, r3, #26
 8003aa2:	bf42      	ittt	mi
 8003aa4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003aa8:	3302      	addmi	r3, #2
 8003aaa:	f8c9 3000 	strmi.w	r3, [r9]
 8003aae:	6825      	ldr	r5, [r4, #0]
 8003ab0:	f015 0506 	ands.w	r5, r5, #6
 8003ab4:	d107      	bne.n	8003ac6 <_printf_common+0x52>
 8003ab6:	f104 0a19 	add.w	sl, r4, #25
 8003aba:	68e3      	ldr	r3, [r4, #12]
 8003abc:	f8d9 2000 	ldr.w	r2, [r9]
 8003ac0:	1a9b      	subs	r3, r3, r2
 8003ac2:	42ab      	cmp	r3, r5
 8003ac4:	dc28      	bgt.n	8003b18 <_printf_common+0xa4>
 8003ac6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003aca:	6822      	ldr	r2, [r4, #0]
 8003acc:	3300      	adds	r3, #0
 8003ace:	bf18      	it	ne
 8003ad0:	2301      	movne	r3, #1
 8003ad2:	0692      	lsls	r2, r2, #26
 8003ad4:	d42d      	bmi.n	8003b32 <_printf_common+0xbe>
 8003ad6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003ada:	4639      	mov	r1, r7
 8003adc:	4630      	mov	r0, r6
 8003ade:	47c0      	blx	r8
 8003ae0:	3001      	adds	r0, #1
 8003ae2:	d020      	beq.n	8003b26 <_printf_common+0xb2>
 8003ae4:	6823      	ldr	r3, [r4, #0]
 8003ae6:	68e5      	ldr	r5, [r4, #12]
 8003ae8:	f8d9 2000 	ldr.w	r2, [r9]
 8003aec:	f003 0306 	and.w	r3, r3, #6
 8003af0:	2b04      	cmp	r3, #4
 8003af2:	bf08      	it	eq
 8003af4:	1aad      	subeq	r5, r5, r2
 8003af6:	68a3      	ldr	r3, [r4, #8]
 8003af8:	6922      	ldr	r2, [r4, #16]
 8003afa:	bf0c      	ite	eq
 8003afc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b00:	2500      	movne	r5, #0
 8003b02:	4293      	cmp	r3, r2
 8003b04:	bfc4      	itt	gt
 8003b06:	1a9b      	subgt	r3, r3, r2
 8003b08:	18ed      	addgt	r5, r5, r3
 8003b0a:	f04f 0900 	mov.w	r9, #0
 8003b0e:	341a      	adds	r4, #26
 8003b10:	454d      	cmp	r5, r9
 8003b12:	d11a      	bne.n	8003b4a <_printf_common+0xd6>
 8003b14:	2000      	movs	r0, #0
 8003b16:	e008      	b.n	8003b2a <_printf_common+0xb6>
 8003b18:	2301      	movs	r3, #1
 8003b1a:	4652      	mov	r2, sl
 8003b1c:	4639      	mov	r1, r7
 8003b1e:	4630      	mov	r0, r6
 8003b20:	47c0      	blx	r8
 8003b22:	3001      	adds	r0, #1
 8003b24:	d103      	bne.n	8003b2e <_printf_common+0xba>
 8003b26:	f04f 30ff 	mov.w	r0, #4294967295
 8003b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b2e:	3501      	adds	r5, #1
 8003b30:	e7c3      	b.n	8003aba <_printf_common+0x46>
 8003b32:	18e1      	adds	r1, r4, r3
 8003b34:	1c5a      	adds	r2, r3, #1
 8003b36:	2030      	movs	r0, #48	; 0x30
 8003b38:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003b3c:	4422      	add	r2, r4
 8003b3e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003b42:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003b46:	3302      	adds	r3, #2
 8003b48:	e7c5      	b.n	8003ad6 <_printf_common+0x62>
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	4622      	mov	r2, r4
 8003b4e:	4639      	mov	r1, r7
 8003b50:	4630      	mov	r0, r6
 8003b52:	47c0      	blx	r8
 8003b54:	3001      	adds	r0, #1
 8003b56:	d0e6      	beq.n	8003b26 <_printf_common+0xb2>
 8003b58:	f109 0901 	add.w	r9, r9, #1
 8003b5c:	e7d8      	b.n	8003b10 <_printf_common+0x9c>
	...

08003b60 <_printf_i>:
 8003b60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003b64:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003b68:	460c      	mov	r4, r1
 8003b6a:	7e09      	ldrb	r1, [r1, #24]
 8003b6c:	b085      	sub	sp, #20
 8003b6e:	296e      	cmp	r1, #110	; 0x6e
 8003b70:	4617      	mov	r7, r2
 8003b72:	4606      	mov	r6, r0
 8003b74:	4698      	mov	r8, r3
 8003b76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003b78:	f000 80b3 	beq.w	8003ce2 <_printf_i+0x182>
 8003b7c:	d822      	bhi.n	8003bc4 <_printf_i+0x64>
 8003b7e:	2963      	cmp	r1, #99	; 0x63
 8003b80:	d036      	beq.n	8003bf0 <_printf_i+0x90>
 8003b82:	d80a      	bhi.n	8003b9a <_printf_i+0x3a>
 8003b84:	2900      	cmp	r1, #0
 8003b86:	f000 80b9 	beq.w	8003cfc <_printf_i+0x19c>
 8003b8a:	2958      	cmp	r1, #88	; 0x58
 8003b8c:	f000 8083 	beq.w	8003c96 <_printf_i+0x136>
 8003b90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b94:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003b98:	e032      	b.n	8003c00 <_printf_i+0xa0>
 8003b9a:	2964      	cmp	r1, #100	; 0x64
 8003b9c:	d001      	beq.n	8003ba2 <_printf_i+0x42>
 8003b9e:	2969      	cmp	r1, #105	; 0x69
 8003ba0:	d1f6      	bne.n	8003b90 <_printf_i+0x30>
 8003ba2:	6820      	ldr	r0, [r4, #0]
 8003ba4:	6813      	ldr	r3, [r2, #0]
 8003ba6:	0605      	lsls	r5, r0, #24
 8003ba8:	f103 0104 	add.w	r1, r3, #4
 8003bac:	d52a      	bpl.n	8003c04 <_printf_i+0xa4>
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	6011      	str	r1, [r2, #0]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	da03      	bge.n	8003bbe <_printf_i+0x5e>
 8003bb6:	222d      	movs	r2, #45	; 0x2d
 8003bb8:	425b      	negs	r3, r3
 8003bba:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003bbe:	486f      	ldr	r0, [pc, #444]	; (8003d7c <_printf_i+0x21c>)
 8003bc0:	220a      	movs	r2, #10
 8003bc2:	e039      	b.n	8003c38 <_printf_i+0xd8>
 8003bc4:	2973      	cmp	r1, #115	; 0x73
 8003bc6:	f000 809d 	beq.w	8003d04 <_printf_i+0x1a4>
 8003bca:	d808      	bhi.n	8003bde <_printf_i+0x7e>
 8003bcc:	296f      	cmp	r1, #111	; 0x6f
 8003bce:	d020      	beq.n	8003c12 <_printf_i+0xb2>
 8003bd0:	2970      	cmp	r1, #112	; 0x70
 8003bd2:	d1dd      	bne.n	8003b90 <_printf_i+0x30>
 8003bd4:	6823      	ldr	r3, [r4, #0]
 8003bd6:	f043 0320 	orr.w	r3, r3, #32
 8003bda:	6023      	str	r3, [r4, #0]
 8003bdc:	e003      	b.n	8003be6 <_printf_i+0x86>
 8003bde:	2975      	cmp	r1, #117	; 0x75
 8003be0:	d017      	beq.n	8003c12 <_printf_i+0xb2>
 8003be2:	2978      	cmp	r1, #120	; 0x78
 8003be4:	d1d4      	bne.n	8003b90 <_printf_i+0x30>
 8003be6:	2378      	movs	r3, #120	; 0x78
 8003be8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003bec:	4864      	ldr	r0, [pc, #400]	; (8003d80 <_printf_i+0x220>)
 8003bee:	e055      	b.n	8003c9c <_printf_i+0x13c>
 8003bf0:	6813      	ldr	r3, [r2, #0]
 8003bf2:	1d19      	adds	r1, r3, #4
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	6011      	str	r1, [r2, #0]
 8003bf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003bfc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c00:	2301      	movs	r3, #1
 8003c02:	e08c      	b.n	8003d1e <_printf_i+0x1be>
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	6011      	str	r1, [r2, #0]
 8003c08:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003c0c:	bf18      	it	ne
 8003c0e:	b21b      	sxthne	r3, r3
 8003c10:	e7cf      	b.n	8003bb2 <_printf_i+0x52>
 8003c12:	6813      	ldr	r3, [r2, #0]
 8003c14:	6825      	ldr	r5, [r4, #0]
 8003c16:	1d18      	adds	r0, r3, #4
 8003c18:	6010      	str	r0, [r2, #0]
 8003c1a:	0628      	lsls	r0, r5, #24
 8003c1c:	d501      	bpl.n	8003c22 <_printf_i+0xc2>
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	e002      	b.n	8003c28 <_printf_i+0xc8>
 8003c22:	0668      	lsls	r0, r5, #25
 8003c24:	d5fb      	bpl.n	8003c1e <_printf_i+0xbe>
 8003c26:	881b      	ldrh	r3, [r3, #0]
 8003c28:	4854      	ldr	r0, [pc, #336]	; (8003d7c <_printf_i+0x21c>)
 8003c2a:	296f      	cmp	r1, #111	; 0x6f
 8003c2c:	bf14      	ite	ne
 8003c2e:	220a      	movne	r2, #10
 8003c30:	2208      	moveq	r2, #8
 8003c32:	2100      	movs	r1, #0
 8003c34:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003c38:	6865      	ldr	r5, [r4, #4]
 8003c3a:	60a5      	str	r5, [r4, #8]
 8003c3c:	2d00      	cmp	r5, #0
 8003c3e:	f2c0 8095 	blt.w	8003d6c <_printf_i+0x20c>
 8003c42:	6821      	ldr	r1, [r4, #0]
 8003c44:	f021 0104 	bic.w	r1, r1, #4
 8003c48:	6021      	str	r1, [r4, #0]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d13d      	bne.n	8003cca <_printf_i+0x16a>
 8003c4e:	2d00      	cmp	r5, #0
 8003c50:	f040 808e 	bne.w	8003d70 <_printf_i+0x210>
 8003c54:	4665      	mov	r5, ip
 8003c56:	2a08      	cmp	r2, #8
 8003c58:	d10b      	bne.n	8003c72 <_printf_i+0x112>
 8003c5a:	6823      	ldr	r3, [r4, #0]
 8003c5c:	07db      	lsls	r3, r3, #31
 8003c5e:	d508      	bpl.n	8003c72 <_printf_i+0x112>
 8003c60:	6923      	ldr	r3, [r4, #16]
 8003c62:	6862      	ldr	r2, [r4, #4]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	bfde      	ittt	le
 8003c68:	2330      	movle	r3, #48	; 0x30
 8003c6a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003c6e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003c72:	ebac 0305 	sub.w	r3, ip, r5
 8003c76:	6123      	str	r3, [r4, #16]
 8003c78:	f8cd 8000 	str.w	r8, [sp]
 8003c7c:	463b      	mov	r3, r7
 8003c7e:	aa03      	add	r2, sp, #12
 8003c80:	4621      	mov	r1, r4
 8003c82:	4630      	mov	r0, r6
 8003c84:	f7ff fef6 	bl	8003a74 <_printf_common>
 8003c88:	3001      	adds	r0, #1
 8003c8a:	d14d      	bne.n	8003d28 <_printf_i+0x1c8>
 8003c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c90:	b005      	add	sp, #20
 8003c92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003c96:	4839      	ldr	r0, [pc, #228]	; (8003d7c <_printf_i+0x21c>)
 8003c98:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003c9c:	6813      	ldr	r3, [r2, #0]
 8003c9e:	6821      	ldr	r1, [r4, #0]
 8003ca0:	1d1d      	adds	r5, r3, #4
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	6015      	str	r5, [r2, #0]
 8003ca6:	060a      	lsls	r2, r1, #24
 8003ca8:	d50b      	bpl.n	8003cc2 <_printf_i+0x162>
 8003caa:	07ca      	lsls	r2, r1, #31
 8003cac:	bf44      	itt	mi
 8003cae:	f041 0120 	orrmi.w	r1, r1, #32
 8003cb2:	6021      	strmi	r1, [r4, #0]
 8003cb4:	b91b      	cbnz	r3, 8003cbe <_printf_i+0x15e>
 8003cb6:	6822      	ldr	r2, [r4, #0]
 8003cb8:	f022 0220 	bic.w	r2, r2, #32
 8003cbc:	6022      	str	r2, [r4, #0]
 8003cbe:	2210      	movs	r2, #16
 8003cc0:	e7b7      	b.n	8003c32 <_printf_i+0xd2>
 8003cc2:	064d      	lsls	r5, r1, #25
 8003cc4:	bf48      	it	mi
 8003cc6:	b29b      	uxthmi	r3, r3
 8003cc8:	e7ef      	b.n	8003caa <_printf_i+0x14a>
 8003cca:	4665      	mov	r5, ip
 8003ccc:	fbb3 f1f2 	udiv	r1, r3, r2
 8003cd0:	fb02 3311 	mls	r3, r2, r1, r3
 8003cd4:	5cc3      	ldrb	r3, [r0, r3]
 8003cd6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003cda:	460b      	mov	r3, r1
 8003cdc:	2900      	cmp	r1, #0
 8003cde:	d1f5      	bne.n	8003ccc <_printf_i+0x16c>
 8003ce0:	e7b9      	b.n	8003c56 <_printf_i+0xf6>
 8003ce2:	6813      	ldr	r3, [r2, #0]
 8003ce4:	6825      	ldr	r5, [r4, #0]
 8003ce6:	6961      	ldr	r1, [r4, #20]
 8003ce8:	1d18      	adds	r0, r3, #4
 8003cea:	6010      	str	r0, [r2, #0]
 8003cec:	0628      	lsls	r0, r5, #24
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	d501      	bpl.n	8003cf6 <_printf_i+0x196>
 8003cf2:	6019      	str	r1, [r3, #0]
 8003cf4:	e002      	b.n	8003cfc <_printf_i+0x19c>
 8003cf6:	066a      	lsls	r2, r5, #25
 8003cf8:	d5fb      	bpl.n	8003cf2 <_printf_i+0x192>
 8003cfa:	8019      	strh	r1, [r3, #0]
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	6123      	str	r3, [r4, #16]
 8003d00:	4665      	mov	r5, ip
 8003d02:	e7b9      	b.n	8003c78 <_printf_i+0x118>
 8003d04:	6813      	ldr	r3, [r2, #0]
 8003d06:	1d19      	adds	r1, r3, #4
 8003d08:	6011      	str	r1, [r2, #0]
 8003d0a:	681d      	ldr	r5, [r3, #0]
 8003d0c:	6862      	ldr	r2, [r4, #4]
 8003d0e:	2100      	movs	r1, #0
 8003d10:	4628      	mov	r0, r5
 8003d12:	f7fc fa6d 	bl	80001f0 <memchr>
 8003d16:	b108      	cbz	r0, 8003d1c <_printf_i+0x1bc>
 8003d18:	1b40      	subs	r0, r0, r5
 8003d1a:	6060      	str	r0, [r4, #4]
 8003d1c:	6863      	ldr	r3, [r4, #4]
 8003d1e:	6123      	str	r3, [r4, #16]
 8003d20:	2300      	movs	r3, #0
 8003d22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d26:	e7a7      	b.n	8003c78 <_printf_i+0x118>
 8003d28:	6923      	ldr	r3, [r4, #16]
 8003d2a:	462a      	mov	r2, r5
 8003d2c:	4639      	mov	r1, r7
 8003d2e:	4630      	mov	r0, r6
 8003d30:	47c0      	blx	r8
 8003d32:	3001      	adds	r0, #1
 8003d34:	d0aa      	beq.n	8003c8c <_printf_i+0x12c>
 8003d36:	6823      	ldr	r3, [r4, #0]
 8003d38:	079b      	lsls	r3, r3, #30
 8003d3a:	d413      	bmi.n	8003d64 <_printf_i+0x204>
 8003d3c:	68e0      	ldr	r0, [r4, #12]
 8003d3e:	9b03      	ldr	r3, [sp, #12]
 8003d40:	4298      	cmp	r0, r3
 8003d42:	bfb8      	it	lt
 8003d44:	4618      	movlt	r0, r3
 8003d46:	e7a3      	b.n	8003c90 <_printf_i+0x130>
 8003d48:	2301      	movs	r3, #1
 8003d4a:	464a      	mov	r2, r9
 8003d4c:	4639      	mov	r1, r7
 8003d4e:	4630      	mov	r0, r6
 8003d50:	47c0      	blx	r8
 8003d52:	3001      	adds	r0, #1
 8003d54:	d09a      	beq.n	8003c8c <_printf_i+0x12c>
 8003d56:	3501      	adds	r5, #1
 8003d58:	68e3      	ldr	r3, [r4, #12]
 8003d5a:	9a03      	ldr	r2, [sp, #12]
 8003d5c:	1a9b      	subs	r3, r3, r2
 8003d5e:	42ab      	cmp	r3, r5
 8003d60:	dcf2      	bgt.n	8003d48 <_printf_i+0x1e8>
 8003d62:	e7eb      	b.n	8003d3c <_printf_i+0x1dc>
 8003d64:	2500      	movs	r5, #0
 8003d66:	f104 0919 	add.w	r9, r4, #25
 8003d6a:	e7f5      	b.n	8003d58 <_printf_i+0x1f8>
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d1ac      	bne.n	8003cca <_printf_i+0x16a>
 8003d70:	7803      	ldrb	r3, [r0, #0]
 8003d72:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d76:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d7a:	e76c      	b.n	8003c56 <_printf_i+0xf6>
 8003d7c:	080055ae 	.word	0x080055ae
 8003d80:	080055bf 	.word	0x080055bf

08003d84 <siprintf>:
 8003d84:	b40e      	push	{r1, r2, r3}
 8003d86:	b500      	push	{lr}
 8003d88:	b09c      	sub	sp, #112	; 0x70
 8003d8a:	ab1d      	add	r3, sp, #116	; 0x74
 8003d8c:	9002      	str	r0, [sp, #8]
 8003d8e:	9006      	str	r0, [sp, #24]
 8003d90:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003d94:	4809      	ldr	r0, [pc, #36]	; (8003dbc <siprintf+0x38>)
 8003d96:	9107      	str	r1, [sp, #28]
 8003d98:	9104      	str	r1, [sp, #16]
 8003d9a:	4909      	ldr	r1, [pc, #36]	; (8003dc0 <siprintf+0x3c>)
 8003d9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003da0:	9105      	str	r1, [sp, #20]
 8003da2:	6800      	ldr	r0, [r0, #0]
 8003da4:	9301      	str	r3, [sp, #4]
 8003da6:	a902      	add	r1, sp, #8
 8003da8:	f001 fa5e 	bl	8005268 <_svfiprintf_r>
 8003dac:	9b02      	ldr	r3, [sp, #8]
 8003dae:	2200      	movs	r2, #0
 8003db0:	701a      	strb	r2, [r3, #0]
 8003db2:	b01c      	add	sp, #112	; 0x70
 8003db4:	f85d eb04 	ldr.w	lr, [sp], #4
 8003db8:	b003      	add	sp, #12
 8003dba:	4770      	bx	lr
 8003dbc:	2000000c 	.word	0x2000000c
 8003dc0:	ffff0208 	.word	0xffff0208

08003dc4 <quorem>:
 8003dc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dc8:	6903      	ldr	r3, [r0, #16]
 8003dca:	690c      	ldr	r4, [r1, #16]
 8003dcc:	42a3      	cmp	r3, r4
 8003dce:	4680      	mov	r8, r0
 8003dd0:	f2c0 8082 	blt.w	8003ed8 <quorem+0x114>
 8003dd4:	3c01      	subs	r4, #1
 8003dd6:	f101 0714 	add.w	r7, r1, #20
 8003dda:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8003dde:	f100 0614 	add.w	r6, r0, #20
 8003de2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8003de6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003dea:	eb06 030c 	add.w	r3, r6, ip
 8003dee:	3501      	adds	r5, #1
 8003df0:	eb07 090c 	add.w	r9, r7, ip
 8003df4:	9301      	str	r3, [sp, #4]
 8003df6:	fbb0 f5f5 	udiv	r5, r0, r5
 8003dfa:	b395      	cbz	r5, 8003e62 <quorem+0x9e>
 8003dfc:	f04f 0a00 	mov.w	sl, #0
 8003e00:	4638      	mov	r0, r7
 8003e02:	46b6      	mov	lr, r6
 8003e04:	46d3      	mov	fp, sl
 8003e06:	f850 2b04 	ldr.w	r2, [r0], #4
 8003e0a:	b293      	uxth	r3, r2
 8003e0c:	fb05 a303 	mla	r3, r5, r3, sl
 8003e10:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	ebab 0303 	sub.w	r3, fp, r3
 8003e1a:	0c12      	lsrs	r2, r2, #16
 8003e1c:	f8de b000 	ldr.w	fp, [lr]
 8003e20:	fb05 a202 	mla	r2, r5, r2, sl
 8003e24:	fa13 f38b 	uxtah	r3, r3, fp
 8003e28:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003e2c:	fa1f fb82 	uxth.w	fp, r2
 8003e30:	f8de 2000 	ldr.w	r2, [lr]
 8003e34:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003e38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e42:	4581      	cmp	r9, r0
 8003e44:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003e48:	f84e 3b04 	str.w	r3, [lr], #4
 8003e4c:	d2db      	bcs.n	8003e06 <quorem+0x42>
 8003e4e:	f856 300c 	ldr.w	r3, [r6, ip]
 8003e52:	b933      	cbnz	r3, 8003e62 <quorem+0x9e>
 8003e54:	9b01      	ldr	r3, [sp, #4]
 8003e56:	3b04      	subs	r3, #4
 8003e58:	429e      	cmp	r6, r3
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	d330      	bcc.n	8003ec0 <quorem+0xfc>
 8003e5e:	f8c8 4010 	str.w	r4, [r8, #16]
 8003e62:	4640      	mov	r0, r8
 8003e64:	f001 f82a 	bl	8004ebc <__mcmp>
 8003e68:	2800      	cmp	r0, #0
 8003e6a:	db25      	blt.n	8003eb8 <quorem+0xf4>
 8003e6c:	3501      	adds	r5, #1
 8003e6e:	4630      	mov	r0, r6
 8003e70:	f04f 0c00 	mov.w	ip, #0
 8003e74:	f857 2b04 	ldr.w	r2, [r7], #4
 8003e78:	f8d0 e000 	ldr.w	lr, [r0]
 8003e7c:	b293      	uxth	r3, r2
 8003e7e:	ebac 0303 	sub.w	r3, ip, r3
 8003e82:	0c12      	lsrs	r2, r2, #16
 8003e84:	fa13 f38e 	uxtah	r3, r3, lr
 8003e88:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003e8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e96:	45b9      	cmp	r9, r7
 8003e98:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003e9c:	f840 3b04 	str.w	r3, [r0], #4
 8003ea0:	d2e8      	bcs.n	8003e74 <quorem+0xb0>
 8003ea2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8003ea6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8003eaa:	b92a      	cbnz	r2, 8003eb8 <quorem+0xf4>
 8003eac:	3b04      	subs	r3, #4
 8003eae:	429e      	cmp	r6, r3
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	d30b      	bcc.n	8003ecc <quorem+0x108>
 8003eb4:	f8c8 4010 	str.w	r4, [r8, #16]
 8003eb8:	4628      	mov	r0, r5
 8003eba:	b003      	add	sp, #12
 8003ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ec0:	6812      	ldr	r2, [r2, #0]
 8003ec2:	3b04      	subs	r3, #4
 8003ec4:	2a00      	cmp	r2, #0
 8003ec6:	d1ca      	bne.n	8003e5e <quorem+0x9a>
 8003ec8:	3c01      	subs	r4, #1
 8003eca:	e7c5      	b.n	8003e58 <quorem+0x94>
 8003ecc:	6812      	ldr	r2, [r2, #0]
 8003ece:	3b04      	subs	r3, #4
 8003ed0:	2a00      	cmp	r2, #0
 8003ed2:	d1ef      	bne.n	8003eb4 <quorem+0xf0>
 8003ed4:	3c01      	subs	r4, #1
 8003ed6:	e7ea      	b.n	8003eae <quorem+0xea>
 8003ed8:	2000      	movs	r0, #0
 8003eda:	e7ee      	b.n	8003eba <quorem+0xf6>
 8003edc:	0000      	movs	r0, r0
	...

08003ee0 <_dtoa_r>:
 8003ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ee4:	ec57 6b10 	vmov	r6, r7, d0
 8003ee8:	b097      	sub	sp, #92	; 0x5c
 8003eea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003eec:	9106      	str	r1, [sp, #24]
 8003eee:	4604      	mov	r4, r0
 8003ef0:	920b      	str	r2, [sp, #44]	; 0x2c
 8003ef2:	9312      	str	r3, [sp, #72]	; 0x48
 8003ef4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003ef8:	e9cd 6700 	strd	r6, r7, [sp]
 8003efc:	b93d      	cbnz	r5, 8003f0e <_dtoa_r+0x2e>
 8003efe:	2010      	movs	r0, #16
 8003f00:	f000 fdb4 	bl	8004a6c <malloc>
 8003f04:	6260      	str	r0, [r4, #36]	; 0x24
 8003f06:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003f0a:	6005      	str	r5, [r0, #0]
 8003f0c:	60c5      	str	r5, [r0, #12]
 8003f0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f10:	6819      	ldr	r1, [r3, #0]
 8003f12:	b151      	cbz	r1, 8003f2a <_dtoa_r+0x4a>
 8003f14:	685a      	ldr	r2, [r3, #4]
 8003f16:	604a      	str	r2, [r1, #4]
 8003f18:	2301      	movs	r3, #1
 8003f1a:	4093      	lsls	r3, r2
 8003f1c:	608b      	str	r3, [r1, #8]
 8003f1e:	4620      	mov	r0, r4
 8003f20:	f000 fdeb 	bl	8004afa <_Bfree>
 8003f24:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f26:	2200      	movs	r2, #0
 8003f28:	601a      	str	r2, [r3, #0]
 8003f2a:	1e3b      	subs	r3, r7, #0
 8003f2c:	bfbb      	ittet	lt
 8003f2e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003f32:	9301      	strlt	r3, [sp, #4]
 8003f34:	2300      	movge	r3, #0
 8003f36:	2201      	movlt	r2, #1
 8003f38:	bfac      	ite	ge
 8003f3a:	f8c8 3000 	strge.w	r3, [r8]
 8003f3e:	f8c8 2000 	strlt.w	r2, [r8]
 8003f42:	4baf      	ldr	r3, [pc, #700]	; (8004200 <_dtoa_r+0x320>)
 8003f44:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8003f48:	ea33 0308 	bics.w	r3, r3, r8
 8003f4c:	d114      	bne.n	8003f78 <_dtoa_r+0x98>
 8003f4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003f50:	f242 730f 	movw	r3, #9999	; 0x270f
 8003f54:	6013      	str	r3, [r2, #0]
 8003f56:	9b00      	ldr	r3, [sp, #0]
 8003f58:	b923      	cbnz	r3, 8003f64 <_dtoa_r+0x84>
 8003f5a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8003f5e:	2800      	cmp	r0, #0
 8003f60:	f000 8542 	beq.w	80049e8 <_dtoa_r+0xb08>
 8003f64:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f66:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8004214 <_dtoa_r+0x334>
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f000 8544 	beq.w	80049f8 <_dtoa_r+0xb18>
 8003f70:	f10b 0303 	add.w	r3, fp, #3
 8003f74:	f000 bd3e 	b.w	80049f4 <_dtoa_r+0xb14>
 8003f78:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	2300      	movs	r3, #0
 8003f80:	4630      	mov	r0, r6
 8003f82:	4639      	mov	r1, r7
 8003f84:	f7fc fda8 	bl	8000ad8 <__aeabi_dcmpeq>
 8003f88:	4681      	mov	r9, r0
 8003f8a:	b168      	cbz	r0, 8003fa8 <_dtoa_r+0xc8>
 8003f8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003f8e:	2301      	movs	r3, #1
 8003f90:	6013      	str	r3, [r2, #0]
 8003f92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	f000 8524 	beq.w	80049e2 <_dtoa_r+0xb02>
 8003f9a:	4b9a      	ldr	r3, [pc, #616]	; (8004204 <_dtoa_r+0x324>)
 8003f9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003f9e:	f103 3bff 	add.w	fp, r3, #4294967295
 8003fa2:	6013      	str	r3, [r2, #0]
 8003fa4:	f000 bd28 	b.w	80049f8 <_dtoa_r+0xb18>
 8003fa8:	aa14      	add	r2, sp, #80	; 0x50
 8003faa:	a915      	add	r1, sp, #84	; 0x54
 8003fac:	ec47 6b10 	vmov	d0, r6, r7
 8003fb0:	4620      	mov	r0, r4
 8003fb2:	f000 fffa 	bl	8004faa <__d2b>
 8003fb6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003fba:	9004      	str	r0, [sp, #16]
 8003fbc:	2d00      	cmp	r5, #0
 8003fbe:	d07c      	beq.n	80040ba <_dtoa_r+0x1da>
 8003fc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003fc4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8003fc8:	46b2      	mov	sl, r6
 8003fca:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8003fce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003fd2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	4b8b      	ldr	r3, [pc, #556]	; (8004208 <_dtoa_r+0x328>)
 8003fda:	4650      	mov	r0, sl
 8003fdc:	4659      	mov	r1, fp
 8003fde:	f7fc f95b 	bl	8000298 <__aeabi_dsub>
 8003fe2:	a381      	add	r3, pc, #516	; (adr r3, 80041e8 <_dtoa_r+0x308>)
 8003fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe8:	f7fc fb0e 	bl	8000608 <__aeabi_dmul>
 8003fec:	a380      	add	r3, pc, #512	; (adr r3, 80041f0 <_dtoa_r+0x310>)
 8003fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff2:	f7fc f953 	bl	800029c <__adddf3>
 8003ff6:	4606      	mov	r6, r0
 8003ff8:	4628      	mov	r0, r5
 8003ffa:	460f      	mov	r7, r1
 8003ffc:	f7fc fa9a 	bl	8000534 <__aeabi_i2d>
 8004000:	a37d      	add	r3, pc, #500	; (adr r3, 80041f8 <_dtoa_r+0x318>)
 8004002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004006:	f7fc faff 	bl	8000608 <__aeabi_dmul>
 800400a:	4602      	mov	r2, r0
 800400c:	460b      	mov	r3, r1
 800400e:	4630      	mov	r0, r6
 8004010:	4639      	mov	r1, r7
 8004012:	f7fc f943 	bl	800029c <__adddf3>
 8004016:	4606      	mov	r6, r0
 8004018:	460f      	mov	r7, r1
 800401a:	f7fc fda5 	bl	8000b68 <__aeabi_d2iz>
 800401e:	2200      	movs	r2, #0
 8004020:	4682      	mov	sl, r0
 8004022:	2300      	movs	r3, #0
 8004024:	4630      	mov	r0, r6
 8004026:	4639      	mov	r1, r7
 8004028:	f7fc fd60 	bl	8000aec <__aeabi_dcmplt>
 800402c:	b148      	cbz	r0, 8004042 <_dtoa_r+0x162>
 800402e:	4650      	mov	r0, sl
 8004030:	f7fc fa80 	bl	8000534 <__aeabi_i2d>
 8004034:	4632      	mov	r2, r6
 8004036:	463b      	mov	r3, r7
 8004038:	f7fc fd4e 	bl	8000ad8 <__aeabi_dcmpeq>
 800403c:	b908      	cbnz	r0, 8004042 <_dtoa_r+0x162>
 800403e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004042:	f1ba 0f16 	cmp.w	sl, #22
 8004046:	d859      	bhi.n	80040fc <_dtoa_r+0x21c>
 8004048:	4970      	ldr	r1, [pc, #448]	; (800420c <_dtoa_r+0x32c>)
 800404a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800404e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004052:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004056:	f7fc fd67 	bl	8000b28 <__aeabi_dcmpgt>
 800405a:	2800      	cmp	r0, #0
 800405c:	d050      	beq.n	8004100 <_dtoa_r+0x220>
 800405e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004062:	2300      	movs	r3, #0
 8004064:	930f      	str	r3, [sp, #60]	; 0x3c
 8004066:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004068:	1b5d      	subs	r5, r3, r5
 800406a:	f1b5 0801 	subs.w	r8, r5, #1
 800406e:	bf49      	itett	mi
 8004070:	f1c5 0301 	rsbmi	r3, r5, #1
 8004074:	2300      	movpl	r3, #0
 8004076:	9305      	strmi	r3, [sp, #20]
 8004078:	f04f 0800 	movmi.w	r8, #0
 800407c:	bf58      	it	pl
 800407e:	9305      	strpl	r3, [sp, #20]
 8004080:	f1ba 0f00 	cmp.w	sl, #0
 8004084:	db3e      	blt.n	8004104 <_dtoa_r+0x224>
 8004086:	2300      	movs	r3, #0
 8004088:	44d0      	add	r8, sl
 800408a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800408e:	9307      	str	r3, [sp, #28]
 8004090:	9b06      	ldr	r3, [sp, #24]
 8004092:	2b09      	cmp	r3, #9
 8004094:	f200 8090 	bhi.w	80041b8 <_dtoa_r+0x2d8>
 8004098:	2b05      	cmp	r3, #5
 800409a:	bfc4      	itt	gt
 800409c:	3b04      	subgt	r3, #4
 800409e:	9306      	strgt	r3, [sp, #24]
 80040a0:	9b06      	ldr	r3, [sp, #24]
 80040a2:	f1a3 0302 	sub.w	r3, r3, #2
 80040a6:	bfcc      	ite	gt
 80040a8:	2500      	movgt	r5, #0
 80040aa:	2501      	movle	r5, #1
 80040ac:	2b03      	cmp	r3, #3
 80040ae:	f200 808f 	bhi.w	80041d0 <_dtoa_r+0x2f0>
 80040b2:	e8df f003 	tbb	[pc, r3]
 80040b6:	7f7d      	.short	0x7f7d
 80040b8:	7131      	.short	0x7131
 80040ba:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80040be:	441d      	add	r5, r3
 80040c0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80040c4:	2820      	cmp	r0, #32
 80040c6:	dd13      	ble.n	80040f0 <_dtoa_r+0x210>
 80040c8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80040cc:	9b00      	ldr	r3, [sp, #0]
 80040ce:	fa08 f800 	lsl.w	r8, r8, r0
 80040d2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80040d6:	fa23 f000 	lsr.w	r0, r3, r0
 80040da:	ea48 0000 	orr.w	r0, r8, r0
 80040de:	f7fc fa19 	bl	8000514 <__aeabi_ui2d>
 80040e2:	2301      	movs	r3, #1
 80040e4:	4682      	mov	sl, r0
 80040e6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80040ea:	3d01      	subs	r5, #1
 80040ec:	9313      	str	r3, [sp, #76]	; 0x4c
 80040ee:	e772      	b.n	8003fd6 <_dtoa_r+0xf6>
 80040f0:	9b00      	ldr	r3, [sp, #0]
 80040f2:	f1c0 0020 	rsb	r0, r0, #32
 80040f6:	fa03 f000 	lsl.w	r0, r3, r0
 80040fa:	e7f0      	b.n	80040de <_dtoa_r+0x1fe>
 80040fc:	2301      	movs	r3, #1
 80040fe:	e7b1      	b.n	8004064 <_dtoa_r+0x184>
 8004100:	900f      	str	r0, [sp, #60]	; 0x3c
 8004102:	e7b0      	b.n	8004066 <_dtoa_r+0x186>
 8004104:	9b05      	ldr	r3, [sp, #20]
 8004106:	eba3 030a 	sub.w	r3, r3, sl
 800410a:	9305      	str	r3, [sp, #20]
 800410c:	f1ca 0300 	rsb	r3, sl, #0
 8004110:	9307      	str	r3, [sp, #28]
 8004112:	2300      	movs	r3, #0
 8004114:	930e      	str	r3, [sp, #56]	; 0x38
 8004116:	e7bb      	b.n	8004090 <_dtoa_r+0x1b0>
 8004118:	2301      	movs	r3, #1
 800411a:	930a      	str	r3, [sp, #40]	; 0x28
 800411c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800411e:	2b00      	cmp	r3, #0
 8004120:	dd59      	ble.n	80041d6 <_dtoa_r+0x2f6>
 8004122:	9302      	str	r3, [sp, #8]
 8004124:	4699      	mov	r9, r3
 8004126:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004128:	2200      	movs	r2, #0
 800412a:	6072      	str	r2, [r6, #4]
 800412c:	2204      	movs	r2, #4
 800412e:	f102 0014 	add.w	r0, r2, #20
 8004132:	4298      	cmp	r0, r3
 8004134:	6871      	ldr	r1, [r6, #4]
 8004136:	d953      	bls.n	80041e0 <_dtoa_r+0x300>
 8004138:	4620      	mov	r0, r4
 800413a:	f000 fcaa 	bl	8004a92 <_Balloc>
 800413e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004140:	6030      	str	r0, [r6, #0]
 8004142:	f1b9 0f0e 	cmp.w	r9, #14
 8004146:	f8d3 b000 	ldr.w	fp, [r3]
 800414a:	f200 80e6 	bhi.w	800431a <_dtoa_r+0x43a>
 800414e:	2d00      	cmp	r5, #0
 8004150:	f000 80e3 	beq.w	800431a <_dtoa_r+0x43a>
 8004154:	ed9d 7b00 	vldr	d7, [sp]
 8004158:	f1ba 0f00 	cmp.w	sl, #0
 800415c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8004160:	dd74      	ble.n	800424c <_dtoa_r+0x36c>
 8004162:	4a2a      	ldr	r2, [pc, #168]	; (800420c <_dtoa_r+0x32c>)
 8004164:	f00a 030f 	and.w	r3, sl, #15
 8004168:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800416c:	ed93 7b00 	vldr	d7, [r3]
 8004170:	ea4f 162a 	mov.w	r6, sl, asr #4
 8004174:	06f0      	lsls	r0, r6, #27
 8004176:	ed8d 7b08 	vstr	d7, [sp, #32]
 800417a:	d565      	bpl.n	8004248 <_dtoa_r+0x368>
 800417c:	4b24      	ldr	r3, [pc, #144]	; (8004210 <_dtoa_r+0x330>)
 800417e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004182:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004186:	f7fc fb69 	bl	800085c <__aeabi_ddiv>
 800418a:	e9cd 0100 	strd	r0, r1, [sp]
 800418e:	f006 060f 	and.w	r6, r6, #15
 8004192:	2503      	movs	r5, #3
 8004194:	4f1e      	ldr	r7, [pc, #120]	; (8004210 <_dtoa_r+0x330>)
 8004196:	e04c      	b.n	8004232 <_dtoa_r+0x352>
 8004198:	2301      	movs	r3, #1
 800419a:	930a      	str	r3, [sp, #40]	; 0x28
 800419c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800419e:	4453      	add	r3, sl
 80041a0:	f103 0901 	add.w	r9, r3, #1
 80041a4:	9302      	str	r3, [sp, #8]
 80041a6:	464b      	mov	r3, r9
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	bfb8      	it	lt
 80041ac:	2301      	movlt	r3, #1
 80041ae:	e7ba      	b.n	8004126 <_dtoa_r+0x246>
 80041b0:	2300      	movs	r3, #0
 80041b2:	e7b2      	b.n	800411a <_dtoa_r+0x23a>
 80041b4:	2300      	movs	r3, #0
 80041b6:	e7f0      	b.n	800419a <_dtoa_r+0x2ba>
 80041b8:	2501      	movs	r5, #1
 80041ba:	2300      	movs	r3, #0
 80041bc:	9306      	str	r3, [sp, #24]
 80041be:	950a      	str	r5, [sp, #40]	; 0x28
 80041c0:	f04f 33ff 	mov.w	r3, #4294967295
 80041c4:	9302      	str	r3, [sp, #8]
 80041c6:	4699      	mov	r9, r3
 80041c8:	2200      	movs	r2, #0
 80041ca:	2312      	movs	r3, #18
 80041cc:	920b      	str	r2, [sp, #44]	; 0x2c
 80041ce:	e7aa      	b.n	8004126 <_dtoa_r+0x246>
 80041d0:	2301      	movs	r3, #1
 80041d2:	930a      	str	r3, [sp, #40]	; 0x28
 80041d4:	e7f4      	b.n	80041c0 <_dtoa_r+0x2e0>
 80041d6:	2301      	movs	r3, #1
 80041d8:	9302      	str	r3, [sp, #8]
 80041da:	4699      	mov	r9, r3
 80041dc:	461a      	mov	r2, r3
 80041de:	e7f5      	b.n	80041cc <_dtoa_r+0x2ec>
 80041e0:	3101      	adds	r1, #1
 80041e2:	6071      	str	r1, [r6, #4]
 80041e4:	0052      	lsls	r2, r2, #1
 80041e6:	e7a2      	b.n	800412e <_dtoa_r+0x24e>
 80041e8:	636f4361 	.word	0x636f4361
 80041ec:	3fd287a7 	.word	0x3fd287a7
 80041f0:	8b60c8b3 	.word	0x8b60c8b3
 80041f4:	3fc68a28 	.word	0x3fc68a28
 80041f8:	509f79fb 	.word	0x509f79fb
 80041fc:	3fd34413 	.word	0x3fd34413
 8004200:	7ff00000 	.word	0x7ff00000
 8004204:	080055ad 	.word	0x080055ad
 8004208:	3ff80000 	.word	0x3ff80000
 800420c:	08005608 	.word	0x08005608
 8004210:	080055e0 	.word	0x080055e0
 8004214:	080055d9 	.word	0x080055d9
 8004218:	07f1      	lsls	r1, r6, #31
 800421a:	d508      	bpl.n	800422e <_dtoa_r+0x34e>
 800421c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004220:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004224:	f7fc f9f0 	bl	8000608 <__aeabi_dmul>
 8004228:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800422c:	3501      	adds	r5, #1
 800422e:	1076      	asrs	r6, r6, #1
 8004230:	3708      	adds	r7, #8
 8004232:	2e00      	cmp	r6, #0
 8004234:	d1f0      	bne.n	8004218 <_dtoa_r+0x338>
 8004236:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800423a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800423e:	f7fc fb0d 	bl	800085c <__aeabi_ddiv>
 8004242:	e9cd 0100 	strd	r0, r1, [sp]
 8004246:	e01a      	b.n	800427e <_dtoa_r+0x39e>
 8004248:	2502      	movs	r5, #2
 800424a:	e7a3      	b.n	8004194 <_dtoa_r+0x2b4>
 800424c:	f000 80a0 	beq.w	8004390 <_dtoa_r+0x4b0>
 8004250:	f1ca 0600 	rsb	r6, sl, #0
 8004254:	4b9f      	ldr	r3, [pc, #636]	; (80044d4 <_dtoa_r+0x5f4>)
 8004256:	4fa0      	ldr	r7, [pc, #640]	; (80044d8 <_dtoa_r+0x5f8>)
 8004258:	f006 020f 	and.w	r2, r6, #15
 800425c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004264:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004268:	f7fc f9ce 	bl	8000608 <__aeabi_dmul>
 800426c:	e9cd 0100 	strd	r0, r1, [sp]
 8004270:	1136      	asrs	r6, r6, #4
 8004272:	2300      	movs	r3, #0
 8004274:	2502      	movs	r5, #2
 8004276:	2e00      	cmp	r6, #0
 8004278:	d17f      	bne.n	800437a <_dtoa_r+0x49a>
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1e1      	bne.n	8004242 <_dtoa_r+0x362>
 800427e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004280:	2b00      	cmp	r3, #0
 8004282:	f000 8087 	beq.w	8004394 <_dtoa_r+0x4b4>
 8004286:	e9dd 6700 	ldrd	r6, r7, [sp]
 800428a:	2200      	movs	r2, #0
 800428c:	4b93      	ldr	r3, [pc, #588]	; (80044dc <_dtoa_r+0x5fc>)
 800428e:	4630      	mov	r0, r6
 8004290:	4639      	mov	r1, r7
 8004292:	f7fc fc2b 	bl	8000aec <__aeabi_dcmplt>
 8004296:	2800      	cmp	r0, #0
 8004298:	d07c      	beq.n	8004394 <_dtoa_r+0x4b4>
 800429a:	f1b9 0f00 	cmp.w	r9, #0
 800429e:	d079      	beq.n	8004394 <_dtoa_r+0x4b4>
 80042a0:	9b02      	ldr	r3, [sp, #8]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	dd35      	ble.n	8004312 <_dtoa_r+0x432>
 80042a6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80042aa:	9308      	str	r3, [sp, #32]
 80042ac:	4639      	mov	r1, r7
 80042ae:	2200      	movs	r2, #0
 80042b0:	4b8b      	ldr	r3, [pc, #556]	; (80044e0 <_dtoa_r+0x600>)
 80042b2:	4630      	mov	r0, r6
 80042b4:	f7fc f9a8 	bl	8000608 <__aeabi_dmul>
 80042b8:	e9cd 0100 	strd	r0, r1, [sp]
 80042bc:	9f02      	ldr	r7, [sp, #8]
 80042be:	3501      	adds	r5, #1
 80042c0:	4628      	mov	r0, r5
 80042c2:	f7fc f937 	bl	8000534 <__aeabi_i2d>
 80042c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80042ca:	f7fc f99d 	bl	8000608 <__aeabi_dmul>
 80042ce:	2200      	movs	r2, #0
 80042d0:	4b84      	ldr	r3, [pc, #528]	; (80044e4 <_dtoa_r+0x604>)
 80042d2:	f7fb ffe3 	bl	800029c <__adddf3>
 80042d6:	4605      	mov	r5, r0
 80042d8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80042dc:	2f00      	cmp	r7, #0
 80042de:	d15d      	bne.n	800439c <_dtoa_r+0x4bc>
 80042e0:	2200      	movs	r2, #0
 80042e2:	4b81      	ldr	r3, [pc, #516]	; (80044e8 <_dtoa_r+0x608>)
 80042e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80042e8:	f7fb ffd6 	bl	8000298 <__aeabi_dsub>
 80042ec:	462a      	mov	r2, r5
 80042ee:	4633      	mov	r3, r6
 80042f0:	e9cd 0100 	strd	r0, r1, [sp]
 80042f4:	f7fc fc18 	bl	8000b28 <__aeabi_dcmpgt>
 80042f8:	2800      	cmp	r0, #0
 80042fa:	f040 8288 	bne.w	800480e <_dtoa_r+0x92e>
 80042fe:	462a      	mov	r2, r5
 8004300:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004304:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004308:	f7fc fbf0 	bl	8000aec <__aeabi_dcmplt>
 800430c:	2800      	cmp	r0, #0
 800430e:	f040 827c 	bne.w	800480a <_dtoa_r+0x92a>
 8004312:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004316:	e9cd 2300 	strd	r2, r3, [sp]
 800431a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800431c:	2b00      	cmp	r3, #0
 800431e:	f2c0 8150 	blt.w	80045c2 <_dtoa_r+0x6e2>
 8004322:	f1ba 0f0e 	cmp.w	sl, #14
 8004326:	f300 814c 	bgt.w	80045c2 <_dtoa_r+0x6e2>
 800432a:	4b6a      	ldr	r3, [pc, #424]	; (80044d4 <_dtoa_r+0x5f4>)
 800432c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004330:	ed93 7b00 	vldr	d7, [r3]
 8004334:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004336:	2b00      	cmp	r3, #0
 8004338:	ed8d 7b02 	vstr	d7, [sp, #8]
 800433c:	f280 80d8 	bge.w	80044f0 <_dtoa_r+0x610>
 8004340:	f1b9 0f00 	cmp.w	r9, #0
 8004344:	f300 80d4 	bgt.w	80044f0 <_dtoa_r+0x610>
 8004348:	f040 825e 	bne.w	8004808 <_dtoa_r+0x928>
 800434c:	2200      	movs	r2, #0
 800434e:	4b66      	ldr	r3, [pc, #408]	; (80044e8 <_dtoa_r+0x608>)
 8004350:	ec51 0b17 	vmov	r0, r1, d7
 8004354:	f7fc f958 	bl	8000608 <__aeabi_dmul>
 8004358:	e9dd 2300 	ldrd	r2, r3, [sp]
 800435c:	f7fc fbda 	bl	8000b14 <__aeabi_dcmpge>
 8004360:	464f      	mov	r7, r9
 8004362:	464e      	mov	r6, r9
 8004364:	2800      	cmp	r0, #0
 8004366:	f040 8234 	bne.w	80047d2 <_dtoa_r+0x8f2>
 800436a:	2331      	movs	r3, #49	; 0x31
 800436c:	f10b 0501 	add.w	r5, fp, #1
 8004370:	f88b 3000 	strb.w	r3, [fp]
 8004374:	f10a 0a01 	add.w	sl, sl, #1
 8004378:	e22f      	b.n	80047da <_dtoa_r+0x8fa>
 800437a:	07f2      	lsls	r2, r6, #31
 800437c:	d505      	bpl.n	800438a <_dtoa_r+0x4aa>
 800437e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004382:	f7fc f941 	bl	8000608 <__aeabi_dmul>
 8004386:	3501      	adds	r5, #1
 8004388:	2301      	movs	r3, #1
 800438a:	1076      	asrs	r6, r6, #1
 800438c:	3708      	adds	r7, #8
 800438e:	e772      	b.n	8004276 <_dtoa_r+0x396>
 8004390:	2502      	movs	r5, #2
 8004392:	e774      	b.n	800427e <_dtoa_r+0x39e>
 8004394:	f8cd a020 	str.w	sl, [sp, #32]
 8004398:	464f      	mov	r7, r9
 800439a:	e791      	b.n	80042c0 <_dtoa_r+0x3e0>
 800439c:	4b4d      	ldr	r3, [pc, #308]	; (80044d4 <_dtoa_r+0x5f4>)
 800439e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80043a2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80043a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d047      	beq.n	800443c <_dtoa_r+0x55c>
 80043ac:	4602      	mov	r2, r0
 80043ae:	460b      	mov	r3, r1
 80043b0:	2000      	movs	r0, #0
 80043b2:	494e      	ldr	r1, [pc, #312]	; (80044ec <_dtoa_r+0x60c>)
 80043b4:	f7fc fa52 	bl	800085c <__aeabi_ddiv>
 80043b8:	462a      	mov	r2, r5
 80043ba:	4633      	mov	r3, r6
 80043bc:	f7fb ff6c 	bl	8000298 <__aeabi_dsub>
 80043c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80043c4:	465d      	mov	r5, fp
 80043c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80043ca:	f7fc fbcd 	bl	8000b68 <__aeabi_d2iz>
 80043ce:	4606      	mov	r6, r0
 80043d0:	f7fc f8b0 	bl	8000534 <__aeabi_i2d>
 80043d4:	4602      	mov	r2, r0
 80043d6:	460b      	mov	r3, r1
 80043d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80043dc:	f7fb ff5c 	bl	8000298 <__aeabi_dsub>
 80043e0:	3630      	adds	r6, #48	; 0x30
 80043e2:	f805 6b01 	strb.w	r6, [r5], #1
 80043e6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80043ea:	e9cd 0100 	strd	r0, r1, [sp]
 80043ee:	f7fc fb7d 	bl	8000aec <__aeabi_dcmplt>
 80043f2:	2800      	cmp	r0, #0
 80043f4:	d163      	bne.n	80044be <_dtoa_r+0x5de>
 80043f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80043fa:	2000      	movs	r0, #0
 80043fc:	4937      	ldr	r1, [pc, #220]	; (80044dc <_dtoa_r+0x5fc>)
 80043fe:	f7fb ff4b 	bl	8000298 <__aeabi_dsub>
 8004402:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004406:	f7fc fb71 	bl	8000aec <__aeabi_dcmplt>
 800440a:	2800      	cmp	r0, #0
 800440c:	f040 80b7 	bne.w	800457e <_dtoa_r+0x69e>
 8004410:	eba5 030b 	sub.w	r3, r5, fp
 8004414:	429f      	cmp	r7, r3
 8004416:	f77f af7c 	ble.w	8004312 <_dtoa_r+0x432>
 800441a:	2200      	movs	r2, #0
 800441c:	4b30      	ldr	r3, [pc, #192]	; (80044e0 <_dtoa_r+0x600>)
 800441e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004422:	f7fc f8f1 	bl	8000608 <__aeabi_dmul>
 8004426:	2200      	movs	r2, #0
 8004428:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800442c:	4b2c      	ldr	r3, [pc, #176]	; (80044e0 <_dtoa_r+0x600>)
 800442e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004432:	f7fc f8e9 	bl	8000608 <__aeabi_dmul>
 8004436:	e9cd 0100 	strd	r0, r1, [sp]
 800443a:	e7c4      	b.n	80043c6 <_dtoa_r+0x4e6>
 800443c:	462a      	mov	r2, r5
 800443e:	4633      	mov	r3, r6
 8004440:	f7fc f8e2 	bl	8000608 <__aeabi_dmul>
 8004444:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004448:	eb0b 0507 	add.w	r5, fp, r7
 800444c:	465e      	mov	r6, fp
 800444e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004452:	f7fc fb89 	bl	8000b68 <__aeabi_d2iz>
 8004456:	4607      	mov	r7, r0
 8004458:	f7fc f86c 	bl	8000534 <__aeabi_i2d>
 800445c:	3730      	adds	r7, #48	; 0x30
 800445e:	4602      	mov	r2, r0
 8004460:	460b      	mov	r3, r1
 8004462:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004466:	f7fb ff17 	bl	8000298 <__aeabi_dsub>
 800446a:	f806 7b01 	strb.w	r7, [r6], #1
 800446e:	42ae      	cmp	r6, r5
 8004470:	e9cd 0100 	strd	r0, r1, [sp]
 8004474:	f04f 0200 	mov.w	r2, #0
 8004478:	d126      	bne.n	80044c8 <_dtoa_r+0x5e8>
 800447a:	4b1c      	ldr	r3, [pc, #112]	; (80044ec <_dtoa_r+0x60c>)
 800447c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004480:	f7fb ff0c 	bl	800029c <__adddf3>
 8004484:	4602      	mov	r2, r0
 8004486:	460b      	mov	r3, r1
 8004488:	e9dd 0100 	ldrd	r0, r1, [sp]
 800448c:	f7fc fb4c 	bl	8000b28 <__aeabi_dcmpgt>
 8004490:	2800      	cmp	r0, #0
 8004492:	d174      	bne.n	800457e <_dtoa_r+0x69e>
 8004494:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004498:	2000      	movs	r0, #0
 800449a:	4914      	ldr	r1, [pc, #80]	; (80044ec <_dtoa_r+0x60c>)
 800449c:	f7fb fefc 	bl	8000298 <__aeabi_dsub>
 80044a0:	4602      	mov	r2, r0
 80044a2:	460b      	mov	r3, r1
 80044a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80044a8:	f7fc fb20 	bl	8000aec <__aeabi_dcmplt>
 80044ac:	2800      	cmp	r0, #0
 80044ae:	f43f af30 	beq.w	8004312 <_dtoa_r+0x432>
 80044b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80044b6:	2b30      	cmp	r3, #48	; 0x30
 80044b8:	f105 32ff 	add.w	r2, r5, #4294967295
 80044bc:	d002      	beq.n	80044c4 <_dtoa_r+0x5e4>
 80044be:	f8dd a020 	ldr.w	sl, [sp, #32]
 80044c2:	e04a      	b.n	800455a <_dtoa_r+0x67a>
 80044c4:	4615      	mov	r5, r2
 80044c6:	e7f4      	b.n	80044b2 <_dtoa_r+0x5d2>
 80044c8:	4b05      	ldr	r3, [pc, #20]	; (80044e0 <_dtoa_r+0x600>)
 80044ca:	f7fc f89d 	bl	8000608 <__aeabi_dmul>
 80044ce:	e9cd 0100 	strd	r0, r1, [sp]
 80044d2:	e7bc      	b.n	800444e <_dtoa_r+0x56e>
 80044d4:	08005608 	.word	0x08005608
 80044d8:	080055e0 	.word	0x080055e0
 80044dc:	3ff00000 	.word	0x3ff00000
 80044e0:	40240000 	.word	0x40240000
 80044e4:	401c0000 	.word	0x401c0000
 80044e8:	40140000 	.word	0x40140000
 80044ec:	3fe00000 	.word	0x3fe00000
 80044f0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80044f4:	465d      	mov	r5, fp
 80044f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80044fa:	4630      	mov	r0, r6
 80044fc:	4639      	mov	r1, r7
 80044fe:	f7fc f9ad 	bl	800085c <__aeabi_ddiv>
 8004502:	f7fc fb31 	bl	8000b68 <__aeabi_d2iz>
 8004506:	4680      	mov	r8, r0
 8004508:	f7fc f814 	bl	8000534 <__aeabi_i2d>
 800450c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004510:	f7fc f87a 	bl	8000608 <__aeabi_dmul>
 8004514:	4602      	mov	r2, r0
 8004516:	460b      	mov	r3, r1
 8004518:	4630      	mov	r0, r6
 800451a:	4639      	mov	r1, r7
 800451c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8004520:	f7fb feba 	bl	8000298 <__aeabi_dsub>
 8004524:	f805 6b01 	strb.w	r6, [r5], #1
 8004528:	eba5 060b 	sub.w	r6, r5, fp
 800452c:	45b1      	cmp	r9, r6
 800452e:	4602      	mov	r2, r0
 8004530:	460b      	mov	r3, r1
 8004532:	d139      	bne.n	80045a8 <_dtoa_r+0x6c8>
 8004534:	f7fb feb2 	bl	800029c <__adddf3>
 8004538:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800453c:	4606      	mov	r6, r0
 800453e:	460f      	mov	r7, r1
 8004540:	f7fc faf2 	bl	8000b28 <__aeabi_dcmpgt>
 8004544:	b9c8      	cbnz	r0, 800457a <_dtoa_r+0x69a>
 8004546:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800454a:	4630      	mov	r0, r6
 800454c:	4639      	mov	r1, r7
 800454e:	f7fc fac3 	bl	8000ad8 <__aeabi_dcmpeq>
 8004552:	b110      	cbz	r0, 800455a <_dtoa_r+0x67a>
 8004554:	f018 0f01 	tst.w	r8, #1
 8004558:	d10f      	bne.n	800457a <_dtoa_r+0x69a>
 800455a:	9904      	ldr	r1, [sp, #16]
 800455c:	4620      	mov	r0, r4
 800455e:	f000 facc 	bl	8004afa <_Bfree>
 8004562:	2300      	movs	r3, #0
 8004564:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004566:	702b      	strb	r3, [r5, #0]
 8004568:	f10a 0301 	add.w	r3, sl, #1
 800456c:	6013      	str	r3, [r2, #0]
 800456e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004570:	2b00      	cmp	r3, #0
 8004572:	f000 8241 	beq.w	80049f8 <_dtoa_r+0xb18>
 8004576:	601d      	str	r5, [r3, #0]
 8004578:	e23e      	b.n	80049f8 <_dtoa_r+0xb18>
 800457a:	f8cd a020 	str.w	sl, [sp, #32]
 800457e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004582:	2a39      	cmp	r2, #57	; 0x39
 8004584:	f105 33ff 	add.w	r3, r5, #4294967295
 8004588:	d108      	bne.n	800459c <_dtoa_r+0x6bc>
 800458a:	459b      	cmp	fp, r3
 800458c:	d10a      	bne.n	80045a4 <_dtoa_r+0x6c4>
 800458e:	9b08      	ldr	r3, [sp, #32]
 8004590:	3301      	adds	r3, #1
 8004592:	9308      	str	r3, [sp, #32]
 8004594:	2330      	movs	r3, #48	; 0x30
 8004596:	f88b 3000 	strb.w	r3, [fp]
 800459a:	465b      	mov	r3, fp
 800459c:	781a      	ldrb	r2, [r3, #0]
 800459e:	3201      	adds	r2, #1
 80045a0:	701a      	strb	r2, [r3, #0]
 80045a2:	e78c      	b.n	80044be <_dtoa_r+0x5de>
 80045a4:	461d      	mov	r5, r3
 80045a6:	e7ea      	b.n	800457e <_dtoa_r+0x69e>
 80045a8:	2200      	movs	r2, #0
 80045aa:	4b9b      	ldr	r3, [pc, #620]	; (8004818 <_dtoa_r+0x938>)
 80045ac:	f7fc f82c 	bl	8000608 <__aeabi_dmul>
 80045b0:	2200      	movs	r2, #0
 80045b2:	2300      	movs	r3, #0
 80045b4:	4606      	mov	r6, r0
 80045b6:	460f      	mov	r7, r1
 80045b8:	f7fc fa8e 	bl	8000ad8 <__aeabi_dcmpeq>
 80045bc:	2800      	cmp	r0, #0
 80045be:	d09a      	beq.n	80044f6 <_dtoa_r+0x616>
 80045c0:	e7cb      	b.n	800455a <_dtoa_r+0x67a>
 80045c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80045c4:	2a00      	cmp	r2, #0
 80045c6:	f000 808b 	beq.w	80046e0 <_dtoa_r+0x800>
 80045ca:	9a06      	ldr	r2, [sp, #24]
 80045cc:	2a01      	cmp	r2, #1
 80045ce:	dc6e      	bgt.n	80046ae <_dtoa_r+0x7ce>
 80045d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80045d2:	2a00      	cmp	r2, #0
 80045d4:	d067      	beq.n	80046a6 <_dtoa_r+0x7c6>
 80045d6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80045da:	9f07      	ldr	r7, [sp, #28]
 80045dc:	9d05      	ldr	r5, [sp, #20]
 80045de:	9a05      	ldr	r2, [sp, #20]
 80045e0:	2101      	movs	r1, #1
 80045e2:	441a      	add	r2, r3
 80045e4:	4620      	mov	r0, r4
 80045e6:	9205      	str	r2, [sp, #20]
 80045e8:	4498      	add	r8, r3
 80045ea:	f000 fb26 	bl	8004c3a <__i2b>
 80045ee:	4606      	mov	r6, r0
 80045f0:	2d00      	cmp	r5, #0
 80045f2:	dd0c      	ble.n	800460e <_dtoa_r+0x72e>
 80045f4:	f1b8 0f00 	cmp.w	r8, #0
 80045f8:	dd09      	ble.n	800460e <_dtoa_r+0x72e>
 80045fa:	4545      	cmp	r5, r8
 80045fc:	9a05      	ldr	r2, [sp, #20]
 80045fe:	462b      	mov	r3, r5
 8004600:	bfa8      	it	ge
 8004602:	4643      	movge	r3, r8
 8004604:	1ad2      	subs	r2, r2, r3
 8004606:	9205      	str	r2, [sp, #20]
 8004608:	1aed      	subs	r5, r5, r3
 800460a:	eba8 0803 	sub.w	r8, r8, r3
 800460e:	9b07      	ldr	r3, [sp, #28]
 8004610:	b1eb      	cbz	r3, 800464e <_dtoa_r+0x76e>
 8004612:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004614:	2b00      	cmp	r3, #0
 8004616:	d067      	beq.n	80046e8 <_dtoa_r+0x808>
 8004618:	b18f      	cbz	r7, 800463e <_dtoa_r+0x75e>
 800461a:	4631      	mov	r1, r6
 800461c:	463a      	mov	r2, r7
 800461e:	4620      	mov	r0, r4
 8004620:	f000 fbaa 	bl	8004d78 <__pow5mult>
 8004624:	9a04      	ldr	r2, [sp, #16]
 8004626:	4601      	mov	r1, r0
 8004628:	4606      	mov	r6, r0
 800462a:	4620      	mov	r0, r4
 800462c:	f000 fb0e 	bl	8004c4c <__multiply>
 8004630:	9904      	ldr	r1, [sp, #16]
 8004632:	9008      	str	r0, [sp, #32]
 8004634:	4620      	mov	r0, r4
 8004636:	f000 fa60 	bl	8004afa <_Bfree>
 800463a:	9b08      	ldr	r3, [sp, #32]
 800463c:	9304      	str	r3, [sp, #16]
 800463e:	9b07      	ldr	r3, [sp, #28]
 8004640:	1bda      	subs	r2, r3, r7
 8004642:	d004      	beq.n	800464e <_dtoa_r+0x76e>
 8004644:	9904      	ldr	r1, [sp, #16]
 8004646:	4620      	mov	r0, r4
 8004648:	f000 fb96 	bl	8004d78 <__pow5mult>
 800464c:	9004      	str	r0, [sp, #16]
 800464e:	2101      	movs	r1, #1
 8004650:	4620      	mov	r0, r4
 8004652:	f000 faf2 	bl	8004c3a <__i2b>
 8004656:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004658:	4607      	mov	r7, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	f000 81d0 	beq.w	8004a00 <_dtoa_r+0xb20>
 8004660:	461a      	mov	r2, r3
 8004662:	4601      	mov	r1, r0
 8004664:	4620      	mov	r0, r4
 8004666:	f000 fb87 	bl	8004d78 <__pow5mult>
 800466a:	9b06      	ldr	r3, [sp, #24]
 800466c:	2b01      	cmp	r3, #1
 800466e:	4607      	mov	r7, r0
 8004670:	dc40      	bgt.n	80046f4 <_dtoa_r+0x814>
 8004672:	9b00      	ldr	r3, [sp, #0]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d139      	bne.n	80046ec <_dtoa_r+0x80c>
 8004678:	9b01      	ldr	r3, [sp, #4]
 800467a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800467e:	2b00      	cmp	r3, #0
 8004680:	d136      	bne.n	80046f0 <_dtoa_r+0x810>
 8004682:	9b01      	ldr	r3, [sp, #4]
 8004684:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004688:	0d1b      	lsrs	r3, r3, #20
 800468a:	051b      	lsls	r3, r3, #20
 800468c:	b12b      	cbz	r3, 800469a <_dtoa_r+0x7ba>
 800468e:	9b05      	ldr	r3, [sp, #20]
 8004690:	3301      	adds	r3, #1
 8004692:	9305      	str	r3, [sp, #20]
 8004694:	f108 0801 	add.w	r8, r8, #1
 8004698:	2301      	movs	r3, #1
 800469a:	9307      	str	r3, [sp, #28]
 800469c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d12a      	bne.n	80046f8 <_dtoa_r+0x818>
 80046a2:	2001      	movs	r0, #1
 80046a4:	e030      	b.n	8004708 <_dtoa_r+0x828>
 80046a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80046a8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80046ac:	e795      	b.n	80045da <_dtoa_r+0x6fa>
 80046ae:	9b07      	ldr	r3, [sp, #28]
 80046b0:	f109 37ff 	add.w	r7, r9, #4294967295
 80046b4:	42bb      	cmp	r3, r7
 80046b6:	bfbf      	itttt	lt
 80046b8:	9b07      	ldrlt	r3, [sp, #28]
 80046ba:	9707      	strlt	r7, [sp, #28]
 80046bc:	1afa      	sublt	r2, r7, r3
 80046be:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80046c0:	bfbb      	ittet	lt
 80046c2:	189b      	addlt	r3, r3, r2
 80046c4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80046c6:	1bdf      	subge	r7, r3, r7
 80046c8:	2700      	movlt	r7, #0
 80046ca:	f1b9 0f00 	cmp.w	r9, #0
 80046ce:	bfb5      	itete	lt
 80046d0:	9b05      	ldrlt	r3, [sp, #20]
 80046d2:	9d05      	ldrge	r5, [sp, #20]
 80046d4:	eba3 0509 	sublt.w	r5, r3, r9
 80046d8:	464b      	movge	r3, r9
 80046da:	bfb8      	it	lt
 80046dc:	2300      	movlt	r3, #0
 80046de:	e77e      	b.n	80045de <_dtoa_r+0x6fe>
 80046e0:	9f07      	ldr	r7, [sp, #28]
 80046e2:	9d05      	ldr	r5, [sp, #20]
 80046e4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80046e6:	e783      	b.n	80045f0 <_dtoa_r+0x710>
 80046e8:	9a07      	ldr	r2, [sp, #28]
 80046ea:	e7ab      	b.n	8004644 <_dtoa_r+0x764>
 80046ec:	2300      	movs	r3, #0
 80046ee:	e7d4      	b.n	800469a <_dtoa_r+0x7ba>
 80046f0:	9b00      	ldr	r3, [sp, #0]
 80046f2:	e7d2      	b.n	800469a <_dtoa_r+0x7ba>
 80046f4:	2300      	movs	r3, #0
 80046f6:	9307      	str	r3, [sp, #28]
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80046fe:	6918      	ldr	r0, [r3, #16]
 8004700:	f000 fa4d 	bl	8004b9e <__hi0bits>
 8004704:	f1c0 0020 	rsb	r0, r0, #32
 8004708:	4440      	add	r0, r8
 800470a:	f010 001f 	ands.w	r0, r0, #31
 800470e:	d047      	beq.n	80047a0 <_dtoa_r+0x8c0>
 8004710:	f1c0 0320 	rsb	r3, r0, #32
 8004714:	2b04      	cmp	r3, #4
 8004716:	dd3b      	ble.n	8004790 <_dtoa_r+0x8b0>
 8004718:	9b05      	ldr	r3, [sp, #20]
 800471a:	f1c0 001c 	rsb	r0, r0, #28
 800471e:	4403      	add	r3, r0
 8004720:	9305      	str	r3, [sp, #20]
 8004722:	4405      	add	r5, r0
 8004724:	4480      	add	r8, r0
 8004726:	9b05      	ldr	r3, [sp, #20]
 8004728:	2b00      	cmp	r3, #0
 800472a:	dd05      	ble.n	8004738 <_dtoa_r+0x858>
 800472c:	461a      	mov	r2, r3
 800472e:	9904      	ldr	r1, [sp, #16]
 8004730:	4620      	mov	r0, r4
 8004732:	f000 fb6f 	bl	8004e14 <__lshift>
 8004736:	9004      	str	r0, [sp, #16]
 8004738:	f1b8 0f00 	cmp.w	r8, #0
 800473c:	dd05      	ble.n	800474a <_dtoa_r+0x86a>
 800473e:	4639      	mov	r1, r7
 8004740:	4642      	mov	r2, r8
 8004742:	4620      	mov	r0, r4
 8004744:	f000 fb66 	bl	8004e14 <__lshift>
 8004748:	4607      	mov	r7, r0
 800474a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800474c:	b353      	cbz	r3, 80047a4 <_dtoa_r+0x8c4>
 800474e:	4639      	mov	r1, r7
 8004750:	9804      	ldr	r0, [sp, #16]
 8004752:	f000 fbb3 	bl	8004ebc <__mcmp>
 8004756:	2800      	cmp	r0, #0
 8004758:	da24      	bge.n	80047a4 <_dtoa_r+0x8c4>
 800475a:	2300      	movs	r3, #0
 800475c:	220a      	movs	r2, #10
 800475e:	9904      	ldr	r1, [sp, #16]
 8004760:	4620      	mov	r0, r4
 8004762:	f000 f9e1 	bl	8004b28 <__multadd>
 8004766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004768:	9004      	str	r0, [sp, #16]
 800476a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800476e:	2b00      	cmp	r3, #0
 8004770:	f000 814d 	beq.w	8004a0e <_dtoa_r+0xb2e>
 8004774:	2300      	movs	r3, #0
 8004776:	4631      	mov	r1, r6
 8004778:	220a      	movs	r2, #10
 800477a:	4620      	mov	r0, r4
 800477c:	f000 f9d4 	bl	8004b28 <__multadd>
 8004780:	9b02      	ldr	r3, [sp, #8]
 8004782:	2b00      	cmp	r3, #0
 8004784:	4606      	mov	r6, r0
 8004786:	dc4f      	bgt.n	8004828 <_dtoa_r+0x948>
 8004788:	9b06      	ldr	r3, [sp, #24]
 800478a:	2b02      	cmp	r3, #2
 800478c:	dd4c      	ble.n	8004828 <_dtoa_r+0x948>
 800478e:	e011      	b.n	80047b4 <_dtoa_r+0x8d4>
 8004790:	d0c9      	beq.n	8004726 <_dtoa_r+0x846>
 8004792:	9a05      	ldr	r2, [sp, #20]
 8004794:	331c      	adds	r3, #28
 8004796:	441a      	add	r2, r3
 8004798:	9205      	str	r2, [sp, #20]
 800479a:	441d      	add	r5, r3
 800479c:	4498      	add	r8, r3
 800479e:	e7c2      	b.n	8004726 <_dtoa_r+0x846>
 80047a0:	4603      	mov	r3, r0
 80047a2:	e7f6      	b.n	8004792 <_dtoa_r+0x8b2>
 80047a4:	f1b9 0f00 	cmp.w	r9, #0
 80047a8:	dc38      	bgt.n	800481c <_dtoa_r+0x93c>
 80047aa:	9b06      	ldr	r3, [sp, #24]
 80047ac:	2b02      	cmp	r3, #2
 80047ae:	dd35      	ble.n	800481c <_dtoa_r+0x93c>
 80047b0:	f8cd 9008 	str.w	r9, [sp, #8]
 80047b4:	9b02      	ldr	r3, [sp, #8]
 80047b6:	b963      	cbnz	r3, 80047d2 <_dtoa_r+0x8f2>
 80047b8:	4639      	mov	r1, r7
 80047ba:	2205      	movs	r2, #5
 80047bc:	4620      	mov	r0, r4
 80047be:	f000 f9b3 	bl	8004b28 <__multadd>
 80047c2:	4601      	mov	r1, r0
 80047c4:	4607      	mov	r7, r0
 80047c6:	9804      	ldr	r0, [sp, #16]
 80047c8:	f000 fb78 	bl	8004ebc <__mcmp>
 80047cc:	2800      	cmp	r0, #0
 80047ce:	f73f adcc 	bgt.w	800436a <_dtoa_r+0x48a>
 80047d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80047d4:	465d      	mov	r5, fp
 80047d6:	ea6f 0a03 	mvn.w	sl, r3
 80047da:	f04f 0900 	mov.w	r9, #0
 80047de:	4639      	mov	r1, r7
 80047e0:	4620      	mov	r0, r4
 80047e2:	f000 f98a 	bl	8004afa <_Bfree>
 80047e6:	2e00      	cmp	r6, #0
 80047e8:	f43f aeb7 	beq.w	800455a <_dtoa_r+0x67a>
 80047ec:	f1b9 0f00 	cmp.w	r9, #0
 80047f0:	d005      	beq.n	80047fe <_dtoa_r+0x91e>
 80047f2:	45b1      	cmp	r9, r6
 80047f4:	d003      	beq.n	80047fe <_dtoa_r+0x91e>
 80047f6:	4649      	mov	r1, r9
 80047f8:	4620      	mov	r0, r4
 80047fa:	f000 f97e 	bl	8004afa <_Bfree>
 80047fe:	4631      	mov	r1, r6
 8004800:	4620      	mov	r0, r4
 8004802:	f000 f97a 	bl	8004afa <_Bfree>
 8004806:	e6a8      	b.n	800455a <_dtoa_r+0x67a>
 8004808:	2700      	movs	r7, #0
 800480a:	463e      	mov	r6, r7
 800480c:	e7e1      	b.n	80047d2 <_dtoa_r+0x8f2>
 800480e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8004812:	463e      	mov	r6, r7
 8004814:	e5a9      	b.n	800436a <_dtoa_r+0x48a>
 8004816:	bf00      	nop
 8004818:	40240000 	.word	0x40240000
 800481c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800481e:	f8cd 9008 	str.w	r9, [sp, #8]
 8004822:	2b00      	cmp	r3, #0
 8004824:	f000 80fa 	beq.w	8004a1c <_dtoa_r+0xb3c>
 8004828:	2d00      	cmp	r5, #0
 800482a:	dd05      	ble.n	8004838 <_dtoa_r+0x958>
 800482c:	4631      	mov	r1, r6
 800482e:	462a      	mov	r2, r5
 8004830:	4620      	mov	r0, r4
 8004832:	f000 faef 	bl	8004e14 <__lshift>
 8004836:	4606      	mov	r6, r0
 8004838:	9b07      	ldr	r3, [sp, #28]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d04c      	beq.n	80048d8 <_dtoa_r+0x9f8>
 800483e:	6871      	ldr	r1, [r6, #4]
 8004840:	4620      	mov	r0, r4
 8004842:	f000 f926 	bl	8004a92 <_Balloc>
 8004846:	6932      	ldr	r2, [r6, #16]
 8004848:	3202      	adds	r2, #2
 800484a:	4605      	mov	r5, r0
 800484c:	0092      	lsls	r2, r2, #2
 800484e:	f106 010c 	add.w	r1, r6, #12
 8004852:	300c      	adds	r0, #12
 8004854:	f000 f912 	bl	8004a7c <memcpy>
 8004858:	2201      	movs	r2, #1
 800485a:	4629      	mov	r1, r5
 800485c:	4620      	mov	r0, r4
 800485e:	f000 fad9 	bl	8004e14 <__lshift>
 8004862:	9b00      	ldr	r3, [sp, #0]
 8004864:	f8cd b014 	str.w	fp, [sp, #20]
 8004868:	f003 0301 	and.w	r3, r3, #1
 800486c:	46b1      	mov	r9, r6
 800486e:	9307      	str	r3, [sp, #28]
 8004870:	4606      	mov	r6, r0
 8004872:	4639      	mov	r1, r7
 8004874:	9804      	ldr	r0, [sp, #16]
 8004876:	f7ff faa5 	bl	8003dc4 <quorem>
 800487a:	4649      	mov	r1, r9
 800487c:	4605      	mov	r5, r0
 800487e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004882:	9804      	ldr	r0, [sp, #16]
 8004884:	f000 fb1a 	bl	8004ebc <__mcmp>
 8004888:	4632      	mov	r2, r6
 800488a:	9000      	str	r0, [sp, #0]
 800488c:	4639      	mov	r1, r7
 800488e:	4620      	mov	r0, r4
 8004890:	f000 fb2e 	bl	8004ef0 <__mdiff>
 8004894:	68c3      	ldr	r3, [r0, #12]
 8004896:	4602      	mov	r2, r0
 8004898:	bb03      	cbnz	r3, 80048dc <_dtoa_r+0x9fc>
 800489a:	4601      	mov	r1, r0
 800489c:	9008      	str	r0, [sp, #32]
 800489e:	9804      	ldr	r0, [sp, #16]
 80048a0:	f000 fb0c 	bl	8004ebc <__mcmp>
 80048a4:	9a08      	ldr	r2, [sp, #32]
 80048a6:	4603      	mov	r3, r0
 80048a8:	4611      	mov	r1, r2
 80048aa:	4620      	mov	r0, r4
 80048ac:	9308      	str	r3, [sp, #32]
 80048ae:	f000 f924 	bl	8004afa <_Bfree>
 80048b2:	9b08      	ldr	r3, [sp, #32]
 80048b4:	b9a3      	cbnz	r3, 80048e0 <_dtoa_r+0xa00>
 80048b6:	9a06      	ldr	r2, [sp, #24]
 80048b8:	b992      	cbnz	r2, 80048e0 <_dtoa_r+0xa00>
 80048ba:	9a07      	ldr	r2, [sp, #28]
 80048bc:	b982      	cbnz	r2, 80048e0 <_dtoa_r+0xa00>
 80048be:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80048c2:	d029      	beq.n	8004918 <_dtoa_r+0xa38>
 80048c4:	9b00      	ldr	r3, [sp, #0]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	dd01      	ble.n	80048ce <_dtoa_r+0x9ee>
 80048ca:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80048ce:	9b05      	ldr	r3, [sp, #20]
 80048d0:	1c5d      	adds	r5, r3, #1
 80048d2:	f883 8000 	strb.w	r8, [r3]
 80048d6:	e782      	b.n	80047de <_dtoa_r+0x8fe>
 80048d8:	4630      	mov	r0, r6
 80048da:	e7c2      	b.n	8004862 <_dtoa_r+0x982>
 80048dc:	2301      	movs	r3, #1
 80048de:	e7e3      	b.n	80048a8 <_dtoa_r+0x9c8>
 80048e0:	9a00      	ldr	r2, [sp, #0]
 80048e2:	2a00      	cmp	r2, #0
 80048e4:	db04      	blt.n	80048f0 <_dtoa_r+0xa10>
 80048e6:	d125      	bne.n	8004934 <_dtoa_r+0xa54>
 80048e8:	9a06      	ldr	r2, [sp, #24]
 80048ea:	bb1a      	cbnz	r2, 8004934 <_dtoa_r+0xa54>
 80048ec:	9a07      	ldr	r2, [sp, #28]
 80048ee:	bb0a      	cbnz	r2, 8004934 <_dtoa_r+0xa54>
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	ddec      	ble.n	80048ce <_dtoa_r+0x9ee>
 80048f4:	2201      	movs	r2, #1
 80048f6:	9904      	ldr	r1, [sp, #16]
 80048f8:	4620      	mov	r0, r4
 80048fa:	f000 fa8b 	bl	8004e14 <__lshift>
 80048fe:	4639      	mov	r1, r7
 8004900:	9004      	str	r0, [sp, #16]
 8004902:	f000 fadb 	bl	8004ebc <__mcmp>
 8004906:	2800      	cmp	r0, #0
 8004908:	dc03      	bgt.n	8004912 <_dtoa_r+0xa32>
 800490a:	d1e0      	bne.n	80048ce <_dtoa_r+0x9ee>
 800490c:	f018 0f01 	tst.w	r8, #1
 8004910:	d0dd      	beq.n	80048ce <_dtoa_r+0x9ee>
 8004912:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004916:	d1d8      	bne.n	80048ca <_dtoa_r+0x9ea>
 8004918:	9b05      	ldr	r3, [sp, #20]
 800491a:	9a05      	ldr	r2, [sp, #20]
 800491c:	1c5d      	adds	r5, r3, #1
 800491e:	2339      	movs	r3, #57	; 0x39
 8004920:	7013      	strb	r3, [r2, #0]
 8004922:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004926:	2b39      	cmp	r3, #57	; 0x39
 8004928:	f105 32ff 	add.w	r2, r5, #4294967295
 800492c:	d04f      	beq.n	80049ce <_dtoa_r+0xaee>
 800492e:	3301      	adds	r3, #1
 8004930:	7013      	strb	r3, [r2, #0]
 8004932:	e754      	b.n	80047de <_dtoa_r+0x8fe>
 8004934:	9a05      	ldr	r2, [sp, #20]
 8004936:	2b00      	cmp	r3, #0
 8004938:	f102 0501 	add.w	r5, r2, #1
 800493c:	dd06      	ble.n	800494c <_dtoa_r+0xa6c>
 800493e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004942:	d0e9      	beq.n	8004918 <_dtoa_r+0xa38>
 8004944:	f108 0801 	add.w	r8, r8, #1
 8004948:	9b05      	ldr	r3, [sp, #20]
 800494a:	e7c2      	b.n	80048d2 <_dtoa_r+0x9f2>
 800494c:	9a02      	ldr	r2, [sp, #8]
 800494e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8004952:	eba5 030b 	sub.w	r3, r5, fp
 8004956:	4293      	cmp	r3, r2
 8004958:	d021      	beq.n	800499e <_dtoa_r+0xabe>
 800495a:	2300      	movs	r3, #0
 800495c:	220a      	movs	r2, #10
 800495e:	9904      	ldr	r1, [sp, #16]
 8004960:	4620      	mov	r0, r4
 8004962:	f000 f8e1 	bl	8004b28 <__multadd>
 8004966:	45b1      	cmp	r9, r6
 8004968:	9004      	str	r0, [sp, #16]
 800496a:	f04f 0300 	mov.w	r3, #0
 800496e:	f04f 020a 	mov.w	r2, #10
 8004972:	4649      	mov	r1, r9
 8004974:	4620      	mov	r0, r4
 8004976:	d105      	bne.n	8004984 <_dtoa_r+0xaa4>
 8004978:	f000 f8d6 	bl	8004b28 <__multadd>
 800497c:	4681      	mov	r9, r0
 800497e:	4606      	mov	r6, r0
 8004980:	9505      	str	r5, [sp, #20]
 8004982:	e776      	b.n	8004872 <_dtoa_r+0x992>
 8004984:	f000 f8d0 	bl	8004b28 <__multadd>
 8004988:	4631      	mov	r1, r6
 800498a:	4681      	mov	r9, r0
 800498c:	2300      	movs	r3, #0
 800498e:	220a      	movs	r2, #10
 8004990:	4620      	mov	r0, r4
 8004992:	f000 f8c9 	bl	8004b28 <__multadd>
 8004996:	4606      	mov	r6, r0
 8004998:	e7f2      	b.n	8004980 <_dtoa_r+0xaa0>
 800499a:	f04f 0900 	mov.w	r9, #0
 800499e:	2201      	movs	r2, #1
 80049a0:	9904      	ldr	r1, [sp, #16]
 80049a2:	4620      	mov	r0, r4
 80049a4:	f000 fa36 	bl	8004e14 <__lshift>
 80049a8:	4639      	mov	r1, r7
 80049aa:	9004      	str	r0, [sp, #16]
 80049ac:	f000 fa86 	bl	8004ebc <__mcmp>
 80049b0:	2800      	cmp	r0, #0
 80049b2:	dcb6      	bgt.n	8004922 <_dtoa_r+0xa42>
 80049b4:	d102      	bne.n	80049bc <_dtoa_r+0xadc>
 80049b6:	f018 0f01 	tst.w	r8, #1
 80049ba:	d1b2      	bne.n	8004922 <_dtoa_r+0xa42>
 80049bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80049c0:	2b30      	cmp	r3, #48	; 0x30
 80049c2:	f105 32ff 	add.w	r2, r5, #4294967295
 80049c6:	f47f af0a 	bne.w	80047de <_dtoa_r+0x8fe>
 80049ca:	4615      	mov	r5, r2
 80049cc:	e7f6      	b.n	80049bc <_dtoa_r+0xadc>
 80049ce:	4593      	cmp	fp, r2
 80049d0:	d105      	bne.n	80049de <_dtoa_r+0xafe>
 80049d2:	2331      	movs	r3, #49	; 0x31
 80049d4:	f10a 0a01 	add.w	sl, sl, #1
 80049d8:	f88b 3000 	strb.w	r3, [fp]
 80049dc:	e6ff      	b.n	80047de <_dtoa_r+0x8fe>
 80049de:	4615      	mov	r5, r2
 80049e0:	e79f      	b.n	8004922 <_dtoa_r+0xa42>
 80049e2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8004a48 <_dtoa_r+0xb68>
 80049e6:	e007      	b.n	80049f8 <_dtoa_r+0xb18>
 80049e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80049ea:	f8df b060 	ldr.w	fp, [pc, #96]	; 8004a4c <_dtoa_r+0xb6c>
 80049ee:	b11b      	cbz	r3, 80049f8 <_dtoa_r+0xb18>
 80049f0:	f10b 0308 	add.w	r3, fp, #8
 80049f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80049f6:	6013      	str	r3, [r2, #0]
 80049f8:	4658      	mov	r0, fp
 80049fa:	b017      	add	sp, #92	; 0x5c
 80049fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a00:	9b06      	ldr	r3, [sp, #24]
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	f77f ae35 	ble.w	8004672 <_dtoa_r+0x792>
 8004a08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a0a:	9307      	str	r3, [sp, #28]
 8004a0c:	e649      	b.n	80046a2 <_dtoa_r+0x7c2>
 8004a0e:	9b02      	ldr	r3, [sp, #8]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	dc03      	bgt.n	8004a1c <_dtoa_r+0xb3c>
 8004a14:	9b06      	ldr	r3, [sp, #24]
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	f73f aecc 	bgt.w	80047b4 <_dtoa_r+0x8d4>
 8004a1c:	465d      	mov	r5, fp
 8004a1e:	4639      	mov	r1, r7
 8004a20:	9804      	ldr	r0, [sp, #16]
 8004a22:	f7ff f9cf 	bl	8003dc4 <quorem>
 8004a26:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004a2a:	f805 8b01 	strb.w	r8, [r5], #1
 8004a2e:	9a02      	ldr	r2, [sp, #8]
 8004a30:	eba5 030b 	sub.w	r3, r5, fp
 8004a34:	429a      	cmp	r2, r3
 8004a36:	ddb0      	ble.n	800499a <_dtoa_r+0xaba>
 8004a38:	2300      	movs	r3, #0
 8004a3a:	220a      	movs	r2, #10
 8004a3c:	9904      	ldr	r1, [sp, #16]
 8004a3e:	4620      	mov	r0, r4
 8004a40:	f000 f872 	bl	8004b28 <__multadd>
 8004a44:	9004      	str	r0, [sp, #16]
 8004a46:	e7ea      	b.n	8004a1e <_dtoa_r+0xb3e>
 8004a48:	080055ac 	.word	0x080055ac
 8004a4c:	080055d0 	.word	0x080055d0

08004a50 <_localeconv_r>:
 8004a50:	4b04      	ldr	r3, [pc, #16]	; (8004a64 <_localeconv_r+0x14>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	6a18      	ldr	r0, [r3, #32]
 8004a56:	4b04      	ldr	r3, [pc, #16]	; (8004a68 <_localeconv_r+0x18>)
 8004a58:	2800      	cmp	r0, #0
 8004a5a:	bf08      	it	eq
 8004a5c:	4618      	moveq	r0, r3
 8004a5e:	30f0      	adds	r0, #240	; 0xf0
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	2000000c 	.word	0x2000000c
 8004a68:	20000070 	.word	0x20000070

08004a6c <malloc>:
 8004a6c:	4b02      	ldr	r3, [pc, #8]	; (8004a78 <malloc+0xc>)
 8004a6e:	4601      	mov	r1, r0
 8004a70:	6818      	ldr	r0, [r3, #0]
 8004a72:	f000 bb45 	b.w	8005100 <_malloc_r>
 8004a76:	bf00      	nop
 8004a78:	2000000c 	.word	0x2000000c

08004a7c <memcpy>:
 8004a7c:	b510      	push	{r4, lr}
 8004a7e:	1e43      	subs	r3, r0, #1
 8004a80:	440a      	add	r2, r1
 8004a82:	4291      	cmp	r1, r2
 8004a84:	d100      	bne.n	8004a88 <memcpy+0xc>
 8004a86:	bd10      	pop	{r4, pc}
 8004a88:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a90:	e7f7      	b.n	8004a82 <memcpy+0x6>

08004a92 <_Balloc>:
 8004a92:	b570      	push	{r4, r5, r6, lr}
 8004a94:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004a96:	4604      	mov	r4, r0
 8004a98:	460e      	mov	r6, r1
 8004a9a:	b93d      	cbnz	r5, 8004aac <_Balloc+0x1a>
 8004a9c:	2010      	movs	r0, #16
 8004a9e:	f7ff ffe5 	bl	8004a6c <malloc>
 8004aa2:	6260      	str	r0, [r4, #36]	; 0x24
 8004aa4:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004aa8:	6005      	str	r5, [r0, #0]
 8004aaa:	60c5      	str	r5, [r0, #12]
 8004aac:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004aae:	68eb      	ldr	r3, [r5, #12]
 8004ab0:	b183      	cbz	r3, 8004ad4 <_Balloc+0x42>
 8004ab2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004aba:	b9b8      	cbnz	r0, 8004aec <_Balloc+0x5a>
 8004abc:	2101      	movs	r1, #1
 8004abe:	fa01 f506 	lsl.w	r5, r1, r6
 8004ac2:	1d6a      	adds	r2, r5, #5
 8004ac4:	0092      	lsls	r2, r2, #2
 8004ac6:	4620      	mov	r0, r4
 8004ac8:	f000 fabe 	bl	8005048 <_calloc_r>
 8004acc:	b160      	cbz	r0, 8004ae8 <_Balloc+0x56>
 8004ace:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8004ad2:	e00e      	b.n	8004af2 <_Balloc+0x60>
 8004ad4:	2221      	movs	r2, #33	; 0x21
 8004ad6:	2104      	movs	r1, #4
 8004ad8:	4620      	mov	r0, r4
 8004ada:	f000 fab5 	bl	8005048 <_calloc_r>
 8004ade:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ae0:	60e8      	str	r0, [r5, #12]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d1e4      	bne.n	8004ab2 <_Balloc+0x20>
 8004ae8:	2000      	movs	r0, #0
 8004aea:	bd70      	pop	{r4, r5, r6, pc}
 8004aec:	6802      	ldr	r2, [r0, #0]
 8004aee:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8004af2:	2300      	movs	r3, #0
 8004af4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004af8:	e7f7      	b.n	8004aea <_Balloc+0x58>

08004afa <_Bfree>:
 8004afa:	b570      	push	{r4, r5, r6, lr}
 8004afc:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004afe:	4606      	mov	r6, r0
 8004b00:	460d      	mov	r5, r1
 8004b02:	b93c      	cbnz	r4, 8004b14 <_Bfree+0x1a>
 8004b04:	2010      	movs	r0, #16
 8004b06:	f7ff ffb1 	bl	8004a6c <malloc>
 8004b0a:	6270      	str	r0, [r6, #36]	; 0x24
 8004b0c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004b10:	6004      	str	r4, [r0, #0]
 8004b12:	60c4      	str	r4, [r0, #12]
 8004b14:	b13d      	cbz	r5, 8004b26 <_Bfree+0x2c>
 8004b16:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004b18:	686a      	ldr	r2, [r5, #4]
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004b20:	6029      	str	r1, [r5, #0]
 8004b22:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004b26:	bd70      	pop	{r4, r5, r6, pc}

08004b28 <__multadd>:
 8004b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b2c:	690d      	ldr	r5, [r1, #16]
 8004b2e:	461f      	mov	r7, r3
 8004b30:	4606      	mov	r6, r0
 8004b32:	460c      	mov	r4, r1
 8004b34:	f101 0c14 	add.w	ip, r1, #20
 8004b38:	2300      	movs	r3, #0
 8004b3a:	f8dc 0000 	ldr.w	r0, [ip]
 8004b3e:	b281      	uxth	r1, r0
 8004b40:	fb02 7101 	mla	r1, r2, r1, r7
 8004b44:	0c0f      	lsrs	r7, r1, #16
 8004b46:	0c00      	lsrs	r0, r0, #16
 8004b48:	fb02 7000 	mla	r0, r2, r0, r7
 8004b4c:	b289      	uxth	r1, r1
 8004b4e:	3301      	adds	r3, #1
 8004b50:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8004b54:	429d      	cmp	r5, r3
 8004b56:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8004b5a:	f84c 1b04 	str.w	r1, [ip], #4
 8004b5e:	dcec      	bgt.n	8004b3a <__multadd+0x12>
 8004b60:	b1d7      	cbz	r7, 8004b98 <__multadd+0x70>
 8004b62:	68a3      	ldr	r3, [r4, #8]
 8004b64:	42ab      	cmp	r3, r5
 8004b66:	dc12      	bgt.n	8004b8e <__multadd+0x66>
 8004b68:	6861      	ldr	r1, [r4, #4]
 8004b6a:	4630      	mov	r0, r6
 8004b6c:	3101      	adds	r1, #1
 8004b6e:	f7ff ff90 	bl	8004a92 <_Balloc>
 8004b72:	6922      	ldr	r2, [r4, #16]
 8004b74:	3202      	adds	r2, #2
 8004b76:	f104 010c 	add.w	r1, r4, #12
 8004b7a:	4680      	mov	r8, r0
 8004b7c:	0092      	lsls	r2, r2, #2
 8004b7e:	300c      	adds	r0, #12
 8004b80:	f7ff ff7c 	bl	8004a7c <memcpy>
 8004b84:	4621      	mov	r1, r4
 8004b86:	4630      	mov	r0, r6
 8004b88:	f7ff ffb7 	bl	8004afa <_Bfree>
 8004b8c:	4644      	mov	r4, r8
 8004b8e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004b92:	3501      	adds	r5, #1
 8004b94:	615f      	str	r7, [r3, #20]
 8004b96:	6125      	str	r5, [r4, #16]
 8004b98:	4620      	mov	r0, r4
 8004b9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004b9e <__hi0bits>:
 8004b9e:	0c02      	lsrs	r2, r0, #16
 8004ba0:	0412      	lsls	r2, r2, #16
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	b9b2      	cbnz	r2, 8004bd4 <__hi0bits+0x36>
 8004ba6:	0403      	lsls	r3, r0, #16
 8004ba8:	2010      	movs	r0, #16
 8004baa:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004bae:	bf04      	itt	eq
 8004bb0:	021b      	lsleq	r3, r3, #8
 8004bb2:	3008      	addeq	r0, #8
 8004bb4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004bb8:	bf04      	itt	eq
 8004bba:	011b      	lsleq	r3, r3, #4
 8004bbc:	3004      	addeq	r0, #4
 8004bbe:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004bc2:	bf04      	itt	eq
 8004bc4:	009b      	lsleq	r3, r3, #2
 8004bc6:	3002      	addeq	r0, #2
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	db06      	blt.n	8004bda <__hi0bits+0x3c>
 8004bcc:	005b      	lsls	r3, r3, #1
 8004bce:	d503      	bpl.n	8004bd8 <__hi0bits+0x3a>
 8004bd0:	3001      	adds	r0, #1
 8004bd2:	4770      	bx	lr
 8004bd4:	2000      	movs	r0, #0
 8004bd6:	e7e8      	b.n	8004baa <__hi0bits+0xc>
 8004bd8:	2020      	movs	r0, #32
 8004bda:	4770      	bx	lr

08004bdc <__lo0bits>:
 8004bdc:	6803      	ldr	r3, [r0, #0]
 8004bde:	f013 0207 	ands.w	r2, r3, #7
 8004be2:	4601      	mov	r1, r0
 8004be4:	d00b      	beq.n	8004bfe <__lo0bits+0x22>
 8004be6:	07da      	lsls	r2, r3, #31
 8004be8:	d423      	bmi.n	8004c32 <__lo0bits+0x56>
 8004bea:	0798      	lsls	r0, r3, #30
 8004bec:	bf49      	itett	mi
 8004bee:	085b      	lsrmi	r3, r3, #1
 8004bf0:	089b      	lsrpl	r3, r3, #2
 8004bf2:	2001      	movmi	r0, #1
 8004bf4:	600b      	strmi	r3, [r1, #0]
 8004bf6:	bf5c      	itt	pl
 8004bf8:	600b      	strpl	r3, [r1, #0]
 8004bfa:	2002      	movpl	r0, #2
 8004bfc:	4770      	bx	lr
 8004bfe:	b298      	uxth	r0, r3
 8004c00:	b9a8      	cbnz	r0, 8004c2e <__lo0bits+0x52>
 8004c02:	0c1b      	lsrs	r3, r3, #16
 8004c04:	2010      	movs	r0, #16
 8004c06:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004c0a:	bf04      	itt	eq
 8004c0c:	0a1b      	lsreq	r3, r3, #8
 8004c0e:	3008      	addeq	r0, #8
 8004c10:	071a      	lsls	r2, r3, #28
 8004c12:	bf04      	itt	eq
 8004c14:	091b      	lsreq	r3, r3, #4
 8004c16:	3004      	addeq	r0, #4
 8004c18:	079a      	lsls	r2, r3, #30
 8004c1a:	bf04      	itt	eq
 8004c1c:	089b      	lsreq	r3, r3, #2
 8004c1e:	3002      	addeq	r0, #2
 8004c20:	07da      	lsls	r2, r3, #31
 8004c22:	d402      	bmi.n	8004c2a <__lo0bits+0x4e>
 8004c24:	085b      	lsrs	r3, r3, #1
 8004c26:	d006      	beq.n	8004c36 <__lo0bits+0x5a>
 8004c28:	3001      	adds	r0, #1
 8004c2a:	600b      	str	r3, [r1, #0]
 8004c2c:	4770      	bx	lr
 8004c2e:	4610      	mov	r0, r2
 8004c30:	e7e9      	b.n	8004c06 <__lo0bits+0x2a>
 8004c32:	2000      	movs	r0, #0
 8004c34:	4770      	bx	lr
 8004c36:	2020      	movs	r0, #32
 8004c38:	4770      	bx	lr

08004c3a <__i2b>:
 8004c3a:	b510      	push	{r4, lr}
 8004c3c:	460c      	mov	r4, r1
 8004c3e:	2101      	movs	r1, #1
 8004c40:	f7ff ff27 	bl	8004a92 <_Balloc>
 8004c44:	2201      	movs	r2, #1
 8004c46:	6144      	str	r4, [r0, #20]
 8004c48:	6102      	str	r2, [r0, #16]
 8004c4a:	bd10      	pop	{r4, pc}

08004c4c <__multiply>:
 8004c4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c50:	4614      	mov	r4, r2
 8004c52:	690a      	ldr	r2, [r1, #16]
 8004c54:	6923      	ldr	r3, [r4, #16]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	bfb8      	it	lt
 8004c5a:	460b      	movlt	r3, r1
 8004c5c:	4688      	mov	r8, r1
 8004c5e:	bfbc      	itt	lt
 8004c60:	46a0      	movlt	r8, r4
 8004c62:	461c      	movlt	r4, r3
 8004c64:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004c68:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004c6c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004c70:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8004c74:	eb07 0609 	add.w	r6, r7, r9
 8004c78:	42b3      	cmp	r3, r6
 8004c7a:	bfb8      	it	lt
 8004c7c:	3101      	addlt	r1, #1
 8004c7e:	f7ff ff08 	bl	8004a92 <_Balloc>
 8004c82:	f100 0514 	add.w	r5, r0, #20
 8004c86:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8004c8a:	462b      	mov	r3, r5
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	4573      	cmp	r3, lr
 8004c90:	d316      	bcc.n	8004cc0 <__multiply+0x74>
 8004c92:	f104 0214 	add.w	r2, r4, #20
 8004c96:	f108 0114 	add.w	r1, r8, #20
 8004c9a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8004c9e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8004ca2:	9300      	str	r3, [sp, #0]
 8004ca4:	9b00      	ldr	r3, [sp, #0]
 8004ca6:	9201      	str	r2, [sp, #4]
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d80c      	bhi.n	8004cc6 <__multiply+0x7a>
 8004cac:	2e00      	cmp	r6, #0
 8004cae:	dd03      	ble.n	8004cb8 <__multiply+0x6c>
 8004cb0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d05d      	beq.n	8004d74 <__multiply+0x128>
 8004cb8:	6106      	str	r6, [r0, #16]
 8004cba:	b003      	add	sp, #12
 8004cbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cc0:	f843 2b04 	str.w	r2, [r3], #4
 8004cc4:	e7e3      	b.n	8004c8e <__multiply+0x42>
 8004cc6:	f8b2 b000 	ldrh.w	fp, [r2]
 8004cca:	f1bb 0f00 	cmp.w	fp, #0
 8004cce:	d023      	beq.n	8004d18 <__multiply+0xcc>
 8004cd0:	4689      	mov	r9, r1
 8004cd2:	46ac      	mov	ip, r5
 8004cd4:	f04f 0800 	mov.w	r8, #0
 8004cd8:	f859 4b04 	ldr.w	r4, [r9], #4
 8004cdc:	f8dc a000 	ldr.w	sl, [ip]
 8004ce0:	b2a3      	uxth	r3, r4
 8004ce2:	fa1f fa8a 	uxth.w	sl, sl
 8004ce6:	fb0b a303 	mla	r3, fp, r3, sl
 8004cea:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004cee:	f8dc 4000 	ldr.w	r4, [ip]
 8004cf2:	4443      	add	r3, r8
 8004cf4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004cf8:	fb0b 840a 	mla	r4, fp, sl, r8
 8004cfc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8004d00:	46e2      	mov	sl, ip
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004d08:	454f      	cmp	r7, r9
 8004d0a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004d0e:	f84a 3b04 	str.w	r3, [sl], #4
 8004d12:	d82b      	bhi.n	8004d6c <__multiply+0x120>
 8004d14:	f8cc 8004 	str.w	r8, [ip, #4]
 8004d18:	9b01      	ldr	r3, [sp, #4]
 8004d1a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8004d1e:	3204      	adds	r2, #4
 8004d20:	f1ba 0f00 	cmp.w	sl, #0
 8004d24:	d020      	beq.n	8004d68 <__multiply+0x11c>
 8004d26:	682b      	ldr	r3, [r5, #0]
 8004d28:	4689      	mov	r9, r1
 8004d2a:	46a8      	mov	r8, r5
 8004d2c:	f04f 0b00 	mov.w	fp, #0
 8004d30:	f8b9 c000 	ldrh.w	ip, [r9]
 8004d34:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8004d38:	fb0a 440c 	mla	r4, sl, ip, r4
 8004d3c:	445c      	add	r4, fp
 8004d3e:	46c4      	mov	ip, r8
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004d46:	f84c 3b04 	str.w	r3, [ip], #4
 8004d4a:	f859 3b04 	ldr.w	r3, [r9], #4
 8004d4e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8004d52:	0c1b      	lsrs	r3, r3, #16
 8004d54:	fb0a b303 	mla	r3, sl, r3, fp
 8004d58:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8004d5c:	454f      	cmp	r7, r9
 8004d5e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8004d62:	d805      	bhi.n	8004d70 <__multiply+0x124>
 8004d64:	f8c8 3004 	str.w	r3, [r8, #4]
 8004d68:	3504      	adds	r5, #4
 8004d6a:	e79b      	b.n	8004ca4 <__multiply+0x58>
 8004d6c:	46d4      	mov	ip, sl
 8004d6e:	e7b3      	b.n	8004cd8 <__multiply+0x8c>
 8004d70:	46e0      	mov	r8, ip
 8004d72:	e7dd      	b.n	8004d30 <__multiply+0xe4>
 8004d74:	3e01      	subs	r6, #1
 8004d76:	e799      	b.n	8004cac <__multiply+0x60>

08004d78 <__pow5mult>:
 8004d78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d7c:	4615      	mov	r5, r2
 8004d7e:	f012 0203 	ands.w	r2, r2, #3
 8004d82:	4606      	mov	r6, r0
 8004d84:	460f      	mov	r7, r1
 8004d86:	d007      	beq.n	8004d98 <__pow5mult+0x20>
 8004d88:	3a01      	subs	r2, #1
 8004d8a:	4c21      	ldr	r4, [pc, #132]	; (8004e10 <__pow5mult+0x98>)
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004d92:	f7ff fec9 	bl	8004b28 <__multadd>
 8004d96:	4607      	mov	r7, r0
 8004d98:	10ad      	asrs	r5, r5, #2
 8004d9a:	d035      	beq.n	8004e08 <__pow5mult+0x90>
 8004d9c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004d9e:	b93c      	cbnz	r4, 8004db0 <__pow5mult+0x38>
 8004da0:	2010      	movs	r0, #16
 8004da2:	f7ff fe63 	bl	8004a6c <malloc>
 8004da6:	6270      	str	r0, [r6, #36]	; 0x24
 8004da8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004dac:	6004      	str	r4, [r0, #0]
 8004dae:	60c4      	str	r4, [r0, #12]
 8004db0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004db4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004db8:	b94c      	cbnz	r4, 8004dce <__pow5mult+0x56>
 8004dba:	f240 2171 	movw	r1, #625	; 0x271
 8004dbe:	4630      	mov	r0, r6
 8004dc0:	f7ff ff3b 	bl	8004c3a <__i2b>
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	f8c8 0008 	str.w	r0, [r8, #8]
 8004dca:	4604      	mov	r4, r0
 8004dcc:	6003      	str	r3, [r0, #0]
 8004dce:	f04f 0800 	mov.w	r8, #0
 8004dd2:	07eb      	lsls	r3, r5, #31
 8004dd4:	d50a      	bpl.n	8004dec <__pow5mult+0x74>
 8004dd6:	4639      	mov	r1, r7
 8004dd8:	4622      	mov	r2, r4
 8004dda:	4630      	mov	r0, r6
 8004ddc:	f7ff ff36 	bl	8004c4c <__multiply>
 8004de0:	4639      	mov	r1, r7
 8004de2:	4681      	mov	r9, r0
 8004de4:	4630      	mov	r0, r6
 8004de6:	f7ff fe88 	bl	8004afa <_Bfree>
 8004dea:	464f      	mov	r7, r9
 8004dec:	106d      	asrs	r5, r5, #1
 8004dee:	d00b      	beq.n	8004e08 <__pow5mult+0x90>
 8004df0:	6820      	ldr	r0, [r4, #0]
 8004df2:	b938      	cbnz	r0, 8004e04 <__pow5mult+0x8c>
 8004df4:	4622      	mov	r2, r4
 8004df6:	4621      	mov	r1, r4
 8004df8:	4630      	mov	r0, r6
 8004dfa:	f7ff ff27 	bl	8004c4c <__multiply>
 8004dfe:	6020      	str	r0, [r4, #0]
 8004e00:	f8c0 8000 	str.w	r8, [r0]
 8004e04:	4604      	mov	r4, r0
 8004e06:	e7e4      	b.n	8004dd2 <__pow5mult+0x5a>
 8004e08:	4638      	mov	r0, r7
 8004e0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e0e:	bf00      	nop
 8004e10:	080056d0 	.word	0x080056d0

08004e14 <__lshift>:
 8004e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e18:	460c      	mov	r4, r1
 8004e1a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004e1e:	6923      	ldr	r3, [r4, #16]
 8004e20:	6849      	ldr	r1, [r1, #4]
 8004e22:	eb0a 0903 	add.w	r9, sl, r3
 8004e26:	68a3      	ldr	r3, [r4, #8]
 8004e28:	4607      	mov	r7, r0
 8004e2a:	4616      	mov	r6, r2
 8004e2c:	f109 0501 	add.w	r5, r9, #1
 8004e30:	42ab      	cmp	r3, r5
 8004e32:	db32      	blt.n	8004e9a <__lshift+0x86>
 8004e34:	4638      	mov	r0, r7
 8004e36:	f7ff fe2c 	bl	8004a92 <_Balloc>
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	4680      	mov	r8, r0
 8004e3e:	f100 0114 	add.w	r1, r0, #20
 8004e42:	461a      	mov	r2, r3
 8004e44:	4553      	cmp	r3, sl
 8004e46:	db2b      	blt.n	8004ea0 <__lshift+0x8c>
 8004e48:	6920      	ldr	r0, [r4, #16]
 8004e4a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004e4e:	f104 0314 	add.w	r3, r4, #20
 8004e52:	f016 021f 	ands.w	r2, r6, #31
 8004e56:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004e5a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004e5e:	d025      	beq.n	8004eac <__lshift+0x98>
 8004e60:	f1c2 0e20 	rsb	lr, r2, #32
 8004e64:	2000      	movs	r0, #0
 8004e66:	681e      	ldr	r6, [r3, #0]
 8004e68:	468a      	mov	sl, r1
 8004e6a:	4096      	lsls	r6, r2
 8004e6c:	4330      	orrs	r0, r6
 8004e6e:	f84a 0b04 	str.w	r0, [sl], #4
 8004e72:	f853 0b04 	ldr.w	r0, [r3], #4
 8004e76:	459c      	cmp	ip, r3
 8004e78:	fa20 f00e 	lsr.w	r0, r0, lr
 8004e7c:	d814      	bhi.n	8004ea8 <__lshift+0x94>
 8004e7e:	6048      	str	r0, [r1, #4]
 8004e80:	b108      	cbz	r0, 8004e86 <__lshift+0x72>
 8004e82:	f109 0502 	add.w	r5, r9, #2
 8004e86:	3d01      	subs	r5, #1
 8004e88:	4638      	mov	r0, r7
 8004e8a:	f8c8 5010 	str.w	r5, [r8, #16]
 8004e8e:	4621      	mov	r1, r4
 8004e90:	f7ff fe33 	bl	8004afa <_Bfree>
 8004e94:	4640      	mov	r0, r8
 8004e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e9a:	3101      	adds	r1, #1
 8004e9c:	005b      	lsls	r3, r3, #1
 8004e9e:	e7c7      	b.n	8004e30 <__lshift+0x1c>
 8004ea0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	e7cd      	b.n	8004e44 <__lshift+0x30>
 8004ea8:	4651      	mov	r1, sl
 8004eaa:	e7dc      	b.n	8004e66 <__lshift+0x52>
 8004eac:	3904      	subs	r1, #4
 8004eae:	f853 2b04 	ldr.w	r2, [r3], #4
 8004eb2:	f841 2f04 	str.w	r2, [r1, #4]!
 8004eb6:	459c      	cmp	ip, r3
 8004eb8:	d8f9      	bhi.n	8004eae <__lshift+0x9a>
 8004eba:	e7e4      	b.n	8004e86 <__lshift+0x72>

08004ebc <__mcmp>:
 8004ebc:	6903      	ldr	r3, [r0, #16]
 8004ebe:	690a      	ldr	r2, [r1, #16]
 8004ec0:	1a9b      	subs	r3, r3, r2
 8004ec2:	b530      	push	{r4, r5, lr}
 8004ec4:	d10c      	bne.n	8004ee0 <__mcmp+0x24>
 8004ec6:	0092      	lsls	r2, r2, #2
 8004ec8:	3014      	adds	r0, #20
 8004eca:	3114      	adds	r1, #20
 8004ecc:	1884      	adds	r4, r0, r2
 8004ece:	4411      	add	r1, r2
 8004ed0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004ed4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004ed8:	4295      	cmp	r5, r2
 8004eda:	d003      	beq.n	8004ee4 <__mcmp+0x28>
 8004edc:	d305      	bcc.n	8004eea <__mcmp+0x2e>
 8004ede:	2301      	movs	r3, #1
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	bd30      	pop	{r4, r5, pc}
 8004ee4:	42a0      	cmp	r0, r4
 8004ee6:	d3f3      	bcc.n	8004ed0 <__mcmp+0x14>
 8004ee8:	e7fa      	b.n	8004ee0 <__mcmp+0x24>
 8004eea:	f04f 33ff 	mov.w	r3, #4294967295
 8004eee:	e7f7      	b.n	8004ee0 <__mcmp+0x24>

08004ef0 <__mdiff>:
 8004ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ef4:	460d      	mov	r5, r1
 8004ef6:	4607      	mov	r7, r0
 8004ef8:	4611      	mov	r1, r2
 8004efa:	4628      	mov	r0, r5
 8004efc:	4614      	mov	r4, r2
 8004efe:	f7ff ffdd 	bl	8004ebc <__mcmp>
 8004f02:	1e06      	subs	r6, r0, #0
 8004f04:	d108      	bne.n	8004f18 <__mdiff+0x28>
 8004f06:	4631      	mov	r1, r6
 8004f08:	4638      	mov	r0, r7
 8004f0a:	f7ff fdc2 	bl	8004a92 <_Balloc>
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8004f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f18:	bfa4      	itt	ge
 8004f1a:	4623      	movge	r3, r4
 8004f1c:	462c      	movge	r4, r5
 8004f1e:	4638      	mov	r0, r7
 8004f20:	6861      	ldr	r1, [r4, #4]
 8004f22:	bfa6      	itte	ge
 8004f24:	461d      	movge	r5, r3
 8004f26:	2600      	movge	r6, #0
 8004f28:	2601      	movlt	r6, #1
 8004f2a:	f7ff fdb2 	bl	8004a92 <_Balloc>
 8004f2e:	692b      	ldr	r3, [r5, #16]
 8004f30:	60c6      	str	r6, [r0, #12]
 8004f32:	6926      	ldr	r6, [r4, #16]
 8004f34:	f105 0914 	add.w	r9, r5, #20
 8004f38:	f104 0214 	add.w	r2, r4, #20
 8004f3c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8004f40:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8004f44:	f100 0514 	add.w	r5, r0, #20
 8004f48:	f04f 0e00 	mov.w	lr, #0
 8004f4c:	f852 ab04 	ldr.w	sl, [r2], #4
 8004f50:	f859 4b04 	ldr.w	r4, [r9], #4
 8004f54:	fa1e f18a 	uxtah	r1, lr, sl
 8004f58:	b2a3      	uxth	r3, r4
 8004f5a:	1ac9      	subs	r1, r1, r3
 8004f5c:	0c23      	lsrs	r3, r4, #16
 8004f5e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8004f62:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004f66:	b289      	uxth	r1, r1
 8004f68:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8004f6c:	45c8      	cmp	r8, r9
 8004f6e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8004f72:	4694      	mov	ip, r2
 8004f74:	f845 3b04 	str.w	r3, [r5], #4
 8004f78:	d8e8      	bhi.n	8004f4c <__mdiff+0x5c>
 8004f7a:	45bc      	cmp	ip, r7
 8004f7c:	d304      	bcc.n	8004f88 <__mdiff+0x98>
 8004f7e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8004f82:	b183      	cbz	r3, 8004fa6 <__mdiff+0xb6>
 8004f84:	6106      	str	r6, [r0, #16]
 8004f86:	e7c5      	b.n	8004f14 <__mdiff+0x24>
 8004f88:	f85c 1b04 	ldr.w	r1, [ip], #4
 8004f8c:	fa1e f381 	uxtah	r3, lr, r1
 8004f90:	141a      	asrs	r2, r3, #16
 8004f92:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f9c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004fa0:	f845 3b04 	str.w	r3, [r5], #4
 8004fa4:	e7e9      	b.n	8004f7a <__mdiff+0x8a>
 8004fa6:	3e01      	subs	r6, #1
 8004fa8:	e7e9      	b.n	8004f7e <__mdiff+0x8e>

08004faa <__d2b>:
 8004faa:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004fae:	460e      	mov	r6, r1
 8004fb0:	2101      	movs	r1, #1
 8004fb2:	ec59 8b10 	vmov	r8, r9, d0
 8004fb6:	4615      	mov	r5, r2
 8004fb8:	f7ff fd6b 	bl	8004a92 <_Balloc>
 8004fbc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004fc0:	4607      	mov	r7, r0
 8004fc2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004fc6:	bb34      	cbnz	r4, 8005016 <__d2b+0x6c>
 8004fc8:	9301      	str	r3, [sp, #4]
 8004fca:	f1b8 0300 	subs.w	r3, r8, #0
 8004fce:	d027      	beq.n	8005020 <__d2b+0x76>
 8004fd0:	a802      	add	r0, sp, #8
 8004fd2:	f840 3d08 	str.w	r3, [r0, #-8]!
 8004fd6:	f7ff fe01 	bl	8004bdc <__lo0bits>
 8004fda:	9900      	ldr	r1, [sp, #0]
 8004fdc:	b1f0      	cbz	r0, 800501c <__d2b+0x72>
 8004fde:	9a01      	ldr	r2, [sp, #4]
 8004fe0:	f1c0 0320 	rsb	r3, r0, #32
 8004fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe8:	430b      	orrs	r3, r1
 8004fea:	40c2      	lsrs	r2, r0
 8004fec:	617b      	str	r3, [r7, #20]
 8004fee:	9201      	str	r2, [sp, #4]
 8004ff0:	9b01      	ldr	r3, [sp, #4]
 8004ff2:	61bb      	str	r3, [r7, #24]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	bf14      	ite	ne
 8004ff8:	2102      	movne	r1, #2
 8004ffa:	2101      	moveq	r1, #1
 8004ffc:	6139      	str	r1, [r7, #16]
 8004ffe:	b1c4      	cbz	r4, 8005032 <__d2b+0x88>
 8005000:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005004:	4404      	add	r4, r0
 8005006:	6034      	str	r4, [r6, #0]
 8005008:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800500c:	6028      	str	r0, [r5, #0]
 800500e:	4638      	mov	r0, r7
 8005010:	b003      	add	sp, #12
 8005012:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005016:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800501a:	e7d5      	b.n	8004fc8 <__d2b+0x1e>
 800501c:	6179      	str	r1, [r7, #20]
 800501e:	e7e7      	b.n	8004ff0 <__d2b+0x46>
 8005020:	a801      	add	r0, sp, #4
 8005022:	f7ff fddb 	bl	8004bdc <__lo0bits>
 8005026:	9b01      	ldr	r3, [sp, #4]
 8005028:	617b      	str	r3, [r7, #20]
 800502a:	2101      	movs	r1, #1
 800502c:	6139      	str	r1, [r7, #16]
 800502e:	3020      	adds	r0, #32
 8005030:	e7e5      	b.n	8004ffe <__d2b+0x54>
 8005032:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005036:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800503a:	6030      	str	r0, [r6, #0]
 800503c:	6918      	ldr	r0, [r3, #16]
 800503e:	f7ff fdae 	bl	8004b9e <__hi0bits>
 8005042:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005046:	e7e1      	b.n	800500c <__d2b+0x62>

08005048 <_calloc_r>:
 8005048:	b538      	push	{r3, r4, r5, lr}
 800504a:	fb02 f401 	mul.w	r4, r2, r1
 800504e:	4621      	mov	r1, r4
 8005050:	f000 f856 	bl	8005100 <_malloc_r>
 8005054:	4605      	mov	r5, r0
 8005056:	b118      	cbz	r0, 8005060 <_calloc_r+0x18>
 8005058:	4622      	mov	r2, r4
 800505a:	2100      	movs	r1, #0
 800505c:	f7fe fa2e 	bl	80034bc <memset>
 8005060:	4628      	mov	r0, r5
 8005062:	bd38      	pop	{r3, r4, r5, pc}

08005064 <_free_r>:
 8005064:	b538      	push	{r3, r4, r5, lr}
 8005066:	4605      	mov	r5, r0
 8005068:	2900      	cmp	r1, #0
 800506a:	d045      	beq.n	80050f8 <_free_r+0x94>
 800506c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005070:	1f0c      	subs	r4, r1, #4
 8005072:	2b00      	cmp	r3, #0
 8005074:	bfb8      	it	lt
 8005076:	18e4      	addlt	r4, r4, r3
 8005078:	f000 fa29 	bl	80054ce <__malloc_lock>
 800507c:	4a1f      	ldr	r2, [pc, #124]	; (80050fc <_free_r+0x98>)
 800507e:	6813      	ldr	r3, [r2, #0]
 8005080:	4610      	mov	r0, r2
 8005082:	b933      	cbnz	r3, 8005092 <_free_r+0x2e>
 8005084:	6063      	str	r3, [r4, #4]
 8005086:	6014      	str	r4, [r2, #0]
 8005088:	4628      	mov	r0, r5
 800508a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800508e:	f000 ba1f 	b.w	80054d0 <__malloc_unlock>
 8005092:	42a3      	cmp	r3, r4
 8005094:	d90c      	bls.n	80050b0 <_free_r+0x4c>
 8005096:	6821      	ldr	r1, [r4, #0]
 8005098:	1862      	adds	r2, r4, r1
 800509a:	4293      	cmp	r3, r2
 800509c:	bf04      	itt	eq
 800509e:	681a      	ldreq	r2, [r3, #0]
 80050a0:	685b      	ldreq	r3, [r3, #4]
 80050a2:	6063      	str	r3, [r4, #4]
 80050a4:	bf04      	itt	eq
 80050a6:	1852      	addeq	r2, r2, r1
 80050a8:	6022      	streq	r2, [r4, #0]
 80050aa:	6004      	str	r4, [r0, #0]
 80050ac:	e7ec      	b.n	8005088 <_free_r+0x24>
 80050ae:	4613      	mov	r3, r2
 80050b0:	685a      	ldr	r2, [r3, #4]
 80050b2:	b10a      	cbz	r2, 80050b8 <_free_r+0x54>
 80050b4:	42a2      	cmp	r2, r4
 80050b6:	d9fa      	bls.n	80050ae <_free_r+0x4a>
 80050b8:	6819      	ldr	r1, [r3, #0]
 80050ba:	1858      	adds	r0, r3, r1
 80050bc:	42a0      	cmp	r0, r4
 80050be:	d10b      	bne.n	80050d8 <_free_r+0x74>
 80050c0:	6820      	ldr	r0, [r4, #0]
 80050c2:	4401      	add	r1, r0
 80050c4:	1858      	adds	r0, r3, r1
 80050c6:	4282      	cmp	r2, r0
 80050c8:	6019      	str	r1, [r3, #0]
 80050ca:	d1dd      	bne.n	8005088 <_free_r+0x24>
 80050cc:	6810      	ldr	r0, [r2, #0]
 80050ce:	6852      	ldr	r2, [r2, #4]
 80050d0:	605a      	str	r2, [r3, #4]
 80050d2:	4401      	add	r1, r0
 80050d4:	6019      	str	r1, [r3, #0]
 80050d6:	e7d7      	b.n	8005088 <_free_r+0x24>
 80050d8:	d902      	bls.n	80050e0 <_free_r+0x7c>
 80050da:	230c      	movs	r3, #12
 80050dc:	602b      	str	r3, [r5, #0]
 80050de:	e7d3      	b.n	8005088 <_free_r+0x24>
 80050e0:	6820      	ldr	r0, [r4, #0]
 80050e2:	1821      	adds	r1, r4, r0
 80050e4:	428a      	cmp	r2, r1
 80050e6:	bf04      	itt	eq
 80050e8:	6811      	ldreq	r1, [r2, #0]
 80050ea:	6852      	ldreq	r2, [r2, #4]
 80050ec:	6062      	str	r2, [r4, #4]
 80050ee:	bf04      	itt	eq
 80050f0:	1809      	addeq	r1, r1, r0
 80050f2:	6021      	streq	r1, [r4, #0]
 80050f4:	605c      	str	r4, [r3, #4]
 80050f6:	e7c7      	b.n	8005088 <_free_r+0x24>
 80050f8:	bd38      	pop	{r3, r4, r5, pc}
 80050fa:	bf00      	nop
 80050fc:	200001fc 	.word	0x200001fc

08005100 <_malloc_r>:
 8005100:	b570      	push	{r4, r5, r6, lr}
 8005102:	1ccd      	adds	r5, r1, #3
 8005104:	f025 0503 	bic.w	r5, r5, #3
 8005108:	3508      	adds	r5, #8
 800510a:	2d0c      	cmp	r5, #12
 800510c:	bf38      	it	cc
 800510e:	250c      	movcc	r5, #12
 8005110:	2d00      	cmp	r5, #0
 8005112:	4606      	mov	r6, r0
 8005114:	db01      	blt.n	800511a <_malloc_r+0x1a>
 8005116:	42a9      	cmp	r1, r5
 8005118:	d903      	bls.n	8005122 <_malloc_r+0x22>
 800511a:	230c      	movs	r3, #12
 800511c:	6033      	str	r3, [r6, #0]
 800511e:	2000      	movs	r0, #0
 8005120:	bd70      	pop	{r4, r5, r6, pc}
 8005122:	f000 f9d4 	bl	80054ce <__malloc_lock>
 8005126:	4a21      	ldr	r2, [pc, #132]	; (80051ac <_malloc_r+0xac>)
 8005128:	6814      	ldr	r4, [r2, #0]
 800512a:	4621      	mov	r1, r4
 800512c:	b991      	cbnz	r1, 8005154 <_malloc_r+0x54>
 800512e:	4c20      	ldr	r4, [pc, #128]	; (80051b0 <_malloc_r+0xb0>)
 8005130:	6823      	ldr	r3, [r4, #0]
 8005132:	b91b      	cbnz	r3, 800513c <_malloc_r+0x3c>
 8005134:	4630      	mov	r0, r6
 8005136:	f000 f98f 	bl	8005458 <_sbrk_r>
 800513a:	6020      	str	r0, [r4, #0]
 800513c:	4629      	mov	r1, r5
 800513e:	4630      	mov	r0, r6
 8005140:	f000 f98a 	bl	8005458 <_sbrk_r>
 8005144:	1c43      	adds	r3, r0, #1
 8005146:	d124      	bne.n	8005192 <_malloc_r+0x92>
 8005148:	230c      	movs	r3, #12
 800514a:	6033      	str	r3, [r6, #0]
 800514c:	4630      	mov	r0, r6
 800514e:	f000 f9bf 	bl	80054d0 <__malloc_unlock>
 8005152:	e7e4      	b.n	800511e <_malloc_r+0x1e>
 8005154:	680b      	ldr	r3, [r1, #0]
 8005156:	1b5b      	subs	r3, r3, r5
 8005158:	d418      	bmi.n	800518c <_malloc_r+0x8c>
 800515a:	2b0b      	cmp	r3, #11
 800515c:	d90f      	bls.n	800517e <_malloc_r+0x7e>
 800515e:	600b      	str	r3, [r1, #0]
 8005160:	50cd      	str	r5, [r1, r3]
 8005162:	18cc      	adds	r4, r1, r3
 8005164:	4630      	mov	r0, r6
 8005166:	f000 f9b3 	bl	80054d0 <__malloc_unlock>
 800516a:	f104 000b 	add.w	r0, r4, #11
 800516e:	1d23      	adds	r3, r4, #4
 8005170:	f020 0007 	bic.w	r0, r0, #7
 8005174:	1ac3      	subs	r3, r0, r3
 8005176:	d0d3      	beq.n	8005120 <_malloc_r+0x20>
 8005178:	425a      	negs	r2, r3
 800517a:	50e2      	str	r2, [r4, r3]
 800517c:	e7d0      	b.n	8005120 <_malloc_r+0x20>
 800517e:	428c      	cmp	r4, r1
 8005180:	684b      	ldr	r3, [r1, #4]
 8005182:	bf16      	itet	ne
 8005184:	6063      	strne	r3, [r4, #4]
 8005186:	6013      	streq	r3, [r2, #0]
 8005188:	460c      	movne	r4, r1
 800518a:	e7eb      	b.n	8005164 <_malloc_r+0x64>
 800518c:	460c      	mov	r4, r1
 800518e:	6849      	ldr	r1, [r1, #4]
 8005190:	e7cc      	b.n	800512c <_malloc_r+0x2c>
 8005192:	1cc4      	adds	r4, r0, #3
 8005194:	f024 0403 	bic.w	r4, r4, #3
 8005198:	42a0      	cmp	r0, r4
 800519a:	d005      	beq.n	80051a8 <_malloc_r+0xa8>
 800519c:	1a21      	subs	r1, r4, r0
 800519e:	4630      	mov	r0, r6
 80051a0:	f000 f95a 	bl	8005458 <_sbrk_r>
 80051a4:	3001      	adds	r0, #1
 80051a6:	d0cf      	beq.n	8005148 <_malloc_r+0x48>
 80051a8:	6025      	str	r5, [r4, #0]
 80051aa:	e7db      	b.n	8005164 <_malloc_r+0x64>
 80051ac:	200001fc 	.word	0x200001fc
 80051b0:	20000200 	.word	0x20000200

080051b4 <__ssputs_r>:
 80051b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051b8:	688e      	ldr	r6, [r1, #8]
 80051ba:	429e      	cmp	r6, r3
 80051bc:	4682      	mov	sl, r0
 80051be:	460c      	mov	r4, r1
 80051c0:	4690      	mov	r8, r2
 80051c2:	4699      	mov	r9, r3
 80051c4:	d837      	bhi.n	8005236 <__ssputs_r+0x82>
 80051c6:	898a      	ldrh	r2, [r1, #12]
 80051c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80051cc:	d031      	beq.n	8005232 <__ssputs_r+0x7e>
 80051ce:	6825      	ldr	r5, [r4, #0]
 80051d0:	6909      	ldr	r1, [r1, #16]
 80051d2:	1a6f      	subs	r7, r5, r1
 80051d4:	6965      	ldr	r5, [r4, #20]
 80051d6:	2302      	movs	r3, #2
 80051d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80051dc:	fb95 f5f3 	sdiv	r5, r5, r3
 80051e0:	f109 0301 	add.w	r3, r9, #1
 80051e4:	443b      	add	r3, r7
 80051e6:	429d      	cmp	r5, r3
 80051e8:	bf38      	it	cc
 80051ea:	461d      	movcc	r5, r3
 80051ec:	0553      	lsls	r3, r2, #21
 80051ee:	d530      	bpl.n	8005252 <__ssputs_r+0x9e>
 80051f0:	4629      	mov	r1, r5
 80051f2:	f7ff ff85 	bl	8005100 <_malloc_r>
 80051f6:	4606      	mov	r6, r0
 80051f8:	b950      	cbnz	r0, 8005210 <__ssputs_r+0x5c>
 80051fa:	230c      	movs	r3, #12
 80051fc:	f8ca 3000 	str.w	r3, [sl]
 8005200:	89a3      	ldrh	r3, [r4, #12]
 8005202:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005206:	81a3      	strh	r3, [r4, #12]
 8005208:	f04f 30ff 	mov.w	r0, #4294967295
 800520c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005210:	463a      	mov	r2, r7
 8005212:	6921      	ldr	r1, [r4, #16]
 8005214:	f7ff fc32 	bl	8004a7c <memcpy>
 8005218:	89a3      	ldrh	r3, [r4, #12]
 800521a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800521e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005222:	81a3      	strh	r3, [r4, #12]
 8005224:	6126      	str	r6, [r4, #16]
 8005226:	6165      	str	r5, [r4, #20]
 8005228:	443e      	add	r6, r7
 800522a:	1bed      	subs	r5, r5, r7
 800522c:	6026      	str	r6, [r4, #0]
 800522e:	60a5      	str	r5, [r4, #8]
 8005230:	464e      	mov	r6, r9
 8005232:	454e      	cmp	r6, r9
 8005234:	d900      	bls.n	8005238 <__ssputs_r+0x84>
 8005236:	464e      	mov	r6, r9
 8005238:	4632      	mov	r2, r6
 800523a:	4641      	mov	r1, r8
 800523c:	6820      	ldr	r0, [r4, #0]
 800523e:	f000 f92d 	bl	800549c <memmove>
 8005242:	68a3      	ldr	r3, [r4, #8]
 8005244:	1b9b      	subs	r3, r3, r6
 8005246:	60a3      	str	r3, [r4, #8]
 8005248:	6823      	ldr	r3, [r4, #0]
 800524a:	441e      	add	r6, r3
 800524c:	6026      	str	r6, [r4, #0]
 800524e:	2000      	movs	r0, #0
 8005250:	e7dc      	b.n	800520c <__ssputs_r+0x58>
 8005252:	462a      	mov	r2, r5
 8005254:	f000 f93d 	bl	80054d2 <_realloc_r>
 8005258:	4606      	mov	r6, r0
 800525a:	2800      	cmp	r0, #0
 800525c:	d1e2      	bne.n	8005224 <__ssputs_r+0x70>
 800525e:	6921      	ldr	r1, [r4, #16]
 8005260:	4650      	mov	r0, sl
 8005262:	f7ff feff 	bl	8005064 <_free_r>
 8005266:	e7c8      	b.n	80051fa <__ssputs_r+0x46>

08005268 <_svfiprintf_r>:
 8005268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800526c:	461d      	mov	r5, r3
 800526e:	898b      	ldrh	r3, [r1, #12]
 8005270:	061f      	lsls	r7, r3, #24
 8005272:	b09d      	sub	sp, #116	; 0x74
 8005274:	4680      	mov	r8, r0
 8005276:	460c      	mov	r4, r1
 8005278:	4616      	mov	r6, r2
 800527a:	d50f      	bpl.n	800529c <_svfiprintf_r+0x34>
 800527c:	690b      	ldr	r3, [r1, #16]
 800527e:	b96b      	cbnz	r3, 800529c <_svfiprintf_r+0x34>
 8005280:	2140      	movs	r1, #64	; 0x40
 8005282:	f7ff ff3d 	bl	8005100 <_malloc_r>
 8005286:	6020      	str	r0, [r4, #0]
 8005288:	6120      	str	r0, [r4, #16]
 800528a:	b928      	cbnz	r0, 8005298 <_svfiprintf_r+0x30>
 800528c:	230c      	movs	r3, #12
 800528e:	f8c8 3000 	str.w	r3, [r8]
 8005292:	f04f 30ff 	mov.w	r0, #4294967295
 8005296:	e0c8      	b.n	800542a <_svfiprintf_r+0x1c2>
 8005298:	2340      	movs	r3, #64	; 0x40
 800529a:	6163      	str	r3, [r4, #20]
 800529c:	2300      	movs	r3, #0
 800529e:	9309      	str	r3, [sp, #36]	; 0x24
 80052a0:	2320      	movs	r3, #32
 80052a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80052a6:	2330      	movs	r3, #48	; 0x30
 80052a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80052ac:	9503      	str	r5, [sp, #12]
 80052ae:	f04f 0b01 	mov.w	fp, #1
 80052b2:	4637      	mov	r7, r6
 80052b4:	463d      	mov	r5, r7
 80052b6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80052ba:	b10b      	cbz	r3, 80052c0 <_svfiprintf_r+0x58>
 80052bc:	2b25      	cmp	r3, #37	; 0x25
 80052be:	d13e      	bne.n	800533e <_svfiprintf_r+0xd6>
 80052c0:	ebb7 0a06 	subs.w	sl, r7, r6
 80052c4:	d00b      	beq.n	80052de <_svfiprintf_r+0x76>
 80052c6:	4653      	mov	r3, sl
 80052c8:	4632      	mov	r2, r6
 80052ca:	4621      	mov	r1, r4
 80052cc:	4640      	mov	r0, r8
 80052ce:	f7ff ff71 	bl	80051b4 <__ssputs_r>
 80052d2:	3001      	adds	r0, #1
 80052d4:	f000 80a4 	beq.w	8005420 <_svfiprintf_r+0x1b8>
 80052d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052da:	4453      	add	r3, sl
 80052dc:	9309      	str	r3, [sp, #36]	; 0x24
 80052de:	783b      	ldrb	r3, [r7, #0]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	f000 809d 	beq.w	8005420 <_svfiprintf_r+0x1b8>
 80052e6:	2300      	movs	r3, #0
 80052e8:	f04f 32ff 	mov.w	r2, #4294967295
 80052ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80052f0:	9304      	str	r3, [sp, #16]
 80052f2:	9307      	str	r3, [sp, #28]
 80052f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80052f8:	931a      	str	r3, [sp, #104]	; 0x68
 80052fa:	462f      	mov	r7, r5
 80052fc:	2205      	movs	r2, #5
 80052fe:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005302:	4850      	ldr	r0, [pc, #320]	; (8005444 <_svfiprintf_r+0x1dc>)
 8005304:	f7fa ff74 	bl	80001f0 <memchr>
 8005308:	9b04      	ldr	r3, [sp, #16]
 800530a:	b9d0      	cbnz	r0, 8005342 <_svfiprintf_r+0xda>
 800530c:	06d9      	lsls	r1, r3, #27
 800530e:	bf44      	itt	mi
 8005310:	2220      	movmi	r2, #32
 8005312:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005316:	071a      	lsls	r2, r3, #28
 8005318:	bf44      	itt	mi
 800531a:	222b      	movmi	r2, #43	; 0x2b
 800531c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005320:	782a      	ldrb	r2, [r5, #0]
 8005322:	2a2a      	cmp	r2, #42	; 0x2a
 8005324:	d015      	beq.n	8005352 <_svfiprintf_r+0xea>
 8005326:	9a07      	ldr	r2, [sp, #28]
 8005328:	462f      	mov	r7, r5
 800532a:	2000      	movs	r0, #0
 800532c:	250a      	movs	r5, #10
 800532e:	4639      	mov	r1, r7
 8005330:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005334:	3b30      	subs	r3, #48	; 0x30
 8005336:	2b09      	cmp	r3, #9
 8005338:	d94d      	bls.n	80053d6 <_svfiprintf_r+0x16e>
 800533a:	b1b8      	cbz	r0, 800536c <_svfiprintf_r+0x104>
 800533c:	e00f      	b.n	800535e <_svfiprintf_r+0xf6>
 800533e:	462f      	mov	r7, r5
 8005340:	e7b8      	b.n	80052b4 <_svfiprintf_r+0x4c>
 8005342:	4a40      	ldr	r2, [pc, #256]	; (8005444 <_svfiprintf_r+0x1dc>)
 8005344:	1a80      	subs	r0, r0, r2
 8005346:	fa0b f000 	lsl.w	r0, fp, r0
 800534a:	4318      	orrs	r0, r3
 800534c:	9004      	str	r0, [sp, #16]
 800534e:	463d      	mov	r5, r7
 8005350:	e7d3      	b.n	80052fa <_svfiprintf_r+0x92>
 8005352:	9a03      	ldr	r2, [sp, #12]
 8005354:	1d11      	adds	r1, r2, #4
 8005356:	6812      	ldr	r2, [r2, #0]
 8005358:	9103      	str	r1, [sp, #12]
 800535a:	2a00      	cmp	r2, #0
 800535c:	db01      	blt.n	8005362 <_svfiprintf_r+0xfa>
 800535e:	9207      	str	r2, [sp, #28]
 8005360:	e004      	b.n	800536c <_svfiprintf_r+0x104>
 8005362:	4252      	negs	r2, r2
 8005364:	f043 0302 	orr.w	r3, r3, #2
 8005368:	9207      	str	r2, [sp, #28]
 800536a:	9304      	str	r3, [sp, #16]
 800536c:	783b      	ldrb	r3, [r7, #0]
 800536e:	2b2e      	cmp	r3, #46	; 0x2e
 8005370:	d10c      	bne.n	800538c <_svfiprintf_r+0x124>
 8005372:	787b      	ldrb	r3, [r7, #1]
 8005374:	2b2a      	cmp	r3, #42	; 0x2a
 8005376:	d133      	bne.n	80053e0 <_svfiprintf_r+0x178>
 8005378:	9b03      	ldr	r3, [sp, #12]
 800537a:	1d1a      	adds	r2, r3, #4
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	9203      	str	r2, [sp, #12]
 8005380:	2b00      	cmp	r3, #0
 8005382:	bfb8      	it	lt
 8005384:	f04f 33ff 	movlt.w	r3, #4294967295
 8005388:	3702      	adds	r7, #2
 800538a:	9305      	str	r3, [sp, #20]
 800538c:	4d2e      	ldr	r5, [pc, #184]	; (8005448 <_svfiprintf_r+0x1e0>)
 800538e:	7839      	ldrb	r1, [r7, #0]
 8005390:	2203      	movs	r2, #3
 8005392:	4628      	mov	r0, r5
 8005394:	f7fa ff2c 	bl	80001f0 <memchr>
 8005398:	b138      	cbz	r0, 80053aa <_svfiprintf_r+0x142>
 800539a:	2340      	movs	r3, #64	; 0x40
 800539c:	1b40      	subs	r0, r0, r5
 800539e:	fa03 f000 	lsl.w	r0, r3, r0
 80053a2:	9b04      	ldr	r3, [sp, #16]
 80053a4:	4303      	orrs	r3, r0
 80053a6:	3701      	adds	r7, #1
 80053a8:	9304      	str	r3, [sp, #16]
 80053aa:	7839      	ldrb	r1, [r7, #0]
 80053ac:	4827      	ldr	r0, [pc, #156]	; (800544c <_svfiprintf_r+0x1e4>)
 80053ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80053b2:	2206      	movs	r2, #6
 80053b4:	1c7e      	adds	r6, r7, #1
 80053b6:	f7fa ff1b 	bl	80001f0 <memchr>
 80053ba:	2800      	cmp	r0, #0
 80053bc:	d038      	beq.n	8005430 <_svfiprintf_r+0x1c8>
 80053be:	4b24      	ldr	r3, [pc, #144]	; (8005450 <_svfiprintf_r+0x1e8>)
 80053c0:	bb13      	cbnz	r3, 8005408 <_svfiprintf_r+0x1a0>
 80053c2:	9b03      	ldr	r3, [sp, #12]
 80053c4:	3307      	adds	r3, #7
 80053c6:	f023 0307 	bic.w	r3, r3, #7
 80053ca:	3308      	adds	r3, #8
 80053cc:	9303      	str	r3, [sp, #12]
 80053ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053d0:	444b      	add	r3, r9
 80053d2:	9309      	str	r3, [sp, #36]	; 0x24
 80053d4:	e76d      	b.n	80052b2 <_svfiprintf_r+0x4a>
 80053d6:	fb05 3202 	mla	r2, r5, r2, r3
 80053da:	2001      	movs	r0, #1
 80053dc:	460f      	mov	r7, r1
 80053de:	e7a6      	b.n	800532e <_svfiprintf_r+0xc6>
 80053e0:	2300      	movs	r3, #0
 80053e2:	3701      	adds	r7, #1
 80053e4:	9305      	str	r3, [sp, #20]
 80053e6:	4619      	mov	r1, r3
 80053e8:	250a      	movs	r5, #10
 80053ea:	4638      	mov	r0, r7
 80053ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80053f0:	3a30      	subs	r2, #48	; 0x30
 80053f2:	2a09      	cmp	r2, #9
 80053f4:	d903      	bls.n	80053fe <_svfiprintf_r+0x196>
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d0c8      	beq.n	800538c <_svfiprintf_r+0x124>
 80053fa:	9105      	str	r1, [sp, #20]
 80053fc:	e7c6      	b.n	800538c <_svfiprintf_r+0x124>
 80053fe:	fb05 2101 	mla	r1, r5, r1, r2
 8005402:	2301      	movs	r3, #1
 8005404:	4607      	mov	r7, r0
 8005406:	e7f0      	b.n	80053ea <_svfiprintf_r+0x182>
 8005408:	ab03      	add	r3, sp, #12
 800540a:	9300      	str	r3, [sp, #0]
 800540c:	4622      	mov	r2, r4
 800540e:	4b11      	ldr	r3, [pc, #68]	; (8005454 <_svfiprintf_r+0x1ec>)
 8005410:	a904      	add	r1, sp, #16
 8005412:	4640      	mov	r0, r8
 8005414:	f7fe f8ee 	bl	80035f4 <_printf_float>
 8005418:	f1b0 3fff 	cmp.w	r0, #4294967295
 800541c:	4681      	mov	r9, r0
 800541e:	d1d6      	bne.n	80053ce <_svfiprintf_r+0x166>
 8005420:	89a3      	ldrh	r3, [r4, #12]
 8005422:	065b      	lsls	r3, r3, #25
 8005424:	f53f af35 	bmi.w	8005292 <_svfiprintf_r+0x2a>
 8005428:	9809      	ldr	r0, [sp, #36]	; 0x24
 800542a:	b01d      	add	sp, #116	; 0x74
 800542c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005430:	ab03      	add	r3, sp, #12
 8005432:	9300      	str	r3, [sp, #0]
 8005434:	4622      	mov	r2, r4
 8005436:	4b07      	ldr	r3, [pc, #28]	; (8005454 <_svfiprintf_r+0x1ec>)
 8005438:	a904      	add	r1, sp, #16
 800543a:	4640      	mov	r0, r8
 800543c:	f7fe fb90 	bl	8003b60 <_printf_i>
 8005440:	e7ea      	b.n	8005418 <_svfiprintf_r+0x1b0>
 8005442:	bf00      	nop
 8005444:	080056dc 	.word	0x080056dc
 8005448:	080056e2 	.word	0x080056e2
 800544c:	080056e6 	.word	0x080056e6
 8005450:	080035f5 	.word	0x080035f5
 8005454:	080051b5 	.word	0x080051b5

08005458 <_sbrk_r>:
 8005458:	b538      	push	{r3, r4, r5, lr}
 800545a:	4c06      	ldr	r4, [pc, #24]	; (8005474 <_sbrk_r+0x1c>)
 800545c:	2300      	movs	r3, #0
 800545e:	4605      	mov	r5, r0
 8005460:	4608      	mov	r0, r1
 8005462:	6023      	str	r3, [r4, #0]
 8005464:	f7fb fd0e 	bl	8000e84 <_sbrk>
 8005468:	1c43      	adds	r3, r0, #1
 800546a:	d102      	bne.n	8005472 <_sbrk_r+0x1a>
 800546c:	6823      	ldr	r3, [r4, #0]
 800546e:	b103      	cbz	r3, 8005472 <_sbrk_r+0x1a>
 8005470:	602b      	str	r3, [r5, #0]
 8005472:	bd38      	pop	{r3, r4, r5, pc}
 8005474:	2000028c 	.word	0x2000028c

08005478 <__ascii_mbtowc>:
 8005478:	b082      	sub	sp, #8
 800547a:	b901      	cbnz	r1, 800547e <__ascii_mbtowc+0x6>
 800547c:	a901      	add	r1, sp, #4
 800547e:	b142      	cbz	r2, 8005492 <__ascii_mbtowc+0x1a>
 8005480:	b14b      	cbz	r3, 8005496 <__ascii_mbtowc+0x1e>
 8005482:	7813      	ldrb	r3, [r2, #0]
 8005484:	600b      	str	r3, [r1, #0]
 8005486:	7812      	ldrb	r2, [r2, #0]
 8005488:	1c10      	adds	r0, r2, #0
 800548a:	bf18      	it	ne
 800548c:	2001      	movne	r0, #1
 800548e:	b002      	add	sp, #8
 8005490:	4770      	bx	lr
 8005492:	4610      	mov	r0, r2
 8005494:	e7fb      	b.n	800548e <__ascii_mbtowc+0x16>
 8005496:	f06f 0001 	mvn.w	r0, #1
 800549a:	e7f8      	b.n	800548e <__ascii_mbtowc+0x16>

0800549c <memmove>:
 800549c:	4288      	cmp	r0, r1
 800549e:	b510      	push	{r4, lr}
 80054a0:	eb01 0302 	add.w	r3, r1, r2
 80054a4:	d807      	bhi.n	80054b6 <memmove+0x1a>
 80054a6:	1e42      	subs	r2, r0, #1
 80054a8:	4299      	cmp	r1, r3
 80054aa:	d00a      	beq.n	80054c2 <memmove+0x26>
 80054ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054b0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80054b4:	e7f8      	b.n	80054a8 <memmove+0xc>
 80054b6:	4283      	cmp	r3, r0
 80054b8:	d9f5      	bls.n	80054a6 <memmove+0xa>
 80054ba:	1881      	adds	r1, r0, r2
 80054bc:	1ad2      	subs	r2, r2, r3
 80054be:	42d3      	cmn	r3, r2
 80054c0:	d100      	bne.n	80054c4 <memmove+0x28>
 80054c2:	bd10      	pop	{r4, pc}
 80054c4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80054c8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80054cc:	e7f7      	b.n	80054be <memmove+0x22>

080054ce <__malloc_lock>:
 80054ce:	4770      	bx	lr

080054d0 <__malloc_unlock>:
 80054d0:	4770      	bx	lr

080054d2 <_realloc_r>:
 80054d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054d4:	4607      	mov	r7, r0
 80054d6:	4614      	mov	r4, r2
 80054d8:	460e      	mov	r6, r1
 80054da:	b921      	cbnz	r1, 80054e6 <_realloc_r+0x14>
 80054dc:	4611      	mov	r1, r2
 80054de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80054e2:	f7ff be0d 	b.w	8005100 <_malloc_r>
 80054e6:	b922      	cbnz	r2, 80054f2 <_realloc_r+0x20>
 80054e8:	f7ff fdbc 	bl	8005064 <_free_r>
 80054ec:	4625      	mov	r5, r4
 80054ee:	4628      	mov	r0, r5
 80054f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054f2:	f000 f821 	bl	8005538 <_malloc_usable_size_r>
 80054f6:	42a0      	cmp	r0, r4
 80054f8:	d20f      	bcs.n	800551a <_realloc_r+0x48>
 80054fa:	4621      	mov	r1, r4
 80054fc:	4638      	mov	r0, r7
 80054fe:	f7ff fdff 	bl	8005100 <_malloc_r>
 8005502:	4605      	mov	r5, r0
 8005504:	2800      	cmp	r0, #0
 8005506:	d0f2      	beq.n	80054ee <_realloc_r+0x1c>
 8005508:	4631      	mov	r1, r6
 800550a:	4622      	mov	r2, r4
 800550c:	f7ff fab6 	bl	8004a7c <memcpy>
 8005510:	4631      	mov	r1, r6
 8005512:	4638      	mov	r0, r7
 8005514:	f7ff fda6 	bl	8005064 <_free_r>
 8005518:	e7e9      	b.n	80054ee <_realloc_r+0x1c>
 800551a:	4635      	mov	r5, r6
 800551c:	e7e7      	b.n	80054ee <_realloc_r+0x1c>

0800551e <__ascii_wctomb>:
 800551e:	b149      	cbz	r1, 8005534 <__ascii_wctomb+0x16>
 8005520:	2aff      	cmp	r2, #255	; 0xff
 8005522:	bf85      	ittet	hi
 8005524:	238a      	movhi	r3, #138	; 0x8a
 8005526:	6003      	strhi	r3, [r0, #0]
 8005528:	700a      	strbls	r2, [r1, #0]
 800552a:	f04f 30ff 	movhi.w	r0, #4294967295
 800552e:	bf98      	it	ls
 8005530:	2001      	movls	r0, #1
 8005532:	4770      	bx	lr
 8005534:	4608      	mov	r0, r1
 8005536:	4770      	bx	lr

08005538 <_malloc_usable_size_r>:
 8005538:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800553c:	1f18      	subs	r0, r3, #4
 800553e:	2b00      	cmp	r3, #0
 8005540:	bfbc      	itt	lt
 8005542:	580b      	ldrlt	r3, [r1, r0]
 8005544:	18c0      	addlt	r0, r0, r3
 8005546:	4770      	bx	lr

08005548 <_init>:
 8005548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800554a:	bf00      	nop
 800554c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800554e:	bc08      	pop	{r3}
 8005550:	469e      	mov	lr, r3
 8005552:	4770      	bx	lr

08005554 <_fini>:
 8005554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005556:	bf00      	nop
 8005558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800555a:	bc08      	pop	{r3}
 800555c:	469e      	mov	lr, r3
 800555e:	4770      	bx	lr
