////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : memory.vf
// /___/   /\     Timestamp : 02/07/2017 11:53:24
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan3e -verilog "C:/Users/smithlb/Documents/CSSE232/New folder/ProcessorIntegrationStep1/memory.vf" -w "C:/Users/smithlb/Documents/CSSE232/New folder/ProcessorIntegrationStep1/memory.sch"
//Design Name: memory
//Device: spartan3e
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module memory(addr, 
              clk, 
              din, 
              reset, 
              wea, 
              ALUSrc, 
              Branch, 
              douta, 
              MemRead, 
              MemtoReg, 
              MemWrite, 
              RegDst, 
              RegWrite);

    input [9:0] addr;
    input clk;
    input [15:0] din;
    input reset;
    input [0:0] wea;
   output ALUSrc;
   output Branch;
   output [15:0] douta;
   output MemRead;
   output MemtoReg;
   output MemWrite;
   output RegDst;
   output RegWrite;
   
   wire [15:0] douta_DUMMY;
   
   assign douta[15:0] = douta_DUMMY[15:0];
   MIPS_control_unit  XLXI_1 (.CLK(clk), 
                             .Opcode(douta_DUMMY[15:10]), 
                             .Reset(reset), 
                             .ALUSrc(ALUSrc), 
                             .Branch(Branch), 
                             .MemRead(MemRead), 
                             .MemtoReg(MemtoReg), 
                             .MemWrite(MemWrite), 
                             .RegDst(RegDst), 
                             .RegWrite(RegWrite));
   blockmemory16kx1  XLXI_4 (.addra(), 
                            .clka(), 
                            .dina(), 
                            .wea(), 
                            .douta());
endmodule
