<pre>name: logic_vector
description: logic vector tests
should_fail: 0
tags: 6.9.1
files: <a href="../../../tests/chapter-6/6.9.1--logic_vector.sv" target="file-frame">tests/chapter-6/6.9.1--logic_vector.sv</a>
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../tests/chapter-6/6.9.1--logic_vector.sv" target="file-frame">tests/chapter-6/6.9.1--logic_vector.sv</a>' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.
</pre>