{
  "name": "<arch::cpu::context::tdx::GeneralRegsWrapper<'_> as tdx_guest::TdxTrapFrame>::rsi",
  "safe": true,
  "callees": {},
  "adts": {
    "arch::cpu::context::GeneralRegs": [
      "MutRef",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(4)))"
    ],
    "arch::cpu::context::tdx::GeneralRegsWrapper": [
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(0)))",
      "Ref"
    ]
  },
  "path": 201,
  "span": "ostd/src/arch/x86/cpu/context/tdx.rs:64:5: 66:6",
  "src": "fn rsi(&self) -> usize {\n        self.0.rsi\n    }",
  "mir": "fn <arch::cpu::context::tdx::GeneralRegsWrapper<'_> as tdx_guest::TdxTrapFrame>::rsi(_1: &arch::cpu::context::tdx::GeneralRegsWrapper<'_>) -> usize {\n    let mut _0: usize;\n    let mut _2: &mut arch::cpu::context::GeneralRegs;\n    debug self => _1;\n    bb0: {\n        _2 = ((*_1).0: &mut arch::cpu::context::GeneralRegs);\n        _0 = ((*_2).4: usize);\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}