{"vcs1":{"timestamp_begin":1745160014.280785556, "rt":8.80, "ut":8.82, "st":0.50}}
{"vcselab":{"timestamp_begin":1745160023.167687194, "rt":0.30, "ut":0.18, "st":0.11}}
{"link":{"timestamp_begin":1745160023.532247248, "rt":0.33, "ut":0.16, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745160013.666454952}
{"VCS_COMP_START_TIME": 1745160013.666454952}
{"VCS_COMP_END_TIME": 1745160024.012129158}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 475828}}
{"vcselab": {"peak_mem": 166732}}
