Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 19 23:31:34 2022
| Host         : LAPTOP-47V1HNQK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             260 |           97 |
| No           | No                    | Yes                    |              28 |           10 |
| No           | Yes                   | No                     |             170 |           66 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              75 |           36 |
| Yes          | Yes                   | No                     |             105 |           53 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |                                         Enable Signal                                         |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------------------------------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG | top_cpu/MEM_WB/ready_r0_out                                                                   | rst_IBUF                 |                1 |              1 |
|  clk_IBUF_BUFG | top_cpu/MEM_WB/out_reg[66]_0[0]                                                               | rst_IBUF                 |                2 |              5 |
|  clk_IBUF_BUFG | top_pdu/cnt_m_rf[4]_i_1_n_0                                                                   | rst_IBUF                 |                1 |              5 |
|  clk_IBUF_BUFG |                                                                                               |                          |                3 |             12 |
|  clk_IBUF_BUFG |                                                                                               | rst_IBUF                 |               10 |             28 |
|  clk_cpu_BUFG  | top_cpu/ID_EX/p_0_in_0                                                                        | rst_IBUF                 |                9 |             32 |
|  clk_IBUF_BUFG | top_cpu/MEM_WB/E[0]                                                                           | rst_IBUF                 |               23 |             32 |
|  clk_cpu_BUFG  | top_cpu/ID_EX/p_0_in_0                                                                        | top_cpu/ID_EX/rst_ID_EX1 |               53 |            105 |
|  clk_cpu_BUFG  | top_cpu/Dmem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                          |               32 |            128 |
|  clk_cpu_BUFG  | top_cpu/Dmem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                          |               32 |            128 |
|  clk_cpu_BUFG  | top_cpu/MEM_WB/p_0_in                                                                         |                          |               18 |            144 |
|  clk_cpu_BUFG  |                                                                                               | top_cpu/ID_EX/rst_ID_EX  |               66 |            170 |
|  clk_cpu_BUFG  |                                                                                               |                          |              126 |            376 |
+----------------+-----------------------------------------------------------------------------------------------+--------------------------+------------------+----------------+


