// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Matrix_Vector_Activa_3 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        reps_dout,
        reps_empty_n,
        reps_read,
        reps_out_din,
        reps_out_full_n,
        reps_out_write,
        weights7_m_weights_V_address0,
        weights7_m_weights_V_ce0,
        weights7_m_weights_V_q0,
        threshs7_m_threshold_1_address0,
        threshs7_m_threshold_1_ce0,
        threshs7_m_threshold_1_q0,
        threshs7_m_threshold_address0,
        threshs7_m_threshold_ce0,
        threshs7_m_threshold_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state8 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [1:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] reps_dout;
input   reps_empty_n;
output   reps_read;
output  [31:0] reps_out_din;
input   reps_out_full_n;
output   reps_out_write;
output  [14:0] weights7_m_weights_V_address0;
output   weights7_m_weights_V_ce0;
input  [7:0] weights7_m_weights_V_q0;
output  [8:0] threshs7_m_threshold_1_address0;
output   threshs7_m_threshold_1_ce0;
input  [15:0] threshs7_m_threshold_1_q0;
output  [8:0] threshs7_m_threshold_address0;
output   threshs7_m_threshold_ce0;
input  [15:0] threshs7_m_threshold_q0;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_V_V_read;
reg out_V_V_write;
reg reps_read;
reg reps_out_write;
reg weights7_m_weights_V_ce0;
reg threshs7_m_threshold_1_ce0;
reg threshs7_m_threshold_ce0;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_i_reg_2334;
reg   [0:0] tmp_i_reg_2343;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] tmp_32_i_reg_2361;
reg   [0:0] tmp_32_i_reg_2361_pp0_iter4_reg;
reg    reps_blk_n;
reg    reps_out_blk_n;
reg   [31:0] i_i_reg_564;
wire   [31:0] tmp_fu_715_p2;
reg   [31:0] tmp_reg_2329;
reg    ap_block_state1;
wire   [0:0] exitcond_i_fu_731_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op181_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_state7_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] i_fu_736_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_i_fu_745_p2;
wire   [5:0] tmp_769_fu_754_p1;
reg   [5:0] tmp_769_reg_2347;
wire   [5:0] tmp_768_fu_758_p1;
reg   [5:0] tmp_768_reg_2352;
wire   [0:0] tmp_30_i_fu_765_p2;
reg   [0:0] tmp_30_i_reg_2356;
reg   [0:0] tmp_30_i_reg_2356_pp0_iter1_reg;
reg   [0:0] tmp_30_i_reg_2356_pp0_iter2_reg;
wire   [0:0] tmp_32_i_fu_777_p2;
reg   [0:0] tmp_32_i_reg_2361_pp0_iter1_reg;
reg   [0:0] tmp_32_i_reg_2361_pp0_iter2_reg;
reg   [0:0] tmp_32_i_reg_2361_pp0_iter3_reg;
reg   [31:0] nf_assign_load_reg_2365;
reg   [31:0] nf_assign_load_reg_2365_pp0_iter1_reg;
reg   [31:0] nf_assign_load_reg_2365_pp0_iter2_reg;
wire   [0:0] tmp_34_i_fu_797_p2;
reg   [0:0] tmp_34_i_reg_2370;
wire   [15:0] inElem_V_4_fu_1008_p66;
wire  signed [2:0] p_027_0_i_i_i_5_i_fu_1710_p3;
reg  signed [2:0] p_027_0_i_i_i_5_i_reg_2453;
wire   [3:0] tmp72_fu_1798_p2;
reg   [3:0] tmp72_reg_2458;
wire   [3:0] tmp74_fu_1804_p2;
reg   [3:0] tmp74_reg_2463;
wire   [3:0] tmp75_fu_1816_p2;
reg   [3:0] tmp75_reg_2468;
wire   [15:0] accu_0_V_fu_1866_p2;
reg   [15:0] accu_0_V_reg_2473;
wire   [0:0] slt_fu_1882_p2;
reg   [0:0] slt_reg_2489;
wire   [0:0] tmp_i150_i_fu_1887_p2;
reg   [0:0] tmp_i150_i_reg_2494;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire   [15:0] ap_phi_reg_pp0_iter0_act_m_val_V_reg_575;
reg   [15:0] ap_phi_reg_pp0_iter1_act_m_val_V_reg_575;
reg   [15:0] ap_phi_reg_pp0_iter2_act_m_val_V_reg_575;
wire   [63:0] tmp_31_i_fu_1464_p1;
wire   [63:0] tmp_33_i_fu_1877_p1;
reg    ap_block_pp0_stage0_01001;
reg   [15:0] accu_V_0_i_fu_226;
reg   [31:0] tile_assign_fu_230;
wire   [31:0] tile_fu_1469_p2;
wire   [31:0] tile_1_fu_1480_p3;
reg   [31:0] sf_6_fu_234;
wire   [31:0] sf_fu_771_p2;
reg   [15:0] tmp_V_fu_238;
reg   [15:0] tmp_V_238_fu_242;
reg   [15:0] tmp_V_239_fu_246;
reg   [15:0] tmp_V_240_fu_250;
reg   [15:0] tmp_V_241_fu_254;
reg   [15:0] tmp_V_242_fu_258;
reg   [15:0] tmp_V_243_fu_262;
reg   [15:0] tmp_V_244_fu_266;
reg   [15:0] tmp_V_245_fu_270;
reg   [15:0] tmp_V_246_fu_274;
reg   [15:0] tmp_V_247_fu_278;
reg   [15:0] tmp_V_248_fu_282;
reg   [15:0] tmp_V_249_fu_286;
reg   [15:0] tmp_V_250_fu_290;
reg   [15:0] tmp_V_251_fu_294;
reg   [15:0] tmp_V_252_fu_298;
reg   [15:0] tmp_V_253_fu_302;
reg   [15:0] tmp_V_254_fu_306;
reg   [15:0] tmp_V_255_fu_310;
reg   [15:0] tmp_V_256_fu_314;
reg   [15:0] tmp_V_257_fu_318;
reg   [15:0] tmp_V_258_fu_322;
reg   [15:0] tmp_V_259_fu_326;
reg   [15:0] tmp_V_260_fu_330;
reg   [15:0] tmp_V_261_fu_334;
reg   [15:0] tmp_V_262_fu_338;
reg   [15:0] tmp_V_263_fu_342;
reg   [15:0] tmp_V_264_fu_346;
reg   [15:0] tmp_V_265_fu_350;
reg   [15:0] tmp_V_266_fu_354;
reg   [15:0] tmp_V_267_fu_358;
reg   [15:0] tmp_V_268_fu_362;
reg   [15:0] tmp_V_269_fu_366;
reg   [15:0] tmp_V_270_fu_370;
reg   [15:0] tmp_V_271_fu_374;
reg   [15:0] tmp_V_272_fu_378;
reg   [15:0] tmp_V_273_fu_382;
reg   [15:0] tmp_V_274_fu_386;
reg   [15:0] tmp_V_275_fu_390;
reg   [15:0] tmp_V_276_fu_394;
reg   [15:0] tmp_V_277_fu_398;
reg   [15:0] tmp_V_278_fu_402;
reg   [15:0] tmp_V_279_fu_406;
reg   [15:0] tmp_V_280_fu_410;
reg   [15:0] tmp_V_281_fu_414;
reg   [15:0] tmp_V_282_fu_418;
reg   [15:0] tmp_V_283_fu_422;
reg   [15:0] tmp_V_284_fu_426;
reg   [15:0] tmp_V_285_fu_430;
reg   [15:0] tmp_V_286_fu_434;
reg   [15:0] tmp_V_287_fu_438;
reg   [15:0] tmp_V_288_fu_442;
reg   [15:0] tmp_V_289_fu_446;
reg   [15:0] tmp_V_290_fu_450;
reg   [15:0] tmp_V_291_fu_454;
reg   [15:0] tmp_V_292_fu_458;
reg   [15:0] tmp_V_293_fu_462;
reg   [15:0] tmp_V_294_fu_466;
reg   [15:0] tmp_V_295_fu_470;
reg   [15:0] tmp_V_296_fu_474;
reg   [15:0] tmp_V_297_fu_478;
reg   [15:0] tmp_V_298_fu_482;
reg   [15:0] tmp_V_299_fu_486;
reg   [15:0] tmp_V_300_fu_490;
reg   [31:0] nf_assign_fu_494;
wire   [31:0] nf_1_fu_803_p3;
wire   [31:0] nf_fu_791_p2;
wire   [1:0] tmp_771_fu_1496_p1;
wire  signed [2:0] rhs_V_i_fu_1500_p1;
wire   [0:0] tmp_770_fu_1492_p1;
wire   [2:0] r_V_8_i_fu_1504_p2;
wire  signed [2:0] p_027_0_i_i_i_i_fu_1510_p3;
wire   [1:0] arg_V_read_assign_63_fu_1530_p4;
wire  signed [2:0] rhs_V_1_i_fu_1540_p1;
wire   [0:0] tmp_772_fu_1522_p3;
wire   [2:0] r_V_8_1_i_fu_1544_p2;
wire  signed [2:0] p_027_0_i_i_i_1_i_fu_1550_p3;
wire   [1:0] arg_V_read_assign_64_fu_1570_p4;
wire  signed [2:0] rhs_V_2_i_fu_1580_p1;
wire   [0:0] tmp_773_fu_1562_p3;
wire   [2:0] r_V_8_2_i_fu_1584_p2;
wire  signed [2:0] p_027_0_i_i_i_2_i_fu_1590_p3;
wire   [1:0] arg_V_read_assign_65_fu_1610_p4;
wire  signed [2:0] rhs_V_3_i_fu_1620_p1;
wire   [0:0] tmp_774_fu_1602_p3;
wire   [2:0] r_V_8_3_i_fu_1624_p2;
wire  signed [2:0] p_027_0_i_i_i_3_i_fu_1630_p3;
wire   [1:0] arg_V_read_assign_66_fu_1650_p4;
wire  signed [2:0] rhs_V_4_i_fu_1660_p1;
wire   [0:0] tmp_775_fu_1642_p3;
wire   [2:0] r_V_8_4_i_fu_1664_p2;
wire  signed [2:0] p_027_0_i_i_i_4_i_fu_1670_p3;
wire   [1:0] arg_V_read_assign_67_fu_1690_p4;
wire  signed [2:0] rhs_V_5_i_fu_1700_p1;
wire   [0:0] tmp_776_fu_1682_p3;
wire   [2:0] r_V_8_5_i_fu_1704_p2;
wire   [1:0] arg_V_read_assign_68_fu_1726_p4;
wire  signed [2:0] rhs_V_6_i_fu_1736_p1;
wire   [0:0] tmp_777_fu_1718_p3;
wire   [2:0] r_V_8_6_i_fu_1740_p2;
wire  signed [2:0] p_027_0_i_i_i_6_i_fu_1746_p3;
wire   [1:0] arg_V_read_assign_69_fu_1766_p4;
wire  signed [2:0] rhs_V_7_i_fu_1776_p1;
wire   [0:0] tmp_778_fu_1758_p3;
wire   [2:0] r_V_8_7_i_fu_1780_p2;
wire  signed [2:0] p_027_0_i_i_i_7_i_fu_1786_p3;
wire  signed [3:0] tmp_112_4_i_cast_fu_1678_p1;
wire  signed [3:0] tmp_112_6_i_cast_fu_1754_p1;
wire  signed [3:0] tmp_112_i_cast_fu_1518_p1;
wire  signed [3:0] tmp_112_3_i_cast_fu_1638_p1;
wire  signed [3:0] tmp_112_7_i_cast_fu_1794_p1;
wire  signed [3:0] tmp_112_1_i_cast_fu_1558_p1;
wire  signed [3:0] tmp_112_2_i_cast_fu_1598_p1;
wire   [3:0] tmp76_fu_1810_p2;
wire  signed [15:0] tmp_112_5_i_fu_1832_p1;
wire   [15:0] res_V_fu_1825_p3;
wire   [15:0] tmp71_fu_1835_p2;
wire  signed [15:0] tmp72_cast_fu_1841_p1;
wire  signed [4:0] tmp74_cast_fu_1850_p1;
wire  signed [4:0] tmp75_cast_fu_1853_p1;
wire   [4:0] tmp73_fu_1856_p2;
wire   [15:0] tmp70_fu_1844_p2;
wire  signed [15:0] tmp73_cast_fu_1862_p1;
wire   [0:0] rev18_fu_1892_p2;
wire   [1:0] result_V_cast_i_fu_1897_p3;
wire   [1:0] tmp_116_1_i_fu_1905_p1;
wire    ap_CS_fsm_state8;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

BBJ_u96_cnvW1A2_mdVL #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 16 ),
    .din51_WIDTH( 16 ),
    .din52_WIDTH( 16 ),
    .din53_WIDTH( 16 ),
    .din54_WIDTH( 16 ),
    .din55_WIDTH( 16 ),
    .din56_WIDTH( 16 ),
    .din57_WIDTH( 16 ),
    .din58_WIDTH( 16 ),
    .din59_WIDTH( 16 ),
    .din60_WIDTH( 16 ),
    .din61_WIDTH( 16 ),
    .din62_WIDTH( 16 ),
    .din63_WIDTH( 16 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
BBJ_u96_cnvW1A2_mdVL_U470(
    .din0(tmp_V_fu_238),
    .din1(tmp_V_238_fu_242),
    .din2(tmp_V_239_fu_246),
    .din3(tmp_V_240_fu_250),
    .din4(tmp_V_241_fu_254),
    .din5(tmp_V_242_fu_258),
    .din6(tmp_V_243_fu_262),
    .din7(tmp_V_244_fu_266),
    .din8(tmp_V_245_fu_270),
    .din9(tmp_V_246_fu_274),
    .din10(tmp_V_247_fu_278),
    .din11(tmp_V_248_fu_282),
    .din12(tmp_V_249_fu_286),
    .din13(tmp_V_250_fu_290),
    .din14(tmp_V_251_fu_294),
    .din15(tmp_V_252_fu_298),
    .din16(tmp_V_253_fu_302),
    .din17(tmp_V_254_fu_306),
    .din18(tmp_V_255_fu_310),
    .din19(tmp_V_256_fu_314),
    .din20(tmp_V_257_fu_318),
    .din21(tmp_V_258_fu_322),
    .din22(tmp_V_259_fu_326),
    .din23(tmp_V_260_fu_330),
    .din24(tmp_V_261_fu_334),
    .din25(tmp_V_262_fu_338),
    .din26(tmp_V_263_fu_342),
    .din27(tmp_V_264_fu_346),
    .din28(tmp_V_265_fu_350),
    .din29(tmp_V_266_fu_354),
    .din30(tmp_V_267_fu_358),
    .din31(tmp_V_268_fu_362),
    .din32(tmp_V_269_fu_366),
    .din33(tmp_V_270_fu_370),
    .din34(tmp_V_271_fu_374),
    .din35(tmp_V_272_fu_378),
    .din36(tmp_V_273_fu_382),
    .din37(tmp_V_274_fu_386),
    .din38(tmp_V_275_fu_390),
    .din39(tmp_V_276_fu_394),
    .din40(tmp_V_277_fu_398),
    .din41(tmp_V_278_fu_402),
    .din42(tmp_V_279_fu_406),
    .din43(tmp_V_280_fu_410),
    .din44(tmp_V_281_fu_414),
    .din45(tmp_V_282_fu_418),
    .din46(tmp_V_283_fu_422),
    .din47(tmp_V_284_fu_426),
    .din48(tmp_V_285_fu_430),
    .din49(tmp_V_286_fu_434),
    .din50(tmp_V_287_fu_438),
    .din51(tmp_V_288_fu_442),
    .din52(tmp_V_289_fu_446),
    .din53(tmp_V_290_fu_450),
    .din54(tmp_V_291_fu_454),
    .din55(tmp_V_292_fu_458),
    .din56(tmp_V_293_fu_462),
    .din57(tmp_V_294_fu_466),
    .din58(tmp_V_295_fu_470),
    .din59(tmp_V_296_fu_474),
    .din60(tmp_V_297_fu_478),
    .din61(tmp_V_298_fu_482),
    .din62(tmp_V_299_fu_486),
    .din63(tmp_V_300_fu_490),
    .din64(tmp_769_reg_2347),
    .dout(inElem_V_4_fu_1008_p66)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd0) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_575 <= inElem_V_4_fu_1008_p66;
    end else if ((((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_575 <= in_V_V_dout;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_575 <= ap_phi_reg_pp0_iter1_act_m_val_V_reg_575;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_i_reg_564 <= i_fu_736_p2;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_reg_564 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_32_i_fu_777_p2 == 1'd1) & (exitcond_i_fu_731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nf_assign_fu_494 <= nf_1_fu_803_p3;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_assign_fu_494 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_32_i_fu_777_p2 == 1'd0) & (exitcond_i_fu_731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sf_6_fu_234 <= sf_fu_771_p2;
    end else if ((((tmp_32_i_fu_777_p2 == 1'd1) & (exitcond_i_fu_731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_6_fu_234 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_32_i_reg_2361 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_230 <= tile_1_fu_1480_p3;
    end else if (((tmp_32_i_reg_2361 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_230 <= tile_fu_1469_p2;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tile_assign_fu_230 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        accu_0_V_reg_2473 <= accu_0_V_fu_1866_p2;
        nf_assign_load_reg_2365_pp0_iter2_reg <= nf_assign_load_reg_2365_pp0_iter1_reg;
        p_027_0_i_i_i_5_i_reg_2453 <= p_027_0_i_i_i_5_i_fu_1710_p3;
        tmp72_reg_2458 <= tmp72_fu_1798_p2;
        tmp74_reg_2463 <= tmp74_fu_1804_p2;
        tmp75_reg_2468 <= tmp75_fu_1816_p2;
        tmp_30_i_reg_2356_pp0_iter2_reg <= tmp_30_i_reg_2356_pp0_iter1_reg;
        tmp_32_i_reg_2361_pp0_iter2_reg <= tmp_32_i_reg_2361_pp0_iter1_reg;
        tmp_32_i_reg_2361_pp0_iter3_reg <= tmp_32_i_reg_2361_pp0_iter2_reg;
        tmp_32_i_reg_2361_pp0_iter4_reg <= tmp_32_i_reg_2361_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accu_V_0_i_fu_226 <= accu_0_V_fu_1866_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_575 <= ap_phi_reg_pp0_iter0_act_m_val_V_reg_575;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_i_reg_2334 <= exitcond_i_fu_731_p2;
        nf_assign_load_reg_2365_pp0_iter1_reg <= nf_assign_load_reg_2365;
        tmp_30_i_reg_2356_pp0_iter1_reg <= tmp_30_i_reg_2356;
        tmp_32_i_reg_2361_pp0_iter1_reg <= tmp_32_i_reg_2361;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_32_i_fu_777_p2 == 1'd1) & (exitcond_i_fu_731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nf_assign_load_reg_2365 <= nf_assign_fu_494;
        tmp_34_i_reg_2370 <= tmp_34_i_fu_797_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_32_i_reg_2361_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        slt_reg_2489 <= slt_fu_1882_p2;
        tmp_i150_i_reg_2494 <= tmp_i150_i_fu_1887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_30_i_reg_2356 <= tmp_30_i_fu_765_p2;
        tmp_32_i_reg_2361 <= tmp_32_i_fu_777_p2;
        tmp_i_reg_2343 <= tmp_i_fu_745_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_745_p2 == 1'd1) & (exitcond_i_fu_731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_768_reg_2352 <= tmp_768_fu_758_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_745_p2 == 1'd0) & (exitcond_i_fu_731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_769_reg_2347 <= tmp_769_fu_754_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_238_fu_242 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_239_fu_246 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_240_fu_250 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_241_fu_254 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_242_fu_258 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_243_fu_262 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_244_fu_266 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_245_fu_270 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_246_fu_274 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_247_fu_278 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_248_fu_282 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_249_fu_286 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_250_fu_290 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_251_fu_294 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_252_fu_298 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_253_fu_302 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_254_fu_306 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_255_fu_310 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_256_fu_314 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_257_fu_318 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_258_fu_322 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_259_fu_326 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_260_fu_330 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_261_fu_334 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_262_fu_338 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_263_fu_342 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_264_fu_346 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_265_fu_350 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_266_fu_354 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_267_fu_358 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_268_fu_362 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_269_fu_366 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_270_fu_370 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_271_fu_374 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_272_fu_378 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_273_fu_382 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_274_fu_386 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_275_fu_390 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_276_fu_394 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_277_fu_398 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_278_fu_402 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_279_fu_406 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_280_fu_410 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_281_fu_414 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_282_fu_418 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_283_fu_422 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_284_fu_426 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_285_fu_430 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_286_fu_434 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_287_fu_438 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_288_fu_442 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_289_fu_446 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_290_fu_450 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_291_fu_454 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_292_fu_458 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_293_fu_462 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_294_fu_466 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_295_fu_470 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_296_fu_474 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_297_fu_478 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_298_fu_482 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_299_fu_486 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_300_fu_490 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_768_reg_2352 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_fu_238 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_reg_2329[31 : 15] <= tmp_fu_715_p2[31 : 15];
    end
end

always @ (*) begin
    if ((exitcond_i_fu_731_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op181_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_32_i_reg_2361_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_32_i_reg_2361_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_blk_n = reps_empty_n;
    end else begin
        reps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_blk_n = reps_out_full_n;
    end else begin
        reps_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_write = 1'b1;
    end else begin
        reps_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read = 1'b1;
    end else begin
        reps_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs7_m_threshold_1_ce0 = 1'b1;
    end else begin
        threshs7_m_threshold_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs7_m_threshold_ce0 = 1'b1;
    end else begin
        threshs7_m_threshold_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights7_m_weights_V_ce0 = 1'b1;
    end else begin
        weights7_m_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond_i_fu_731_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((exitcond_i_fu_731_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_0_V_fu_1866_p2 = ($signed(tmp70_fu_1844_p2) + $signed(tmp73_cast_fu_1862_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_32_i_reg_2361_pp0_iter4_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_32_i_reg_2361_pp0_iter4_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_32_i_reg_2361_pp0_iter4_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((in_V_V_empty_n == 1'b0) & (ap_predicate_op181_read_state3 == 1'b1));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter5 = ((tmp_32_i_reg_2361_pp0_iter4_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_act_m_val_V_reg_575 = 'bx;

always @ (*) begin
    ap_predicate_op181_read_state3 = ((tmp_i_reg_2343 == 1'd1) & (exitcond_i_reg_2334 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign arg_V_read_assign_63_fu_1530_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_575[3:2]}};

assign arg_V_read_assign_64_fu_1570_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_575[5:4]}};

assign arg_V_read_assign_65_fu_1610_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_575[7:6]}};

assign arg_V_read_assign_66_fu_1650_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_575[9:8]}};

assign arg_V_read_assign_67_fu_1690_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_575[11:10]}};

assign arg_V_read_assign_68_fu_1726_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_575[13:12]}};

assign arg_V_read_assign_69_fu_1766_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_575[15:14]}};

assign exitcond_i_fu_731_p2 = ((i_i_reg_564 == tmp_reg_2329) ? 1'b1 : 1'b0);

assign i_fu_736_p2 = (i_i_reg_564 + 32'd1);

assign nf_1_fu_803_p3 = ((tmp_34_i_fu_797_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_791_p2);

assign nf_fu_791_p2 = (32'd1 + nf_assign_fu_494);

assign out_V_V_din = (result_V_cast_i_fu_1897_p3 + tmp_116_1_i_fu_1905_p1);

assign p_027_0_i_i_i_1_i_fu_1550_p3 = ((tmp_772_fu_1522_p3[0:0] === 1'b1) ? rhs_V_1_i_fu_1540_p1 : r_V_8_1_i_fu_1544_p2);

assign p_027_0_i_i_i_2_i_fu_1590_p3 = ((tmp_773_fu_1562_p3[0:0] === 1'b1) ? rhs_V_2_i_fu_1580_p1 : r_V_8_2_i_fu_1584_p2);

assign p_027_0_i_i_i_3_i_fu_1630_p3 = ((tmp_774_fu_1602_p3[0:0] === 1'b1) ? rhs_V_3_i_fu_1620_p1 : r_V_8_3_i_fu_1624_p2);

assign p_027_0_i_i_i_4_i_fu_1670_p3 = ((tmp_775_fu_1642_p3[0:0] === 1'b1) ? rhs_V_4_i_fu_1660_p1 : r_V_8_4_i_fu_1664_p2);

assign p_027_0_i_i_i_5_i_fu_1710_p3 = ((tmp_776_fu_1682_p3[0:0] === 1'b1) ? rhs_V_5_i_fu_1700_p1 : r_V_8_5_i_fu_1704_p2);

assign p_027_0_i_i_i_6_i_fu_1746_p3 = ((tmp_777_fu_1718_p3[0:0] === 1'b1) ? rhs_V_6_i_fu_1736_p1 : r_V_8_6_i_fu_1740_p2);

assign p_027_0_i_i_i_7_i_fu_1786_p3 = ((tmp_778_fu_1758_p3[0:0] === 1'b1) ? rhs_V_7_i_fu_1776_p1 : r_V_8_7_i_fu_1780_p2);

assign p_027_0_i_i_i_i_fu_1510_p3 = ((tmp_770_fu_1492_p1[0:0] === 1'b1) ? rhs_V_i_fu_1500_p1 : r_V_8_i_fu_1504_p2);

assign r_V_8_1_i_fu_1544_p2 = ($signed(3'd0) - $signed(rhs_V_1_i_fu_1540_p1));

assign r_V_8_2_i_fu_1584_p2 = ($signed(3'd0) - $signed(rhs_V_2_i_fu_1580_p1));

assign r_V_8_3_i_fu_1624_p2 = ($signed(3'd0) - $signed(rhs_V_3_i_fu_1620_p1));

assign r_V_8_4_i_fu_1664_p2 = ($signed(3'd0) - $signed(rhs_V_4_i_fu_1660_p1));

assign r_V_8_5_i_fu_1704_p2 = ($signed(3'd0) - $signed(rhs_V_5_i_fu_1700_p1));

assign r_V_8_6_i_fu_1740_p2 = ($signed(3'd0) - $signed(rhs_V_6_i_fu_1736_p1));

assign r_V_8_7_i_fu_1780_p2 = ($signed(3'd0) - $signed(rhs_V_7_i_fu_1776_p1));

assign r_V_8_i_fu_1504_p2 = ($signed(3'd0) - $signed(rhs_V_i_fu_1500_p1));

assign reps_out_din = reps_dout;

assign res_V_fu_1825_p3 = ((tmp_30_i_reg_2356_pp0_iter2_reg[0:0] === 1'b1) ? 16'd0 : accu_V_0_i_fu_226);

assign result_V_cast_i_fu_1897_p3 = ((rev18_fu_1892_p2[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign rev18_fu_1892_p2 = (slt_reg_2489 ^ 1'd1);

assign rhs_V_1_i_fu_1540_p1 = $signed(arg_V_read_assign_63_fu_1530_p4);

assign rhs_V_2_i_fu_1580_p1 = $signed(arg_V_read_assign_64_fu_1570_p4);

assign rhs_V_3_i_fu_1620_p1 = $signed(arg_V_read_assign_65_fu_1610_p4);

assign rhs_V_4_i_fu_1660_p1 = $signed(arg_V_read_assign_66_fu_1650_p4);

assign rhs_V_5_i_fu_1700_p1 = $signed(arg_V_read_assign_67_fu_1690_p4);

assign rhs_V_6_i_fu_1736_p1 = $signed(arg_V_read_assign_68_fu_1726_p4);

assign rhs_V_7_i_fu_1776_p1 = $signed(arg_V_read_assign_69_fu_1766_p4);

assign rhs_V_i_fu_1500_p1 = $signed(tmp_771_fu_1496_p1);

assign sf_fu_771_p2 = (32'd1 + sf_6_fu_234);

assign slt_fu_1882_p2 = (($signed(threshs7_m_threshold_1_q0) < $signed(accu_0_V_reg_2473)) ? 1'b1 : 1'b0);

assign start_out = real_start;

assign threshs7_m_threshold_1_address0 = tmp_33_i_fu_1877_p1;

assign threshs7_m_threshold_address0 = tmp_33_i_fu_1877_p1;

assign tile_1_fu_1480_p3 = ((tmp_34_i_reg_2370[0:0] === 1'b1) ? 32'd0 : tile_fu_1469_p2);

assign tile_fu_1469_p2 = (32'd1 + tile_assign_fu_230);

assign tmp70_fu_1844_p2 = ($signed(tmp71_fu_1835_p2) + $signed(tmp72_cast_fu_1841_p1));

assign tmp71_fu_1835_p2 = ($signed(tmp_112_5_i_fu_1832_p1) + $signed(res_V_fu_1825_p3));

assign tmp72_cast_fu_1841_p1 = $signed(tmp72_reg_2458);

assign tmp72_fu_1798_p2 = ($signed(tmp_112_4_i_cast_fu_1678_p1) + $signed(tmp_112_6_i_cast_fu_1754_p1));

assign tmp73_cast_fu_1862_p1 = $signed(tmp73_fu_1856_p2);

assign tmp73_fu_1856_p2 = ($signed(tmp74_cast_fu_1850_p1) + $signed(tmp75_cast_fu_1853_p1));

assign tmp74_cast_fu_1850_p1 = $signed(tmp74_reg_2463);

assign tmp74_fu_1804_p2 = ($signed(tmp_112_i_cast_fu_1518_p1) + $signed(tmp_112_3_i_cast_fu_1638_p1));

assign tmp75_cast_fu_1853_p1 = $signed(tmp75_reg_2468);

assign tmp75_fu_1816_p2 = ($signed(tmp_112_2_i_cast_fu_1598_p1) + $signed(tmp76_fu_1810_p2));

assign tmp76_fu_1810_p2 = ($signed(tmp_112_7_i_cast_fu_1794_p1) + $signed(tmp_112_1_i_cast_fu_1558_p1));

assign tmp_112_1_i_cast_fu_1558_p1 = p_027_0_i_i_i_1_i_fu_1550_p3;

assign tmp_112_2_i_cast_fu_1598_p1 = p_027_0_i_i_i_2_i_fu_1590_p3;

assign tmp_112_3_i_cast_fu_1638_p1 = p_027_0_i_i_i_3_i_fu_1630_p3;

assign tmp_112_4_i_cast_fu_1678_p1 = p_027_0_i_i_i_4_i_fu_1670_p3;

assign tmp_112_5_i_fu_1832_p1 = p_027_0_i_i_i_5_i_reg_2453;

assign tmp_112_6_i_cast_fu_1754_p1 = p_027_0_i_i_i_6_i_fu_1746_p3;

assign tmp_112_7_i_cast_fu_1794_p1 = p_027_0_i_i_i_7_i_fu_1786_p3;

assign tmp_112_i_cast_fu_1518_p1 = p_027_0_i_i_i_i_fu_1510_p3;

assign tmp_116_1_i_fu_1905_p1 = tmp_i150_i_reg_2494;

assign tmp_30_i_fu_765_p2 = ((sf_6_fu_234 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_31_i_fu_1464_p1 = tile_assign_fu_230;

assign tmp_32_i_fu_777_p2 = ((sf_fu_771_p2 == 32'd64) ? 1'b1 : 1'b0);

assign tmp_33_i_fu_1877_p1 = nf_assign_load_reg_2365_pp0_iter2_reg;

assign tmp_34_i_fu_797_p2 = ((nf_fu_791_p2 == 32'd512) ? 1'b1 : 1'b0);

assign tmp_768_fu_758_p1 = sf_6_fu_234[5:0];

assign tmp_769_fu_754_p1 = sf_6_fu_234[5:0];

assign tmp_770_fu_1492_p1 = weights7_m_weights_V_q0[0:0];

assign tmp_771_fu_1496_p1 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_575[1:0];

assign tmp_772_fu_1522_p3 = weights7_m_weights_V_q0[32'd1];

assign tmp_773_fu_1562_p3 = weights7_m_weights_V_q0[32'd2];

assign tmp_774_fu_1602_p3 = weights7_m_weights_V_q0[32'd3];

assign tmp_775_fu_1642_p3 = weights7_m_weights_V_q0[32'd4];

assign tmp_776_fu_1682_p3 = weights7_m_weights_V_q0[32'd5];

assign tmp_777_fu_1718_p3 = weights7_m_weights_V_q0[32'd6];

assign tmp_778_fu_1758_p3 = weights7_m_weights_V_q0[32'd7];

assign tmp_fu_715_p2 = reps_dout << 32'd15;

assign tmp_i150_i_fu_1887_p2 = (($signed(accu_0_V_reg_2473) > $signed(threshs7_m_threshold_q0)) ? 1'b1 : 1'b0);

assign tmp_i_fu_745_p2 = ((nf_assign_fu_494 == 32'd0) ? 1'b1 : 1'b0);

assign weights7_m_weights_V_address0 = tmp_31_i_fu_1464_p1;

always @ (posedge ap_clk) begin
    tmp_reg_2329[14:0] <= 15'b000000000000000;
end

endmodule //Matrix_Vector_Activa_3
