# WorkLoad Optimize SOC (WLOS) Final Project

### Simulation for FIR, Matrix Mult,qsort,uart
```sh
cd ~/caravel-soc_fpga-lab/lab-wlos_baseline/testbench/comb
source run_clean
source run_sim
```

## Verification with Vivado
### Synthesis and Generate bitstream
```sh
cd ~/caravel-soc_fpga-lab/lab-wlos_baseline/vivado
source run_vivado
```

# lab-wlos_baseline
