{
    "nl": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/51-openroad-fillinsertion/aes_core.nl.v",
    "pnl": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/51-openroad-fillinsertion/aes_core.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/52-odb-cellfrequencytables/aes_core.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/52-odb-cellfrequencytables/aes_core.odb",
    "sdc": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/51-openroad-fillinsertion/aes_core.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/nom_tt_025C_1v80/aes_core__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/nom_ss_100C_1v60/aes_core__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/nom_ff_n40C_1v95/aes_core__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/min_tt_025C_1v80/aes_core__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/min_ss_100C_1v60/aes_core__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/min_ff_n40C_1v95/aes_core__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/max_tt_025C_1v80/aes_core__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/max_ss_100C_1v60/aes_core__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/max_ff_n40C_1v95/aes_core__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/53-openroad-rcx/nom/aes_core.nom.spef",
        "min_*": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/53-openroad-rcx/min/aes_core.min.spef",
        "max_*": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/53-openroad-rcx/max/aes_core.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/nom_tt_025C_1v80/aes_core__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/nom_ss_100C_1v60/aes_core__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/nom_ff_n40C_1v95/aes_core__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/min_tt_025C_1v80/aes_core__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/min_ss_100C_1v60/aes_core__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/min_ff_n40C_1v95/aes_core__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/max_tt_025C_1v80/aes_core__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/max_ss_100C_1v60/aes_core__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/54-openroad-stapostpnr/max_ff_n40C_1v95/aes_core__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/56-magic-streamout/aes_core.mag",
    "gds": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/56-magic-streamout/aes_core.gds",
    "mag_gds": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/56-magic-streamout/aes_core.magic.gds",
    "klayout_gds": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/57-klayout-streamout/aes_core.klayout.gds",
    "json_h": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/05-yosys-jsonheader/aes_core.h.json",
    "vh": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/28-odb-writeverilogheader/aes_core.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 3,
        "design__inferred_latch__count": 0,
        "design__instance__count": 22311,
        "design__instance__area": 201204,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 11,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 2,
        "power__internal__total": 0.016468079760670662,
        "power__switching__total": 0.018355341628193855,
        "power__leakage__total": 2.244376986482166e-07,
        "power__total": 0.034823644906282425,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.20139718240931503,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.20139718240931503,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.48689842424931434,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 11.2968215757196,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.486898,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 11.296822,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1218,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 37,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.3423373903474321,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3423373903474321,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.981371123253744,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 2.5584726172920127,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.981371,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.558473,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.14198020938584793,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.14198020938584793,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.3087727938507854,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 14.727155023442915,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.308773,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 14.727155,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 1822,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 59,
        "clock__skew__worst_hold": 0.3508877732134041,
        "clock__skew__worst_setup": 0.13926266090046419,
        "timing__hold__ws": 0.30673509045375813,
        "timing__setup__ws": 2.055889738863325,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.306735,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 2.05589,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 664.435 675.155",
        "design__core__bbox": "5.52 10.88 658.72 663.68",
        "design__io": 522,
        "design__die__area": 448597,
        "design__core__area": 426409,
        "design__instance__count__stdcell": 22311,
        "design__instance__area__stdcell": 201204,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.471857,
        "design__instance__utilization__stdcell": 0.471857,
        "design__instance__count__class:inverter": 93,
        "design__instance__count__class:sequential_cell": 2476,
        "design__instance__count__class:multi_input_combinational_cell": 12056,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 27991,
        "design__instance__count__class:tap_cell": 6050,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 783691,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 729,
        "design__instance__count__class:clock_buffer": 357,
        "design__instance__count__class:clock_inverter": 197,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 76,
        "antenna__violating__pins": 83,
        "route__antenna_violation__count": 76,
        "antenna_diodes_count": 353,
        "design__instance__count__class:antenna_cell": 353,
        "route__net": 16044,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 18541,
        "route__wirelength__iter:1": 1029647,
        "route__drc_errors__iter:2": 10451,
        "route__wirelength__iter:2": 1024064,
        "route__drc_errors__iter:3": 9518,
        "route__wirelength__iter:3": 1022066,
        "route__drc_errors__iter:4": 1335,
        "route__wirelength__iter:4": 1021996,
        "route__drc_errors__iter:5": 193,
        "route__wirelength__iter:5": 1021851,
        "route__drc_errors__iter:6": 41,
        "route__wirelength__iter:6": 1021834,
        "route__drc_errors__iter:7": 1,
        "route__wirelength__iter:7": 1021857,
        "route__drc_errors__iter:8": 0,
        "route__wirelength__iter:8": 1021865,
        "route__drc_errors": 0,
        "route__wirelength": 1021865,
        "route__vias": 154261,
        "route__vias__singlecut": 154261,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 2806.67,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 254,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 254,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 254,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 1,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.19840152304839717,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.19840152304839717,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.48395067101326394,
        "timing__setup__ws__corner:min_tt_025C_1v80": 11.550691396959255,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.483951,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 11.550692,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 254,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 528,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 21,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.339504323153069,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.339504323153069,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.9758313322487935,
        "timing__setup__ws__corner:min_ss_100C_1v60": 3.0682195430566153,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.975831,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.06822,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 254,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.13926266090046419,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.13926266090046419,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.30673509045375813,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 14.92486532161663,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.306735,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 14.924866,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 254,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 274,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 2,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.20849306204958945,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.20849306204958945,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.4894987886911347,
        "timing__setup__ws__corner:max_tt_025C_1v80": 11.040105142564297,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.489499,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 11.040105,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 254,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 1822,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 59,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.3508877732134041,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3508877732134041,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.9859747741778548,
        "timing__setup__ws__corner:max_ss_100C_1v60": 2.055889738863325,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.985975,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.05589,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 254,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 202,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.14789592191756837,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.14789592191756837,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.3106346379157383,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 14.525153047023831,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.310635,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 14.525153,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 254,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 254,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79979,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79999,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000209188,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000203648,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.31256e-05,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000203648,
        "design_powergrid__voltage__worst": 0.000203648,
        "design_powergrid__voltage__worst__net:VPWR": 1.79979,
        "design_powergrid__drop__worst": 0.000209188,
        "design_powergrid__drop__worst__net:VPWR": 0.000209188,
        "design_powergrid__voltage__worst__net:VGND": 0.000203648,
        "design_powergrid__drop__worst__net:VGND": 0.000203648,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 1.3e-05,
        "ir__drop__worst": 0.000209
    }
}