Determining the location of the ModelSim executable...

Using: C:/intelFPGA/20.1/modelsim_ae/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off combolock -c combolock --vector_source="C:/Users/User/Desktop/2DA4 LABS/LAB 4/combolock/Waveform.vwf" --testbench_file="C:/Users/User/Desktop/2DA4 LABS/LAB 4/combolock/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Nov 16 12:06:01 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off combolock -c combolock --vector_source="C:/Users/User/Desktop/2DA4 LABS/LAB 4/combolock/Waveform.vwf" --testbench_file="C:/Users/User/Desktop/2DA4 LABS/LAB 4/combolock/simulation/qsim/Waveform.vwf.vt"

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/User/Desktop/2DA4 LABS/LAB 4/combolock/simulation/qsim/" combolock -c combolock

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Nov 16 12:06:03 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/User/Desktop/2DA4 LABS/LAB 4/combolock/simulation/qsim/" combolock -c combolock
Info (204019): Generated file combolock.vo in folder "C:/Users/User/Desktop/2DA4 LABS/LAB 4/combolock/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4750 megabytes
    Info: Processing ended: Thu Nov 16 12:06:04 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/User/Desktop/2DA4 LABS/LAB 4/combolock/simulation/qsim/combolock.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/20.1/modelsim_ae/win32aloem/vsim -c -do combolock.do

Reading pref.tcl


# 2020.1


# do combolock.do

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 12:06:07 on Nov 16,2023

# vlog -work work combolock.vo 

# -- Compiling module combolock

# 

# Top level modules:
# 	combolock

# End time: 12:06:07 on Nov 16,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 12:06:07 on Nov 16,2023
# vlog -work work Waveform.vwf.vt 

# -- Compiling module combolock_vlg_vec_tst

# 

# Top level modules:
# 	combolock_vlg_vec_tst

# End time: 12:06:07 on Nov 16,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.combolock_vlg_vec_tst 
# Start time: 12:06:07 on Nov 16,2023

# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading work.combolock_vlg_vec_tst
# Loading work.combolock
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW

# after#24

# ** Note: $finish    : Waveform.vwf.vt(59)
#    Time: 200 ns  Iteration: 0  Instance: /combolock_vlg_vec_tst

# End time: 12:06:08 on Nov 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/User/Desktop/2DA4 LABS/LAB 4/combolock/Waveform.vwf...

Reading C:/Users/User/Desktop/2DA4 LABS/LAB 4/combolock/simulation/qsim/combolock.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/User/Desktop/2DA4 LABS/LAB 4/combolock/simulation/qsim/combolock_20231116120608.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.