Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Xilinx/14.7/ISE_DS/ISE/Shinya_Yamamoto/Project2_Shinya_Yamamoto/Project2_My_TestBench_isim_beh.exe -prj C:/Xilinx/14.7/ISE_DS/ISE/Shinya_Yamamoto/Project2_Shinya_Yamamoto/Project2_My_TestBench_beh.prj work.Project2_My_TestBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE/Shinya_Yamamoto/Project2_Shinya_Yamamoto/AddOrSubtractThenSelectAndDecodedInto7SegmentsDisplay.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE/Shinya_Yamamoto/Project2_Shinya_Yamamoto/Project2_My_TestBench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Xilinx/14.7/ISE_DS/ISE/Shinya_Yamamoto/Project2_Shinya_Yamamoto/Project2_My_TestBench.v" Line 41: Port extendedResult is not connected to this instance
Completed static elaboration
Compiling module AddOrSubtractThenSelectAndDecode...
Compiling module Project2_My_TestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Xilinx/14.7/ISE_DS/ISE/Shinya_Yamamoto/Project2_Shinya_Yamamoto/Project2_My_TestBench_isim_beh.exe
Fuse Memory Usage: 27872 KB
Fuse CPU Usage: 577 ms
