$date
	Fri Oct 22 02:46:33 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TENC $end
$var wire 3 ! ta [2:0] $end
$var integer 32 " j [31:0] $end
$var reg 8 # ty [7:0] $end
$scope module dut $end
$var wire 3 $ a [2:0] $end
$var wire 8 % y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 %
b0 $
b1 #
b0 "
b0 !
$end
#5
b1 !
b1 $
b10 #
b10 %
b1 "
#10
b10 !
b10 $
b100 %
b100 #
b10 "
#15
b11 !
b11 $
b1000 %
b1000 #
b11 "
#20
b100 !
b100 $
b10000 %
b10000 #
b100 "
#25
b101 !
b101 $
b100000 %
b100000 #
b101 "
#30
b110 !
b110 $
b1000000 %
b1000000 #
b110 "
#35
b111 !
b111 $
b10000000 %
b10000000 #
b111 "
#40
b1000 "
