EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
EELAYER 24 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 2 3
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text HLabel 2400 1650 0    60   3State ~ 0
Test[0..3]
Wire Bus Line
	2400 1650 3100 1650
Entry Wire Line
	3100 1750 3200 1850
Entry Wire Line
	3100 1850 3200 1950
Entry Wire Line
	3100 1950 3200 2050
Entry Wire Line
	3100 2050 3200 2150
Wire Bus Line
	3100 1650 3100 2050
Wire Wire Line
	3200 1850 3600 1850
Wire Wire Line
	3200 1950 3600 1950
Wire Wire Line
	3200 2050 3600 2050
Wire Wire Line
	3200 2150 3600 2150
NoConn ~ 3600 1850
NoConn ~ 3600 1950
NoConn ~ 3600 2050
NoConn ~ 3600 2150
Text Label 3250 1850 0    60   ~ 0
Test0
Text Label 3250 1950 0    60   ~ 0
Test1
Text Label 3250 2050 0    60   ~ 0
Test2
Text Label 3250 2150 0    60   ~ 0
Test3
Text Label 2500 1650 0    60   ~ 0
Test[0..3]
$EndSCHEMATC
