deriche_refsrc_7_Isrc_6_13_refsnk_7.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 6)
deriche_refsrc_7_Isrc_6_13_refsnk_7.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 6)
deriche_refsrc_11_Isrc_17_19_refsnk_13.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else Isrc0)
deriche_refsrc_11_Isrc_17_19_refsnk_13.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else Isrc0)
deriche_refsrc_17_Isrc_12_2_refsnk_17.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc0)
deriche_refsrc_17_Isrc_12_2_refsnk_17.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc0)
deriche_refsrc_1_Isrc_14_1_refsnk_3.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc0)
deriche_refsrc_1_Isrc_14_1_refsnk_3.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc0)
deriche_refsrc_11_Isrc_4_3_refsnk_13.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else 4)
deriche_refsrc_11_Isrc_4_3_refsnk_13.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else 4)
deriche_refsrc_17_Isrc_8_17_refsnk_17.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_17_Isrc_8_17_refsnk_17.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_3_Isrc_6_11_refsnk_7.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 6)
deriche_refsrc_3_Isrc_6_11_refsnk_7.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 6)
deriche_refsrc_17_Isrc_11_18_refsnk_17.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_17_Isrc_11_18_refsnk_17.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_4_Isrc_18_14_refsnk_6.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_4_Isrc_18_14_refsnk_6.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_7_Isrc_9_0_refsnk_7.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc0)
deriche_refsrc_7_Isrc_9_0_refsnk_7.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc0)
deriche_refsrc_10_Isrc_0_4_refsnk_12.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
deriche_refsrc_10_Isrc_0_4_refsnk_12.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
deriche_refsrc_8_Isrc_8_15_refsnk_14.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (Isrc1 - 3))
deriche_refsrc_8_Isrc_8_15_refsnk_14.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (Isrc1 - 3))
deriche_refsrc_14_Isrc_1_3_refsnk_16.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 1
deriche_refsrc_14_Isrc_1_3_refsnk_16.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 1
deriche_refsrc_4_Isrc_12_13_refsnk_6.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else Isrc0)
deriche_refsrc_4_Isrc_12_13_refsnk_6.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else Isrc0)
deriche_refsrc_10_Isrc_7_14_refsnk_12.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
deriche_refsrc_10_Isrc_7_14_refsnk_12.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
deriche_refsrc_13_Isrc_12_18_refsnk_11.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
deriche_refsrc_13_Isrc_12_18_refsnk_11.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
deriche_refsrc_9_Isrc_9_16_refsnk_9.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_9_Isrc_9_16_refsnk_9.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_11_Isrc_7_14_refsnk_13.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
deriche_refsrc_11_Isrc_7_14_refsnk_13.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
deriche_refsrc_5_Isrc_13_7_refsnk_5.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_5_Isrc_13_7_refsnk_5.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_15_Isrc_17_11_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - 2))
deriche_refsrc_15_Isrc_17_11_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - 2))
deriche_refsrc_16_Isrc_9_1_refsnk_14.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else (2 * 5))
deriche_refsrc_16_Isrc_9_1_refsnk_14.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else (2 * 5))
deriche_refsrc_9_Isrc_18_6_refsnk_9.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_9_Isrc_18_6_refsnk_9.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_6_Isrc_0_19_refsnk_4.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
deriche_refsrc_6_Isrc_0_19_refsnk_4.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
deriche_refsrc_6_Isrc_16_9_refsnk_4.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_6_Isrc_16_9_refsnk_4.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_2_Isrc_13_6_refsnk_0.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_2_Isrc_13_6_refsnk_0.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_12_Isrc_14_18_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - 5))
deriche_refsrc_12_Isrc_14_18_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - 5))
deriche_refsrc_4_Isrc_7_3_refsnk_6.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc0)
deriche_refsrc_4_Isrc_7_3_refsnk_6.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc0)
deriche_refsrc_15_Isrc_1_9_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (if (((1 + Isrc1) < (B1 + B1)) && ((B1 + 2) < (1 + Isrc1))) then 2 else 4))
deriche_refsrc_15_Isrc_1_9_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (if (((1 + Isrc1) < (B1 + B1)) && ((B1 + 2) < (1 + Isrc1))) then 2 else 4))
deriche_refsrc_16_Isrc_18_17_refsnk_14.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else (B0 - 1))
deriche_refsrc_16_Isrc_18_17_refsnk_14.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else (B0 - 1))
deriche_refsrc_19_Isrc_12_0_refsnk_19.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc0)
deriche_refsrc_19_Isrc_12_0_refsnk_19.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc0)
deriche_refsrc_3_Isrc_2_17_refsnk_1.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B1) then 0 else 2)
deriche_refsrc_3_Isrc_2_17_refsnk_1.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B1) then 0 else 2)
deriche_refsrc_5_Isrc_12_13_refsnk_5.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else Isrc0)
deriche_refsrc_5_Isrc_12_13_refsnk_5.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else Isrc0)
deriche_refsrc_10_Isrc_1_10_refsnk_12.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
deriche_refsrc_10_Isrc_1_10_refsnk_12.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
deriche_refsrc_19_Isrc_14_17_refsnk_19.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_19_Isrc_14_17_refsnk_19.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_4_Isrc_9_13_refsnk_6.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_4_Isrc_9_13_refsnk_6.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_12_Isrc_14_1_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else (3 * 5))
deriche_refsrc_12_Isrc_14_1_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else (3 * 5))
deriche_refsrc_13_Isrc_15_10_refsnk_17.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
deriche_refsrc_13_Isrc_15_10_refsnk_17.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
deriche_refsrc_6_Isrc_8_16_refsnk_8.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_6_Isrc_8_16_refsnk_8.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_14_Isrc_11_6_refsnk_16.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
deriche_refsrc_14_Isrc_11_6_refsnk_16.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
deriche_refsrc_2_Isrc_19_0_refsnk_0.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc0)
deriche_refsrc_2_Isrc_19_0_refsnk_0.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc0)
deriche_refsrc_15_Isrc_13_2_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else (Isrc0 + 1))
deriche_refsrc_15_Isrc_13_2_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else (Isrc0 + 1))
deriche_refsrc_13_Isrc_13_4_refsnk_11.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 + 1))
deriche_refsrc_13_Isrc_13_4_refsnk_11.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 + 1))
deriche_refsrc_11_Isrc_12_1_refsnk_13.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else Isrc0)
deriche_refsrc_11_Isrc_12_1_refsnk_13.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else Isrc0)
deriche_refsrc_16_Isrc_19_6_refsnk_18.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
deriche_refsrc_16_Isrc_19_6_refsnk_18.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
deriche_refsrc_0_Isrc_15_15_refsnk_2.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B0) && (Isrc1 < B1)) then 0 else Isrc1)
deriche_refsrc_0_Isrc_15_15_refsnk_2.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B0) && (Isrc1 < B1)) then 0 else Isrc1)
deriche_refsrc_14_Isrc_12_13_refsnk_16.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else Isrc0)
deriche_refsrc_14_Isrc_12_13_refsnk_16.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else Isrc0)
deriche_refsrc_14_Isrc_3_7_refsnk_16.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
deriche_refsrc_14_Isrc_3_7_refsnk_16.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
deriche_refsrc_18_Isrc_4_10_refsnk_18.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 4)
deriche_refsrc_18_Isrc_4_10_refsnk_18.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 4)
deriche_refsrc_4_Isrc_15_13_refsnk_6.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else Isrc0)
deriche_refsrc_4_Isrc_15_13_refsnk_6.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else Isrc0)
deriche_refsrc_7_Isrc_7_11_refsnk_11.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (Isrc1 - 3))
deriche_refsrc_7_Isrc_7_11_refsnk_11.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (Isrc1 - 3))
deriche_refsrc_5_Isrc_17_9_refsnk_5.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_5_Isrc_17_9_refsnk_5.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc0)
deriche_refsrc_15_Isrc_18_2_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else (B1 - 1))
deriche_refsrc_15_Isrc_18_2_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else (B1 - 1))
deriche_refsrc_12_Isrc_4_9_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 5)
deriche_refsrc_12_Isrc_4_9_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 5)
deriche_refsrc_9_Isrc_19_15_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (Isrc1 - 3))
deriche_refsrc_9_Isrc_19_15_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (Isrc1 - 3))
deriche_refsrc_14_Isrc_17_7_refsnk_16.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
deriche_refsrc_14_Isrc_17_7_refsnk_16.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
deriche_refsrc_18_Isrc_10_8_refsnk_18.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else Isrc0)
deriche_refsrc_18_Isrc_10_8_refsnk_18.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else Isrc0)
