Source Block: oh/common/hdl/oh_par2ser.v@47:57@HdlStmAssign

   //##########################
   //# STATE MACHINE
   //##########################
   
   assign start_transfer = load & ~wait_in;
   
   //transfer counter
   always @ (posedge clk or negedge nreset)
     if(~nreset)
       count[CW-1:0] <= 'b0;   

Diff Content:
- 52    assign start_transfer = load & ~wait_in;
+ 52    assign start_transfer = load     & 
+ 52 			   ~wait_in &
+ 52 			   ~busy;

Clone Blocks:
