Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 14:29:44 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file div_timing_summary_routed.rpt -pb div_timing_summary_routed.pb -rpx div_timing_summary_routed.rpx -warn_on_violation
| Design       : div
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.325       -7.047                     80                 3386        0.093        0.000                      0                 3386        0.470        0.000                       0                  3400  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.325       -7.047                     80                 3386        0.093        0.000                      0                 3386        0.470        0.000                       0                  3400  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           80  Failing Endpoints,  Worst Slack       -0.325ns,  Total Violation       -7.047ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.539ns (54.834%)  route 1.268ns (45.166%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.672     0.672    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X39Y144        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          0.860     1.801    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.053     1.854 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.399     2.254    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/a_xor_b_sub_0[4]
    SLICE_X36Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366     2.620 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.620    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.678 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.678    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.736 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.736    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.794 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.794    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.852 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.852    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.910 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.910    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.968 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.968    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.026 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.026    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.084 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.084    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.142 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.150    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.208 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.208    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.266 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.266    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     3.479 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.479    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[53]
    SLICE_X36Y127        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3399, unset)         0.638     3.138    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X36Y127        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X36Y127        FDRE (Setup_fdre_C_D)        0.051     3.154    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.302ns  (required time - arrival time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 1.601ns (60.981%)  route 1.024ns (39.019%))
  Logic Levels:           14  (CARRY4=14)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.672     0.672    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X22Y154        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y154        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          0.767     1.747    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/a_xor_b_sub_0[1]
    SLICE_X21Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     2.124 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.124    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.182 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.182    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.240 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.240    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.298 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.298    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.356 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.356    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.414 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.414    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.472 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.472    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.530 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.530    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.588 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.588    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.646 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.646    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.704 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.704    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.762 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.762    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.820 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.820    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.040 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=3, routed)           0.257     3.297    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[53]
    SLICE_X20Y154        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3399, unset)         0.638     3.138    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X20Y154        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X20Y154        FDRE (Setup_fdre_C_D)       -0.108     2.995    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica
  -------------------------------------------------------------------
                         required time                          2.995    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                 -0.302    

Slack (VIOLATED) :        -0.285ns  (required time - arrival time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 1.598ns (61.089%)  route 1.018ns (38.911%))
  Logic Levels:           14  (CARRY4=14)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.672     0.672    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X20Y154        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica/Q
                         net (fo=25, routed)          0.769     1.749    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/first_q[53]_repN_alias_1
    SLICE_X18Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     2.099 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.099    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X18Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.159 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.159    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X18Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.219 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.219    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X18Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.279 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.279    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X18Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.339 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.339    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X18Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.399 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.399    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X18Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.459 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.459    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_0
    SLICE_X18Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.519 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.519    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_0
    SLICE_X18Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.579 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.580    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_0
    SLICE_X18Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.640 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.640    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_0
    SLICE_X18Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.700 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.700    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_0
    SLICE_X18Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.760 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.760    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_0
    SLICE_X18Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.820 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.820    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_0
    SLICE_X18Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.040 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=2, routed)           0.248     3.288    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[53]
    SLICE_X18Y154        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3399, unset)         0.638     3.138    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X18Y154        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y154        FDRE (Setup_fdre_C_D)       -0.100     3.003    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica
  -------------------------------------------------------------------
                         required time                          3.003    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                                 -0.285    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 1.481ns (53.881%)  route 1.268ns (46.119%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.672     0.672    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X39Y144        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          0.860     1.801    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.053     1.854 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.399     2.254    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/a_xor_b_sub_0[4]
    SLICE_X36Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366     2.620 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.620    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.678 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.678    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.736 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.736    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.794 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.794    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.852 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.852    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.910 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.910    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.968 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.968    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.026 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.026    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.084 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.084    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.142 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.150    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.208 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.208    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     3.421 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.421    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[49]
    SLICE_X36Y126        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3399, unset)         0.638     3.138    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X36Y126        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X36Y126        FDRE (Setup_fdre_C_D)        0.051     3.154    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 1.465ns (53.611%)  route 1.268ns (46.389%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.672     0.672    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X39Y144        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          0.860     1.801    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.053     1.854 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.399     2.254    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/a_xor_b_sub_0[4]
    SLICE_X36Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366     2.620 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.620    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.678 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.678    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.736 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.736    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.794 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.794    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.852 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.852    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.910 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.910    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.968 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.968    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.026 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.026    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.084 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.084    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.142 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.150    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.208 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.208    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.266 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.266    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     3.405 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     3.405    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[52]
    SLICE_X36Y127        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3399, unset)         0.638     3.138    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X36Y127        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X36Y127        FDRE (Setup_fdre_C_D)        0.051     3.154    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.551ns (61.056%)  route 0.989ns (38.944%))
  Logic Levels:           14  (CARRY4=14)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.672     0.672    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X23Y135        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y135        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          0.734     1.675    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/a_xor_b_sub_0[0]
    SLICE_X38Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     2.025 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.025    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.085 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.085    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.145 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.145    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.205 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.205    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.265 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.265    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.325 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.325    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.385 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.385    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.445 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.445    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.505 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.505    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.565 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.565    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.625 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.625    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.685 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.685    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.745 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.745    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     2.957 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.255     3.212    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[53]
    SLICE_X39Y144        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3399, unset)         0.638     3.138    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X39Y144        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X39Y144        FDRE (Setup_fdre_C_D)       -0.134     2.969    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                          2.969    
                         arrival time                          -3.212    
  -------------------------------------------------------------------
                         slack                                 -0.243    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.447ns (53.304%)  route 1.268ns (46.696%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.672     0.672    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X39Y144        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          0.860     1.801    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.053     1.854 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.399     2.254    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/a_xor_b_sub_0[4]
    SLICE_X36Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366     2.620 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.620    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.678 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.678    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.736 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.736    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.794 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.794    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.852 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.852    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.910 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.910    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.968 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.968    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.026 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.026    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.084 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.084    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.142 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.150    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.208 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.208    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     3.387 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     3.387    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[51]
    SLICE_X36Y126        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3399, unset)         0.638     3.138    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X36Y126        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X36Y126        FDRE (Setup_fdre_C_D)        0.051     3.154    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.213ns  (required time - arrival time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[40].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.890ns (35.286%)  route 1.632ns (64.714%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.672     0.672    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[40].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X17Y136        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[40].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[40].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          0.948     1.889    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/a_xor_b_sub_0[0]
    SLICE_X23Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366     2.255 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.255    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.313 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.313    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.371 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     2.379    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     2.518 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.677     3.194    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[12]
    SLICE_X36Y127        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3399, unset)         0.638     3.138    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X36Y127        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X36Y127        FDRE (Setup_fdre_C_D)       -0.122     2.981    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          2.981    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 -0.213    

Slack (VIOLATED) :        -0.209ns  (required time - arrival time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.423ns (52.887%)  route 1.268ns (47.113%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.672     0.672    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X39Y144        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          0.860     1.801    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.053     1.854 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.399     2.254    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/a_xor_b_sub_0[4]
    SLICE_X36Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366     2.620 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.620    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.678 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.678    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.736 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.736    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.794 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.794    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.852 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.852    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.910 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.910    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.968 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.968    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.026 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.026    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.084 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.084    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.142 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.150    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     3.363 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.363    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[45]
    SLICE_X36Y125        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3399, unset)         0.638     3.138    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X36Y125        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X36Y125        FDRE (Setup_fdre_C_D)        0.051     3.154    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.363    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (VIOLATED) :        -0.193ns  (required time - arrival time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.407ns (52.605%)  route 1.268ns (47.395%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.672     0.672    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X39Y144        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          0.860     1.801    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.053     1.854 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.399     2.254    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/a_xor_b_sub_0[4]
    SLICE_X36Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366     2.620 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.620    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.678 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.678    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.736 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.736    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.794 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.794    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.852 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.852    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.910 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.910    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.968 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.968    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.026 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.026    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.084 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.084    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.142 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.150    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.208 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.208    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     3.347 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     3.347    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[48]
    SLICE_X36Y126        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3399, unset)         0.638     3.138    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X36Y126        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X36Y126        FDRE (Setup_fdre_C_D)        0.051     3.154    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                 -0.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.283     0.283    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X9Y124         FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.055     0.438    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/first_q[1]
    SLICE_X9Y124         FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.298     0.298    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X9Y124         FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X9Y124         FDRE (Hold_fdre_C_D)         0.047     0.345    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.134%)  route 0.108ns (51.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.283     0.283    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/SIGN_UP_DELAY/i_pipe/aclk
    SLICE_X9Y117         FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.108     0.491    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/SIGN_UP_DELAY/i_pipe/first_q
    SLICE_X10Y118        SRLC32E                                      r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.298     0.298    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/SIGN_UP_DELAY/i_pipe/aclk
    SLICE_X10Y118        SRLC32E                                      r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X10Y118        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.397    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.572%)  route 0.159ns (57.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.283     0.283    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X6Y124         FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.159     0.560    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/first_q[0]
    SLICE_X6Y125         SRLC32E                                      r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.298     0.298    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X6Y125         SRLC32E                                      r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X6Y125         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.452    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.118ns (51.107%)  route 0.113ns (48.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.283     0.283    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X2Y125         FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/Q
                         net (fo=5, routed)           0.113     0.514    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/Q[6]
    SLICE_X6Y125         SRLC32E                                      r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.298     0.298    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/aclk
    SLICE_X6Y125         SRLC32E                                      r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][6]_srl32/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X6Y125         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.397    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][6]_srl32
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.146ns (74.006%)  route 0.051ns (25.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.283     0.283    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X12Y129        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.051     0.453    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/first_q[12]
    SLICE_X13Y129        LUT2 (Prop_lut2_I0_O)        0.028     0.481 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/RESULT_REG.NORMAL.mant_op[38]_i_1/O
                         net (fo=1, routed)           0.000     0.481    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/opt_has_pipe.first_q_reg[12]
    SLICE_X13Y129        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.298     0.298    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X13Y129        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[38]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y129        FDRE (Hold_fdre_C_D)         0.061     0.359    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.146ns (73.263%)  route 0.053ns (26.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.283     0.283    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X12Y126        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.053     0.455    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/first_q[0]
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.028     0.483 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/RESULT_REG.NORMAL.mant_op[26]_i_1/O
                         net (fo=1, routed)           0.000     0.483    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/opt_has_pipe.first_q_reg[0]
    SLICE_X13Y126        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.298     0.298    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X13Y126        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[26]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y126        FDRE (Hold_fdre_C_D)         0.061     0.359    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.146ns (73.263%)  route 0.053ns (26.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.283     0.283    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X12Y128        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y128        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.053     0.455    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/first_q[8]
    SLICE_X13Y128        LUT2 (Prop_lut2_I0_O)        0.028     0.483 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/RESULT_REG.NORMAL.mant_op[34]_i_1/O
                         net (fo=1, routed)           0.000     0.483    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/opt_has_pipe.first_q_reg[8]
    SLICE_X13Y128        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.298     0.298    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X13Y128        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[34]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y128        FDRE (Hold_fdre_C_D)         0.061     0.359    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.146ns (73.263%)  route 0.053ns (26.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.283     0.283    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X12Y132        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]/Q
                         net (fo=1, routed)           0.053     0.455    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/out[0]
    SLICE_X13Y132        LUT3 (Prop_lut3_I1_O)        0.028     0.483 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[51]_i_1/O
                         net (fo=1, routed)           0.000     0.483    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[51]_0
    SLICE_X13Y132        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.298     0.298    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X13Y132        FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[51]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y132        FDRE (Hold_fdre_C_D)         0.060     0.358    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.107ns (40.104%)  route 0.160ns (59.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.283     0.283    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X2Y126         FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.107     0.390 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/Q
                         net (fo=6, routed)           0.160     0.550    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/Q[9]
    SLICE_X6Y127         SRLC32E                                      r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.298     0.298    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/aclk
    SLICE_X6Y127         SRLC32E                                      r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][9]_srl32/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X6Y127         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     0.414    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][9]_srl32
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.550    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.079%)  route 0.192ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.283     0.283    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X6Y124         FDRE                                         r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.192     0.593    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/first_q[1]
    SLICE_X6Y130         SRLC32E                                      r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3399, unset)         0.298     0.298    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X6Y130         SRLC32E                                      r  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X6Y130         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.452    div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X19Y153  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X22Y123  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X5Y119   div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[54].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X16Y123  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[54].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X14Y123  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[54].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X16Y123  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[54].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X14Y123  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[54].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X6Y121   div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[54].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X6Y121   div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[54].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X4Y120   ap_CS_fsm_reg[22]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X12Y138  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X6Y136   div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[34].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y118  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[34].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[33]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X12Y137  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y132  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[48].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y131  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X12Y141  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X12Y137  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y123  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y125  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X12Y138  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X6Y136   div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[34].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y118  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[34].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X12Y137  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y132  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[48].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y131  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X12Y141  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X12Y137  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y123  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y125  div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][10]_srl32/CLK



