# Customer ID=13943; Build=0x75f5e; Copyright (c) 2006-2017 Cadence Design Systems, Inc.  ALL RIGHTS RESERVED.
# These coded instructions, statements, and computer programs are the
# copyrighted works and confidential proprietary information of
# Cadence Design Systems, Inc.  They may be adapted and modified by bona fide
# purchasers for internal use, but neither the original nor any adapted
# or modified version may be disclosed or distributed to third parties
# in any manner, medium, or form, in whole or in part, without the prior
# written consent of Cadence Design Systems, Inc.


CXX = g++

SOCDESIGNER_VERSION_NUMBER = $(shell sdsim --version | grep "Version: " | sed -e "s|Version: ||" | sed -e "s|.[0-9]*$$||")
ISSLIBDIR = iss-GCC-4.7
LIBDIR = lib64
SOCDESIGNER_SEP = -
ifeq ($(SOCDESIGNER_VERSION_NUMBER),8.4)
SOCDESIGNER_SEP = _
endif
ifeq ($(SOCDESIGNER_VERSION_NUMBER),7.16)
SOCDESIGNER_SEP = _
ISSLIBDIR = iss-GCC-4.2
LIBDIR = lib
endif

ifndef MAXSIM_HOME
$(error The MAXSIM_HOME environment variable must be set prior to running make)
endif

SDSIM = sdsim
MV = mv -f
CP = cp -p
MKDIR = mkdir -p
RMDIR = rm -rf
SDSIMDEBUG = sdsim
SOCDESIGNER_VERSION_DIR = SoCDesigner$(SOCDESIGNER_SEP)$(SOCDESIGNER_VERSION_NUMBER)

XTTOOLS = /mtkeda/xtensa/Xplorer-7.0.9/XtDevTools/install/tools/RG-2018.9-linux/XtensaTools


export XTENSA_SYSTEM = /proj/mtk05764/ALPS_Base/alps-dev-p0.mp1-mt8168.ep-adsp/vendor/mediatek/proprietary/tinysys/hifi_dsp/source/pub/project/mt8168/common/hwcfg/RG-2018.9-linux/config
export XTENSA_CORE = hifi4_Aquila_E2_PROD
export XTENSA_PARAMS = 



ifndef XTSC_TEXTLOGGER_CONFIG_FILE
  export XTSC_TEXTLOGGER_CONFIG_FILE=../../TextLogger.txt
endif

ifdef RUNARGS
FWD_RUNARGS=RUNARGS="$(RUNARGS)"
endif

TARGET_CXX = $(XTTOOLS)/bin/xt-xcc
TARGET_CFLAGS  = -g $(CUSTOM_TARGET_CFLAGS)
TARGET_LIBS = -lm


MAXLIBS = --maxlib $(XTTOOLS)/$(LIBDIR)/$(ISSLIBDIR)/$(SOCDESIGNER_VERSION_DIR)/xtsclib.conf

