#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 12 10:48:02 2019
# Process ID: 1096
# Current directory: D:/code/MIPS-Experiment/minimips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18928 D:\code\MIPS-Experiment\minimips\minimips.xpr
# Log file: D:/code/MIPS-Experiment/minimips/vivado.log
# Journal file: D:/code/MIPS-Experiment/minimips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/code/MIPS-Experiment/minimips/minimips.xpr
INFO: [Project 1-313] Project file moved from 'D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips' since last save.
WARNING: [Project 1-312] File not found as 'D:/code/MIPS-Experiment/romnew.coe'; using path 'D:/工作/体系结构/体系结构实验/7 minimipsb3/romnew.coe' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'D:/code/MIPS-Experiment/romnew.coe'; using path 'D:/工作/体系结构/体系结构实验/7 minimipsb3/romnew.coe' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1835] Failed to recreate IP instance 'irom'. Error reading project file(s).
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 636.383 ; gain = 45.070
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Apr 12 10:49:47 2019] Launched synth_1...
Run output will be captured here: D:/code/MIPS-Experiment/minimips/minimips.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/../../7 minimipsb3/minimips/minimips.srcs/sources_/irom/irom.xci}}] -no_script -reset -force -quiet
remove_files  {{D:/../../7 minimipsb3/minimips/minimips.srcs/sources_/irom/irom.xci}}
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name irom -dir d:/code/MIPS-Experiment/minimips/minimips.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {1024} CONFIG.data_width {32} CONFIG.Component_Name {irom} CONFIG.memory_type {rom}] [get_ips irom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'irom' to 'irom' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/code/MIPS-Experiment/minimips/minimips.srcs/sources_1/ip/irom/irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'irom'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/code/MIPS-Experiment/minimips/minimips.srcs/sources_1/ip/irom/irom.xci]
generate_target all [get_files  d:/code/MIPS-Experiment/minimips/minimips.srcs/sources_1/ip/irom/irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'irom'...
export_ip_user_files -of_objects [get_files d:/code/MIPS-Experiment/minimips/minimips.srcs/sources_1/ip/irom/irom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/code/MIPS-Experiment/minimips/minimips.srcs/sources_1/ip/irom/irom.xci] -directory D:/code/MIPS-Experiment/minimips/minimips.ip_user_files/sim_scripts -ip_user_files_dir D:/code/MIPS-Experiment/minimips/minimips.ip_user_files -ipstatic_source_dir D:/code/MIPS-Experiment/minimips/minimips.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/code/MIPS-Experiment/minimips/minimips.cache/compile_simlib/modelsim} {questa=D:/code/MIPS-Experiment/minimips/minimips.cache/compile_simlib/questa} {riviera=D:/code/MIPS-Experiment/minimips/minimips.cache/compile_simlib/riviera} {activehdl=D:/code/MIPS-Experiment/minimips/minimips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Apr 12 10:51:46 2019] Launched synth_1...
Run output will be captured here: D:/code/MIPS-Experiment/minimips/minimips.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Apr 12 10:53:28 2019] Launched impl_1...
Run output will be captured here: D:/code/MIPS-Experiment/minimips/minimips.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/code/MIPS-Experiment/minimips/minimips.srcs/sources_1/imports/src/miniMIPS_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/code/MIPS-Experiment/minimips/minimips.srcs/sources_1/imports/src/MEM.V:]
ERROR: [Common 17-180] Spawn failed: No error
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1651.137 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1651.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1873.414 ; gain = 1071.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/code/MIPS-Experiment/minimips/minimips.srcs/constrs_1/imports/miniMIPS_B3.srcs/Basys-3.xdc]
Finished Parsing XDC File [D:/code/MIPS-Experiment/minimips/minimips.srcs/constrs_1/imports/miniMIPS_B3.srcs/Basys-3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2024.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.656 ; gain = 192.656
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 13:57:36 2019...
