Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 25 09:21:48 2024
| Host         : rootmin-Nitro-AN515-57 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.632ns  (logic 3.925ns (21.065%)  route 14.707ns (78.935%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.480 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.671    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.671    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.632ns  (logic 3.925ns (21.065%)  route 14.707ns (78.935%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.480 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.671    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.671    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.632ns  (logic 3.925ns (21.065%)  route 14.707ns (78.935%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.480 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.671    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.671    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.632ns  (logic 3.925ns (21.065%)  route 14.707ns (78.935%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.480 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.671    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.671    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.632ns  (logic 3.925ns (21.065%)  route 14.707ns (78.935%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.480 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.671    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.671    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.632ns  (logic 3.925ns (21.065%)  route 14.707ns (78.935%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.480 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.671    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.671    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.632ns  (logic 3.925ns (21.065%)  route 14.707ns (78.935%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.480 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.671    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.671    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.632ns  (logic 3.925ns (21.065%)  route 14.707ns (78.935%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.480 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.671    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.671    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.569ns  (logic 3.925ns (21.137%)  route 14.644ns (78.863%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 18.339 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.227    17.608    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X44Y18         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.484    18.339    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X44Y18         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]/C
                         clock pessimism              0.467    18.806    
                         clock uncertainty           -0.079    18.727    
    SLICE_X44Y18         FDCE (Setup_fdce_C_CE)      -0.205    18.522    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                         -17.608    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.569ns  (logic 3.925ns (21.137%)  route 14.644ns (78.863%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 18.339 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.227    17.608    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X44Y18         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.484    18.339    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X44Y18         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]/C
                         clock pessimism              0.467    18.806    
                         clock uncertainty           -0.079    18.727    
    SLICE_X44Y18         FDCE (Setup_fdce_C_CE)      -0.205    18.522    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                         -17.608    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.569ns  (logic 3.925ns (21.137%)  route 14.644ns (78.863%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 18.339 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.227    17.608    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X44Y18         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.484    18.339    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X44Y18         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]/C
                         clock pessimism              0.467    18.806    
                         clock uncertainty           -0.079    18.727    
    SLICE_X44Y18         FDCE (Setup_fdce_C_CE)      -0.205    18.522    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                         -17.608    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.569ns  (logic 3.925ns (21.137%)  route 14.644ns (78.863%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 18.339 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.227    17.608    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X44Y18         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.484    18.339    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X44Y18         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]/C
                         clock pessimism              0.467    18.806    
                         clock uncertainty           -0.079    18.727    
    SLICE_X44Y18         FDCE (Setup_fdce_C_CE)      -0.205    18.522    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][28]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                         -17.608    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 3.925ns (21.147%)  route 14.636ns (78.853%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.219    17.600    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.488    18.343    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.810    
                         clock uncertainty           -0.079    18.731    
    SLICE_X40Y16         FDCE (Setup_fdce_C_CE)      -0.205    18.526    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 3.925ns (21.147%)  route 14.636ns (78.853%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.219    17.600    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.488    18.343    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.810    
                         clock uncertainty           -0.079    18.731    
    SLICE_X40Y16         FDCE (Setup_fdce_C_CE)      -0.205    18.526    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 3.925ns (21.147%)  route 14.636ns (78.853%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.219    17.600    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y16         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.488    18.343    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.810    
                         clock uncertainty           -0.079    18.731    
    SLICE_X40Y16         FDCE (Setup_fdce_C_CE)      -0.205    18.526    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 3.925ns (21.147%)  route 14.636ns (78.853%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.219    17.600    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y16         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.488    18.343    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.810    
                         clock uncertainty           -0.079    18.731    
    SLICE_X40Y16         FDCE (Setup_fdce_C_CE)      -0.205    18.526    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 3.925ns (21.147%)  route 14.636ns (78.853%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.219    17.600    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.488    18.343    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]/C
                         clock pessimism              0.467    18.810    
                         clock uncertainty           -0.079    18.731    
    SLICE_X40Y16         FDCE (Setup_fdce_C_CE)      -0.205    18.526    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 3.925ns (21.147%)  route 14.636ns (78.853%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.219    17.600    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.488    18.343    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]/C
                         clock pessimism              0.467    18.810    
                         clock uncertainty           -0.079    18.731    
    SLICE_X40Y16         FDCE (Setup_fdce_C_CE)      -0.205    18.526    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 3.925ns (21.147%)  route 14.636ns (78.853%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.219    17.600    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y16         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.488    18.343    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]/C
                         clock pessimism              0.467    18.810    
                         clock uncertainty           -0.079    18.731    
    SLICE_X40Y16         FDCE (Setup_fdce_C_CE)      -0.205    18.526    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 3.925ns (21.147%)  route 14.636ns (78.853%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.219    17.600    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y16         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.488    18.343    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]/C
                         clock pessimism              0.467    18.810    
                         clock uncertainty           -0.079    18.731    
    SLICE_X40Y16         FDCE (Setup_fdce_C_CE)      -0.205    18.526    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][29]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 3.925ns (21.147%)  route 14.636ns (78.853%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.219    17.600    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.488    18.343    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.810    
                         clock uncertainty           -0.079    18.731    
    SLICE_X40Y16         FDCE (Setup_fdce_C_CE)      -0.205    18.526    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 3.925ns (21.147%)  route 14.636ns (78.853%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.219    17.600    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.488    18.343    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.810    
                         clock uncertainty           -0.079    18.731    
    SLICE_X40Y16         FDCE (Setup_fdce_C_CE)      -0.205    18.526    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 3.925ns (21.147%)  route 14.636ns (78.853%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.219    17.600    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y16         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.488    18.343    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.810    
                         clock uncertainty           -0.079    18.731    
    SLICE_X40Y16         FDCE (Setup_fdce_C_CE)      -0.205    18.526    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 3.925ns (21.147%)  route 14.636ns (78.853%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.219    17.600    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y16         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.488    18.343    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.810    
                         clock uncertainty           -0.079    18.731    
    SLICE_X40Y16         FDCE (Setup_fdce_C_CE)      -0.205    18.526    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.554ns  (logic 3.568ns (19.230%)  route 14.986ns (80.770%))
  Logic Levels:           16  (LUT3=2 LUT4=4 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.732    -0.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y6          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/Q
                         net (fo=35, routed)          1.864     1.360    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu_n_1_][0]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.150     1.510 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=1, routed)           0.452     1.962    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7_n_1
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.328     2.290 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3/O
                         net (fo=13, routed)          1.117     3.407    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.559 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.580    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.912 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.811    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.935 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.262 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.093    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.419 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.223    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.347 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.274    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.394 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.050    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.377 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.109    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.233 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.547    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.671 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.826    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    13.980 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.473    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.800 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.385    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.509 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.402 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.594    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.554ns  (logic 3.568ns (19.230%)  route 14.986ns (80.770%))
  Logic Levels:           16  (LUT3=2 LUT4=4 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.732    -0.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y6          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/Q
                         net (fo=35, routed)          1.864     1.360    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu_n_1_][0]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.150     1.510 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=1, routed)           0.452     1.962    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7_n_1
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.328     2.290 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3/O
                         net (fo=13, routed)          1.117     3.407    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.559 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.580    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.912 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.811    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.935 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.262 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.093    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.419 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.223    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.347 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.274    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.394 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.050    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.377 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.109    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.233 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.547    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.671 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.826    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    13.980 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.473    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.800 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.385    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.509 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.402 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.594    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.554ns  (logic 3.568ns (19.230%)  route 14.986ns (80.770%))
  Logic Levels:           16  (LUT3=2 LUT4=4 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.732    -0.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y6          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/Q
                         net (fo=35, routed)          1.864     1.360    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu_n_1_][0]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.150     1.510 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=1, routed)           0.452     1.962    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7_n_1
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.328     2.290 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3/O
                         net (fo=13, routed)          1.117     3.407    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.559 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.580    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.912 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.811    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.935 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.262 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.093    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.419 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.223    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.347 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.274    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.394 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.050    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.377 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.109    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.547    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.671 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.826    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    13.980 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.473    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.800 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.385    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.509 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.402 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.594    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.554ns  (logic 3.568ns (19.230%)  route 14.986ns (80.770%))
  Logic Levels:           16  (LUT3=2 LUT4=4 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.732    -0.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y6          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/Q
                         net (fo=35, routed)          1.864     1.360    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu_n_1_][0]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.150     1.510 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=1, routed)           0.452     1.962    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7_n_1
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.328     2.290 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3/O
                         net (fo=13, routed)          1.117     3.407    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.559 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.580    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.912 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.811    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.935 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.262 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.093    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.419 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.223    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.347 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.274    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.394 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.050    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.377 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.109    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.547    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.671 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.826    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    13.980 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.473    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.800 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.385    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.509 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.402 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.594    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.554ns  (logic 3.568ns (19.230%)  route 14.986ns (80.770%))
  Logic Levels:           16  (LUT3=2 LUT4=4 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.732    -0.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y6          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/Q
                         net (fo=35, routed)          1.864     1.360    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu_n_1_][0]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.150     1.510 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=1, routed)           0.452     1.962    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7_n_1
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.328     2.290 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3/O
                         net (fo=13, routed)          1.117     3.407    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.559 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.580    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.912 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.811    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.935 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.262 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.093    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.419 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.223    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.347 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.274    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.394 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.050    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.377 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.109    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.233 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.547    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.671 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.826    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    13.980 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.473    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.800 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.385    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.509 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.402 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.594    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.554ns  (logic 3.568ns (19.230%)  route 14.986ns (80.770%))
  Logic Levels:           16  (LUT3=2 LUT4=4 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.732    -0.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y6          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/Q
                         net (fo=35, routed)          1.864     1.360    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu_n_1_][0]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.150     1.510 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=1, routed)           0.452     1.962    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7_n_1
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.328     2.290 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3/O
                         net (fo=13, routed)          1.117     3.407    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.559 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.580    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.912 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.811    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.935 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.262 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.093    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.419 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.223    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.347 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.274    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.394 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.050    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.377 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.109    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.233 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.547    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.671 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.826    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    13.980 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.473    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.800 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.385    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.509 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.402 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.594    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.554ns  (logic 3.568ns (19.230%)  route 14.986ns (80.770%))
  Logic Levels:           16  (LUT3=2 LUT4=4 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.732    -0.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y6          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/Q
                         net (fo=35, routed)          1.864     1.360    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu_n_1_][0]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.150     1.510 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=1, routed)           0.452     1.962    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7_n_1
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.328     2.290 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3/O
                         net (fo=13, routed)          1.117     3.407    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.559 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.580    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.912 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.811    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.935 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.262 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.093    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.419 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.223    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.347 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.274    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.394 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.050    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.377 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.109    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.547    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.671 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.826    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    13.980 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.473    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.800 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.385    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.509 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.402 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.594    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.554ns  (logic 3.568ns (19.230%)  route 14.986ns (80.770%))
  Logic Levels:           16  (LUT3=2 LUT4=4 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.732    -0.960    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y6          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/Q
                         net (fo=35, routed)          1.864     1.360    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu_n_1_][0]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.150     1.510 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=1, routed)           0.452     1.962    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7_n_1
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.328     2.290 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3/O
                         net (fo=13, routed)          1.117     3.407    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_3_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.559 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.580    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.912 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.811    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.935 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.262 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.093    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.419 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.223    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.347 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.274    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.394 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.050    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.377 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.109    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.547    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.671 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.826    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    13.980 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.473    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.800 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.385    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.509 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.402 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.594    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.555ns  (logic 3.925ns (21.154%)  route 14.630ns (78.846%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.213    17.593    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X40Y14         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.593    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.555ns  (logic 3.925ns (21.154%)  route 14.630ns (78.846%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.213    17.593    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X40Y14         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.593    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.555ns  (logic 3.925ns (21.154%)  route 14.630ns (78.846%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.213    17.593    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y14         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X40Y14         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.593    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.555ns  (logic 3.925ns (21.154%)  route 14.630ns (78.846%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.213    17.593    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y14         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X40Y14         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][18]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.593    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.555ns  (logic 3.925ns (21.154%)  route 14.630ns (78.846%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.213    17.593    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X40Y14         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.593    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.555ns  (logic 3.925ns (21.154%)  route 14.630ns (78.846%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.213    17.593    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X40Y14         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.593    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.555ns  (logic 3.925ns (21.154%)  route 14.630ns (78.846%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.213    17.593    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y14         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X40Y14         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.593    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.555ns  (logic 3.925ns (21.154%)  route 14.630ns (78.846%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.213    17.593    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X40Y14         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X40Y14         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][27]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.593    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.626ns  (logic 3.925ns (21.073%)  route 14.701ns (78.927%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 18.322 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.480 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.185    17.665    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X53Y23         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.467    18.322    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y23         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]/C
                         clock pessimism              0.567    18.890    
                         clock uncertainty           -0.079    18.810    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    18.605    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                         -17.665    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.626ns  (logic 3.925ns (21.073%)  route 14.701ns (78.927%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 18.322 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.480 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.185    17.665    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X53Y23         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.467    18.322    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y23         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]/C
                         clock pessimism              0.567    18.890    
                         clock uncertainty           -0.079    18.810    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    18.605    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                         -17.665    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.626ns  (logic 3.925ns (21.073%)  route 14.701ns (78.927%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 18.322 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.480 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.185    17.665    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X53Y23         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.467    18.322    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y23         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]/C
                         clock pessimism              0.567    18.890    
                         clock uncertainty           -0.079    18.810    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    18.605    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                         -17.665    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.626ns  (logic 3.925ns (21.073%)  route 14.701ns (78.927%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 18.322 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.356    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.480 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.185    17.665    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X53Y23         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.467    18.322    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y23         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]/C
                         clock pessimism              0.567    18.890    
                         clock uncertainty           -0.079    18.810    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    18.605    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][31]
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                         -17.665    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.530ns  (logic 3.925ns (21.182%)  route 14.605ns (78.818%))
  Logic Levels:           17  (LUT2=1 LUT3=3 LUT4=2 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.681    16.267    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.391 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1/O
                         net (fo=44, routed)          1.178    17.569    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1_n_1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X39Y13         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.569    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.530ns  (logic 3.925ns (21.182%)  route 14.605ns (78.818%))
  Logic Levels:           17  (LUT2=1 LUT3=3 LUT4=2 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.681    16.267    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.391 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1/O
                         net (fo=44, routed)          1.178    17.569    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1_n_1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X39Y13         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.569    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.530ns  (logic 3.925ns (21.182%)  route 14.605ns (78.818%))
  Logic Levels:           17  (LUT2=1 LUT3=3 LUT4=2 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.681    16.267    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.391 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1/O
                         net (fo=44, routed)          1.178    17.569    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1_n_1
    SLICE_X39Y13         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X39Y13         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.569    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.530ns  (logic 3.925ns (21.182%)  route 14.605ns (78.818%))
  Logic Levels:           17  (LUT2=1 LUT3=3 LUT4=2 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.681    16.267    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.391 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1/O
                         net (fo=44, routed)          1.178    17.569    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1_n_1
    SLICE_X39Y13         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X39Y13         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][28]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.569    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.530ns  (logic 3.925ns (21.182%)  route 14.605ns (78.818%))
  Logic Levels:           17  (LUT2=1 LUT3=3 LUT4=2 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.681    16.267    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.391 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1/O
                         net (fo=44, routed)          1.178    17.569    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1_n_1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X39Y13         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.569    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.530ns  (logic 3.925ns (21.182%)  route 14.605ns (78.818%))
  Logic Levels:           17  (LUT2=1 LUT3=3 LUT4=2 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.681    16.267    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.391 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1/O
                         net (fo=44, routed)          1.178    17.569    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1_n_1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X39Y13         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.569    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.530ns  (logic 3.925ns (21.182%)  route 14.605ns (78.818%))
  Logic Levels:           17  (LUT2=1 LUT3=3 LUT4=2 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.681    16.267    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.391 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1/O
                         net (fo=44, routed)          1.178    17.569    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1_n_1
    SLICE_X39Y13         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X39Y13         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.569    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.530ns  (logic 3.925ns (21.182%)  route 14.605ns (78.818%))
  Logic Levels:           17  (LUT2=1 LUT3=3 LUT4=2 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.681    16.267    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.391 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1/O
                         net (fo=44, routed)          1.178    17.569    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1_n_1
    SLICE_X39Y13         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X39Y13         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][30]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.569    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.530ns  (logic 3.925ns (21.182%)  route 14.605ns (78.818%))
  Logic Levels:           17  (LUT2=1 LUT3=3 LUT4=2 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.681    16.267    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.391 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1/O
                         net (fo=44, routed)          1.178    17.569    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1_n_1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X39Y13         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.569    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.530ns  (logic 3.925ns (21.182%)  route 14.605ns (78.818%))
  Logic Levels:           17  (LUT2=1 LUT3=3 LUT4=2 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.681    16.267    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.391 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1/O
                         net (fo=44, routed)          1.178    17.569    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1_n_1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X39Y13         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.569    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.530ns  (logic 3.925ns (21.182%)  route 14.605ns (78.818%))
  Logic Levels:           17  (LUT2=1 LUT3=3 LUT4=2 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.681    16.267    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.391 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1/O
                         net (fo=44, routed)          1.178    17.569    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1_n_1
    SLICE_X39Y13         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X39Y13         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.569    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.530ns  (logic 3.925ns (21.182%)  route 14.605ns (78.818%))
  Logic Levels:           17  (LUT2=1 LUT3=3 LUT4=2 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 18.345 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.681    16.267    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.391 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1/O
                         net (fo=44, routed)          1.178    17.569    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][31]_i_1_n_1
    SLICE_X39Y13         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.490    18.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]/C
                         clock pessimism              0.467    18.812    
                         clock uncertainty           -0.079    18.733    
    SLICE_X39Y13         FDCE (Setup_fdce_C_CE)      -0.205    18.528    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -17.569    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.528ns  (logic 3.925ns (21.184%)  route 14.603ns (78.816%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.186    17.567    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X44Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.489    18.344    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X44Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    18.811    
                         clock uncertainty           -0.079    18.732    
    SLICE_X44Y14         FDCE (Setup_fdce_C_CE)      -0.205    18.527    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                         -17.567    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.528ns  (logic 3.925ns (21.184%)  route 14.603ns (78.816%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.186    17.567    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X44Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.489    18.344    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X44Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    18.811    
                         clock uncertainty           -0.079    18.732    
    SLICE_X44Y14         FDCE (Setup_fdce_C_CE)      -0.205    18.527    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                         -17.567    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.528ns  (logic 3.925ns (21.184%)  route 14.603ns (78.816%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.186    17.567    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X44Y14         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.489    18.344    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X44Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    18.811    
                         clock uncertainty           -0.079    18.732    
    SLICE_X44Y14         FDCE (Setup_fdce_C_CE)      -0.205    18.527    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                         -17.567    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.528ns  (logic 3.925ns (21.184%)  route 14.603ns (78.816%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.831     8.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT5 (Prop_lut5_I1_O)        0.326     8.496 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=6, routed)           0.804     9.301    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X45Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.425 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=138, routed)         0.926    10.351    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][trans_id][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.120    10.471 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/op_b_zero_q_i_3/O
                         net (fo=3, routed)           0.656    11.127    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_valid_op
    SLICE_X50Y6          LUT5 (Prop_lut5_I3_O)        0.327    11.454 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_q[sbe][pc][31]_i_26/O
                         net (fo=1, routed)           0.732    12.186    i_ariane/i_cva6/id_stage_i/flu_ready_ex_id
    SLICE_X66Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.310 r  i_ariane/i_cva6/id_stage_i/issue_q[sbe][pc][31]_i_12/O
                         net (fo=1, routed)           0.314    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_busy
    SLICE_X66Y8          LUT5 (Prop_lut5_I4_O)        0.124    12.748 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5/O
                         net (fo=2, routed)           1.155    13.904    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_5_n_1
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.154    14.058 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.551    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.878 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.462    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.586 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.671    16.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.124    16.381 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.186    17.567    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_1
    SLICE_X44Y14         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.489    18.344    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X44Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    18.811    
                         clock uncertainty           -0.079    18.732    
    SLICE_X44Y14         FDCE (Setup_fdce_C_CE)      -0.205    18.527    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                         -17.567    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 f  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 f  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 f  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 3.849ns (20.777%)  route 14.676ns (79.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 18.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.731    -0.961    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X60Y3          FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.505 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=15, routed)          0.720     0.214    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.149     0.363 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26/O
                         net (fo=167, routed)         0.734     1.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_26_n_1
    SLICE_X62Y2          LUT4 (Prop_lut4_I0_O)        0.358     1.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16/O
                         net (fo=3, routed)           0.483     1.939    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_16_n_1
    SLICE_X62Y2          LUT5 (Prop_lut5_I3_O)        0.328     2.267 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=17, routed)          1.218     3.484    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_1
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.152     3.636 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19/O
                         net (fo=1, routed)           1.021     4.657    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_19_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.332     4.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_8/O
                         net (fo=8, routed)           0.900     5.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_22_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=41, routed)          1.174     7.187    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I1_O)        0.152     7.339 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8/O
                         net (fo=4, routed)           0.834     8.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_8_n_1
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.499 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_19/O
                         net (fo=1, routed)           0.280     8.779    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][0]_i_7
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.903 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_12/O
                         net (fo=36, routed)          0.907     9.810    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.124     9.934 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=10, routed)          0.898    10.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_29/O
                         net (fo=2, routed)           0.531    11.486    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_9_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.610 r  i_ariane/i_cva6/id_stage_i/asid_to_be_flushed[0]_i_15/O
                         net (fo=1, routed)           0.416    12.027    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed_reg[0]_i_4_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_7/O
                         net (fo=33, routed)          0.791    12.942    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/gen_arbiter.req_nodes_1
    SLICE_X61Y7          LUT5 (Prop_lut5_I1_O)        0.124    13.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_11/O
                         net (fo=3, routed)           0.731    13.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall126_out
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.153    13.950 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=2, routed)           0.493    14.444    i_ariane/i_cva6/id_stage_i/issue_q_reg[valid]_2
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.327    14.771 r  i_ariane/i_cva6/id_stage_i/issue_q[valid]_i_2/O
                         net (fo=4, routed)           0.584    15.355    i_ariane/i_cva6/id_stage_i/issue_instr_issue_id
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_ariane/i_cva6/id_stage_i/issue_cnt_q[2]_i_2/O
                         net (fo=33, routed)          0.770    16.248    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]_0
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124    16.372 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.192    17.564    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15225, routed)       1.487    18.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y17         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    18.809    
                         clock uncertainty           -0.079    18.730    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    18.525    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  0.961    




