{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715395637475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715395637475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 10:47:17 2024 " "Processing started: Sat May 11 10:47:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715395637475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715395637475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715395637475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1715395637959 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.v(137) " "Verilog HDL warning at test.v(137): extended using \"x\" or \"z\"" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1715395638053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 6 6 " "Found 6 design units, including 6 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395638053 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock " "Found entity 2: clock" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395638053 ""} { "Info" "ISGN_ENTITY_NAME" "3 divide_1hz " "Found entity 3: divide_1hz" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395638053 ""} { "Info" "ISGN_ENTITY_NAME" "4 decode4_7 " "Found entity 4: decode4_7" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395638053 ""} { "Info" "ISGN_ENTITY_NAME" "5 count60 " "Found entity 5: count60" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395638053 ""} { "Info" "ISGN_ENTITY_NAME" "6 count24 " "Found entity 6: count24" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395638053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715395638053 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715395638084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:a " "Elaborating entity \"clock\" for hierarchy \"clock:a\"" {  } { { "test.v" "a" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715395638084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_1hz clock:a\|divide_1hz:a " "Elaborating entity \"divide_1hz\" for hierarchy \"clock:a\|divide_1hz:a\"" {  } { { "test.v" "a" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715395638100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 test.v(112) " "Verilog HDL assignment warning at test.v(112): truncated value with size 8 to match size of target (1)" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715395638100 "|test|clock:a|divide_1hz:a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count60 clock:a\|count60:b " "Elaborating entity \"count60\" for hierarchy \"clock:a\|count60:b\"" {  } { { "test.v" "b" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715395638100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 test.v(162) " "Verilog HDL assignment warning at test.v(162): truncated value with size 4 to match size of target (2)" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715395638100 "|test|clock:a|count60:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 test.v(171) " "Verilog HDL assignment warning at test.v(171): truncated value with size 4 to match size of target (2)" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715395638100 "|test|clock:a|count60:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count24 clock:a\|count24:d " "Elaborating entity \"count24\" for hierarchy \"clock:a\|count24:d\"" {  } { { "test.v" "d" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715395638100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4_7 decode4_7:e " "Elaborating entity \"decode4_7\" for hierarchy \"decode4_7:e\"" {  } { { "test.v" "e" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715395638100 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1715395638569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715395638725 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/CEIE/Desktop/FPGA05.07/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/CEIE/Desktop/FPGA05.07/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1715395638928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715395639084 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715395639084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715395639178 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715395639178 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715395639178 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715395639178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715395639287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 10:47:19 2024 " "Processing ended: Sat May 11 10:47:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715395639287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715395639287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715395639287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715395639287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715395641211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715395641211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 10:47:20 2024 " "Processing started: Sat May 11 10:47:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715395641211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715395641211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715395641211 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715395641367 ""}
{ "Info" "0" "" "Project  = test" {  } {  } 0 0 "Project  = test" 0 0 "Fitter" 0 0 1715395641367 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1715395641367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715395641554 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715395641570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715395641617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715395641617 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715395641898 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715395642632 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1715395650493 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1715395650525 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1715395650759 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 26 global CLKCTRL_G6 " "clk~inputCLKENA0 with 26 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1715395650759 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1715395650759 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1715395650900 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715395650915 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715395651962 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715395651962 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715395651962 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715395651962 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715395651962 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715395652009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715395652009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715395652024 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715395652024 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715395652024 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715395652024 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715395652024 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1715395652024 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715395652024 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_1s " "Node \"clk_1s\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_1s" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715395652243 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1715395652243 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715395652243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715395657744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715395658134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715395658150 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715395660446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715395660446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715395661790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/CEIE/Desktop/FPGA05.07/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1715395667072 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715395667072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715395669713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1715395669713 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715395669713 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.05 " "Total time spent on timing analysis during the Fitter is 1.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1715395672712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715395672837 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1715395672837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715395673462 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715395673540 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1715395673540 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715395674103 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715395676792 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1715395677260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/CEIE/Desktop/FPGA05.07/output_files/test.fit.smsg " "Generated suppressed messages file C:/Users/CEIE/Desktop/FPGA05.07/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715395677401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6187 " "Peak virtual memory: 6187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715395678041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 10:47:58 2024 " "Processing ended: Sat May 11 10:47:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715395678041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715395678041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715395678041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715395678041 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715395679839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715395679839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 10:47:59 2024 " "Processing started: Sat May 11 10:47:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715395679839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715395679839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715395679839 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715395688964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715395691762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 10:48:11 2024 " "Processing ended: Sat May 11 10:48:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715395691762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715395691762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715395691762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715395691762 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715395692433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715395693652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715395693652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 10:48:13 2024 " "Processing started: Sat May 11 10:48:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715395693652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715395693652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c test " "Command: quartus_sta test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715395693652 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1715395693746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1715395694402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715395694448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715395694448 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1715395695560 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1715395695560 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695560 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:a\|count60:c\|cout\[0\] clock:a\|count60:c\|cout\[0\] " "create_clock -period 1.000 -name clock:a\|count60:c\|cout\[0\] clock:a\|count60:c\|cout\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695560 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:a\|count60:b\|cout\[0\] clock:a\|count60:b\|cout\[0\] " "create_clock -period 1.000 -name clock:a\|count60:b\|cout\[0\] clock:a\|count60:b\|cout\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695560 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:a\|divide_1hz:a\|clk_1s clock:a\|divide_1hz:a\|clk_1s " "create_clock -period 1.000 -name clock:a\|divide_1hz:a\|clk_1s clock:a\|divide_1hz:a\|clk_1s" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695560 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695560 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1715395695560 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695560 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1715395695560 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1715395695591 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715395695622 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715395695622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.535 " "Worst-case setup slack is -2.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.535             -64.728 clk  " "   -2.535             -64.728 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.727             -11.412 clock:a\|count60:c\|cout\[0\]  " "   -1.727             -11.412 clock:a\|count60:c\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.504             -11.336 clock:a\|count60:b\|cout\[0\]  " "   -1.504             -11.336 clock:a\|count60:b\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.361             -10.903 clock:a\|divide_1hz:a\|clk_1s  " "   -1.361             -10.903 clock:a\|divide_1hz:a\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715395695622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.479 " "Worst-case hold slack is -1.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.479              -1.479 clk  " "   -1.479              -1.479 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710              -0.710 clock:a\|divide_1hz:a\|clk_1s  " "   -0.710              -0.710 clock:a\|divide_1hz:a\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.425              -0.425 clock:a\|count60:b\|cout\[0\]  " "   -0.425              -0.425 clock:a\|count60:b\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 clock:a\|count60:c\|cout\[0\]  " "    0.682               0.000 clock:a\|count60:c\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715395695638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715395695638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715395695653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.666 " "Worst-case minimum pulse width slack is -0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666             -18.144 clk  " "   -0.666             -18.144 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.926 clock:a\|divide_1hz:a\|clk_1s  " "   -0.394              -4.926 clock:a\|divide_1hz:a\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.718 clock:a\|count60:b\|cout\[0\]  " "   -0.394              -4.718 clock:a\|count60:b\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.136 clock:a\|count60:c\|cout\[0\]  " "   -0.394              -4.136 clock:a\|count60:c\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395695669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715395695669 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1715395695778 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1715395695841 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1715395695841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1715395696943 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697035 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715395697053 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715395697053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.707 " "Worst-case setup slack is -2.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.707             -64.588 clk  " "   -2.707             -64.588 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736             -11.481 clock:a\|count60:c\|cout\[0\]  " "   -1.736             -11.481 clock:a\|count60:c\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.533             -11.461 clock:a\|count60:b\|cout\[0\]  " "   -1.533             -11.461 clock:a\|count60:b\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.351             -10.962 clock:a\|divide_1hz:a\|clk_1s  " "   -1.351             -10.962 clock:a\|divide_1hz:a\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715395697055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.403 " "Worst-case hold slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 clk  " "   -1.403              -1.403 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.601              -0.601 clock:a\|divide_1hz:a\|clk_1s  " "   -0.601              -0.601 clock:a\|divide_1hz:a\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.368              -0.368 clock:a\|count60:b\|cout\[0\]  " "   -0.368              -0.368 clock:a\|count60:b\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 clock:a\|count60:c\|cout\[0\]  " "    0.656               0.000 clock:a\|count60:c\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715395697063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715395697073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715395697086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.691 " "Worst-case minimum pulse width slack is -0.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.691             -16.800 clk  " "   -0.691             -16.800 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.960 clock:a\|divide_1hz:a\|clk_1s  " "   -0.394              -4.960 clock:a\|divide_1hz:a\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.695 clock:a\|count60:b\|cout\[0\]  " "   -0.394              -4.695 clock:a\|count60:b\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.184 clock:a\|count60:c\|cout\[0\]  " "   -0.394              -4.184 clock:a\|count60:c\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395697093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715395697093 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1715395697126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1715395697266 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1715395697266 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1715395698231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715395698301 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715395698301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.092 " "Worst-case setup slack is -1.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.092             -26.588 clk  " "   -1.092             -26.588 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.750              -4.436 clock:a\|count60:c\|cout\[0\]  " "   -0.750              -4.436 clock:a\|count60:c\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.591              -3.975 clock:a\|count60:b\|cout\[0\]  " "   -0.591              -3.975 clock:a\|count60:b\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -3.650 clock:a\|divide_1hz:a\|clk_1s  " "   -0.511              -3.650 clock:a\|divide_1hz:a\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715395698331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.715 " "Worst-case hold slack is -0.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715              -0.715 clk  " "   -0.715              -0.715 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.615              -0.615 clock:a\|divide_1hz:a\|clk_1s  " "   -0.615              -0.615 clock:a\|divide_1hz:a\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372              -0.372 clock:a\|count60:b\|cout\[0\]  " "   -0.372              -0.372 clock:a\|count60:b\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 clock:a\|count60:c\|cout\[0\]  " "    0.349               0.000 clock:a\|count60:c\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715395698338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715395698348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715395698371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.721 " "Worst-case minimum pulse width slack is -0.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.721             -12.893 clk  " "   -0.721             -12.893 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 clock:a\|divide_1hz:a\|clk_1s  " "    0.058               0.000 clock:a\|divide_1hz:a\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 clock:a\|count60:b\|cout\[0\]  " "    0.112               0.000 clock:a\|count60:b\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clock:a\|count60:c\|cout\[0\]  " "    0.144               0.000 clock:a\|count60:c\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715395698378 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1715395698418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698925 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715395698925 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715395698925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.027 " "Worst-case setup slack is -1.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.027             -23.408 clk  " "   -1.027             -23.408 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657              -3.857 clock:a\|count60:c\|cout\[0\]  " "   -0.657              -3.857 clock:a\|count60:c\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.524              -3.472 clock:a\|count60:b\|cout\[0\]  " "   -0.524              -3.472 clock:a\|count60:b\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -3.161 clock:a\|divide_1hz:a\|clk_1s  " "   -0.430              -3.161 clock:a\|divide_1hz:a\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715395698925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.715 " "Worst-case hold slack is -0.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715              -0.715 clk  " "   -0.715              -0.715 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.568              -0.568 clock:a\|divide_1hz:a\|clk_1s  " "   -0.568              -0.568 clock:a\|divide_1hz:a\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.356              -0.356 clock:a\|count60:b\|cout\[0\]  " "   -0.356              -0.356 clock:a\|count60:b\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 clock:a\|count60:c\|cout\[0\]  " "    0.319               0.000 clock:a\|count60:c\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715395698941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715395698956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715395698956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.754 " "Worst-case minimum pulse width slack is -0.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.754             -15.284 clk  " "   -0.754             -15.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 clock:a\|divide_1hz:a\|clk_1s  " "    0.072               0.000 clock:a\|divide_1hz:a\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 clock:a\|count60:b\|cout\[0\]  " "    0.121               0.000 clock:a\|count60:b\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clock:a\|count60:c\|cout\[0\]  " "    0.139               0.000 clock:a\|count60:c\|cout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715395698988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715395698988 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715395700310 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715395700310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5005 " "Peak virtual memory: 5005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715395700435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 10:48:20 2024 " "Processing ended: Sat May 11 10:48:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715395700435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715395700435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715395700435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715395700435 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715395702032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715395702032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 10:48:21 2024 " "Processing started: Sat May 11 10:48:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715395702032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715395702032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715395702032 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vo C:/Users/CEIE/Desktop/FPGA05.07/simulation/qsim// simulation " "Generated file test.vo in folder \"C:/Users/CEIE/Desktop/FPGA05.07/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715395702938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715395703063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 10:48:23 2024 " "Processing ended: Sat May 11 10:48:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715395703063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715395703063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715395703063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715395703063 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715395703704 ""}
