$date
  Fri Feb  9 17:36:08 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module my_decoder_tb $end
$var reg 1 ! in_1_tb $end
$var reg 1 " in_0_tb $end
$var reg 1 # enable_tb $end
$var reg 1 $ out_3_tb $end
$var reg 1 % out_2_tb $end
$var reg 1 & out_1_tb $end
$var reg 1 ' out_0_tb $end
$scope module dut $end
$var reg 1 ( in_1 $end
$var reg 1 ) in_0 $end
$var reg 1 * enable $end
$var reg 1 + out_3 $end
$var reg 1 , out_2 $end
$var reg 1 - out_1 $end
$var reg 1 . out_0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
#10000000
1!
1(
#20000000
1"
1#
1$
1)
1*
1+
#30000000
