<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 19th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 19th Design Automation Conference" title="Proceedings of the 19th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\1982\DAC-1982.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>James S. Crabbe, Charles E. Radke, Hillel Ofek<br/><em>Proceedings of the 19th Design Automation Conference</em><br/>DAC, 1982.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/dac/1982">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+19th+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the 19th Design Automation Conference':'DAC');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1982,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=800263">800263</a>",
</span>	address       = "Las Vegas, Nevada, USA",
	editor        = "James S. Crabbe and <a href="person/Charles_E_Radke.html">Charles E. Radke</a> and <a href="person/Hillel_Ofek.html">Hillel Ofek</a>",
	publisher     = "{ACM/IEEE}",
	title         = "{<span id="title">Proceedings of the 19th Design Automation Conference</span>}",
	year          = 1982,
}</pre>
</div>
<hr/>
<h3>Contents (130 items)</h3><dl class="toc"><div class="rbox"><span class="tag">39 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">15 ×<a href="tag/automation.html">#automation</a></span><br/><span class="tag">13 ×<a href="tag/layout.html">#layout</a></span><br/><span class="tag">12 ×<a href="tag/logic.html">#logic</a></span><br/><span class="tag">12 ×<a href="tag/simulation.html">#simulation</a></span><br/><span class="tag">11 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">10 ×<a href="tag/algorithm.html">#algorithm</a></span><br/><span class="tag">8 ×<a href="tag/verification.html">#verification</a></span><br/><span class="tag">7 ×<a href="tag/approach.html">#approach</a></span><br/><span class="tag">7 ×<a href="tag/hardware.html">#hardware</a></span><br/></div><dt><a href="DAC-1982-Breuer.html">DAC-1982-Breuer</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/overview.html" title="overview">#overview</a></span> <span class="tag"><a href="tag/state%20of%20the%20art.html" title="state of the art">#state of the art</a></span></dt><dd>A survey of the state-of-the-art of design automation an invited presentation (<abbr title="Melvin A. Breuer">MAB</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1982-Marcotte.html">DAC-1982-Marcotte</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Robotics: The new automation tool (<abbr title="Harold R. Marcotte">HRM</abbr>), pp. 2–8.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-Williams.html">DAC-1982-Williams</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Design for testability (<abbr title="Thomas W. Williams">TWW</abbr>), p. 9.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1982-ONeill.html">DAC-1982-ONeill</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>A retrospective on software engineering in design automation (<abbr title="Lawrence A. O'Neill">LAO</abbr>), pp. 10–14.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1982-FriendensonBT.html">DAC-1982-FriendensonBT</a> <span class="tag"><a href="tag/delivery.html" title="delivery">#delivery</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Designer’s Workbench: Delivery of cad tools (<abbr title="Robert Alan Friendenson">RAF</abbr>, <abbr title="J. R. Breiland">JRB</abbr>, <abbr title="T. J. Thompson">TJT</abbr>), pp. 15–22.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-Thompson.html">DAC-1982-Thompson</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span></dt><dd>A utilitarian approach to CAD (<abbr title="T. J. Thompson">TJT</abbr>), pp. 23–29.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-CiesielskiK.html">DAC-1982-CiesielskiK</a></dt><dd>An analytical method for compacting routing area in integrated circuits (<abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Edwin Kinnen">EK</abbr>), pp. 30–37.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-RaghavanS.html">DAC-1982-RaghavanS</a></dt><dd>Optimal single row router (<abbr title="Raghunath Raghavan">RR</abbr>, <abbr title="Sartaj Sahni">SS</abbr>), pp. 38–45.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-Hsu.html">DAC-1982-Hsu</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>A new two-dimensional routing algorithm (<abbr title="Chi-Ping Hsu">CPH</abbr>), pp. 46–50.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1982-Pfister.html">DAC-1982-Pfister</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>The Yorktown Simulation Engine: Introduction (<abbr title="Gregory F. Pfister">GFP</abbr>), pp. 51–54.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1982-Denneau.html">DAC-1982-Denneau</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>The Yorktown Simulation Engine (<abbr title="Monty Denneau">MD</abbr>), pp. 55–59.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1982-KronstadtP.html">DAC-1982-KronstadtP</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Software support for the Yorktown Simulation Engine (<abbr title="E. Kronstadt">EK</abbr>, <abbr title="Gregory F. Pfister">GFP</abbr>), pp. 60–64.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1982-AbramoviciLM.html">DAC-1982-AbramoviciLM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A logic simulation machine (<abbr title="Miron Abramovici">MA</abbr>, <abbr title="Ytzhak H. Levendel">YHL</abbr>, <abbr title="Premachandran R. Menon">PRM</abbr>), pp. 65–73.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1982-Collins.html">DAC-1982-Collins</a> <span class="tag"><a href="tag/overview.html" title="overview">#overview</a></span></dt><dd>IBM 3081 system overview and technology (<abbr title="Clive A. Collins">CAC</abbr>), pp. 75–82.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-Monachino.html">DAC-1982-Monachino</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Design verification system for large-scale LSI designs (<abbr title="Michael Monachino">MM</abbr>), pp. 83–90.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-Woodward.html">DAC-1982-Woodward</a> <span class="tag"><a href="tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Operational aspects of design automation for the IBM 3081 (<abbr title="Robert F. Woodward">RFW</abbr>), pp. 91–95.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1982-FreundG.html">DAC-1982-FreundG</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Automated conversion of design data for building the IBM 3081 (<abbr title="Vincent J. Freund Jr.">VJFJ</abbr>, <abbr title="J. A. Guerin">JAG</abbr>), pp. 96–103.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-Supowit.html">DAC-1982-Supowit</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>A minimum-impact routing algorithm (<abbr title="Kenneth J. Supowit">KJS</abbr>), pp. 104–112.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1982-Heyns.html">DAC-1982-Heyns</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>The 1-2-3 routing algorithm or the single channel 2-step router on 3 interconnection layers (<abbr title="Walter Heyns">WH</abbr>), pp. 113–120.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-TeraiKSY.html">DAC-1982-TeraiKSY</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>A consideration of the number of horizontal grids used in the routing of a masterslice layout (<abbr title="Masayuki Terai">MT</abbr>, <abbr title="Hajime Kanada">HK</abbr>, <abbr title="Koji Sato">KS</abbr>, <abbr title="Toshihiko Yahara">TY</abbr>), pp. 121–128.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-LieH.html">DAC-1982-LieH</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>A bus router for IC layout (<abbr title="Margaret Lie">ML</abbr>, <abbr title="Chi-Song Horng">CSH</abbr>), pp. 129–132.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1982-Grass.html">DAC-1982-Grass</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span></dt><dd>A depth-first branch-and-bound algorithm for optimal PLA folding (<abbr title="Werner Grass">WG</abbr>), pp. 133–140.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-EganL.html">DAC-1982-EganL</a></dt><dd>Optimal bipartite folding of PLA (<abbr title="J. R. Egan">JRE</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 141–146.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-HachtelNS.html">DAC-1982-HachtelNS</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Techniques for programmable logic array folding (<abbr title="Gary D. Hachtel">GDH</abbr>, <abbr title="A. Richard Newton">ARN</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 147–155.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1982-TeelW.html">DAC-1982-TeelW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>A logic minimizer for VLSI PLA design (<abbr title="Bill Teel">BT</abbr>, <abbr title="Doran Wilde">DW</abbr>), pp. 156–162.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-DonzeSJS.html">DAC-1982-DonzeSJS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Philo-a VLSI design system (<abbr title="Richard L. Donze">RLD</abbr>, <abbr title="Jacob Sanders">JS</abbr>, <abbr title="Michael Jenkins">MJ</abbr>, <abbr title="George Sporzynski">GS</abbr>), pp. 163–169.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-KangKL.html">DAC-1982-KangKL</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/matrix.html" title="matrix">#matrix</a></span> <span class="tag"><a href="tag/random.html" title="random">#random</a></span></dt><dd>Gate matrix layout of random control logic in a 32-bit CMOS CPU chip adaptable to evolving logic design (<abbr title="Sung-Mo Kang">SMK</abbr>, <abbr title="Robert H. Krambeck">RHK</abbr>, <abbr title="Hung-Fai Stephen Law">HFSL</abbr>), pp. 170–174.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1982-FiducciaM.html">DAC-1982-FiducciaM</a> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>A linear-time heuristic for improving network partitions (<abbr title="Charles M. Fiduccia">CMF</abbr>, <abbr title="Robert M. Mattheyses">RMM</abbr>), pp. 175–181.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-PayneC.html">DAC-1982-PayneC</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Automated partitioning of hierarchically specified digital systems (<abbr title="Thomas S. Payne">TSP</abbr>, <abbr title="William M. van Cleemput">WMvC</abbr>), pp. 182–192.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="DAC-1982-MaisselO.html">DAC-1982-MaisselO</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Interactive design language: A unified approach to hardware simulation, synthesis and documentation (<abbr title="Leon I. Maissel">LIM</abbr>, <abbr title="Daniel L. Ostapko">DLO</abbr>), pp. 193–201.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1982-PilotyB.html">DAC-1982-PilotyB</a></dt><dd>The conlan project: Status and future plans (<abbr title="Robert Piloty">RP</abbr>, <abbr title="Dominique Borrione">DB</abbr>), pp. 202–212.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="DAC-1982-Rawlings.html">DAC-1982-Rawlings</a></dt><dd>VHSIC HDL (<abbr title="James B. Rawlings">JBR</abbr>), p. 213.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1982-Sanborn.html">DAC-1982-Sanborn</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/evolution.html" title="evolution">#evolution</a></span></dt><dd>Evolution of the engineering design system data base (<abbr title="Jere L. Sanborn">JLS</abbr>), pp. 214–218.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1982-DammGK.html">DAC-1982-DammGK</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware support for automatic routing (<abbr title="Erik Damm">ED</abbr>, <abbr title="H. Gethöffer">HG</abbr>, <abbr title="K. Kaiser">KK</abbr>), pp. 219–223.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1982-NairHLV.html">DAC-1982-NairHLV</a></dt><dd>Global wiring on a wire routing machine (<abbr title="Ravi Nair">RN</abbr>, <abbr title="Se June Hong">SJH</abbr>, <abbr title="Sandy Liles">SL</abbr>, <abbr title="Ray Villani">RV</abbr>), pp. 224–231.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-Seiler.html">DAC-1982-Seiler</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>A hardware assisted design rule check architecture (<abbr title="Larry Seiler">LS</abbr>), pp. 232–238.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-ArbabLM.html">DAC-1982-ArbabLM</a> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Toward CAM-oriented CAD (<abbr title="Farhad Arbab">FA</abbr>, <abbr title="Larry Lichten">LL</abbr>, <abbr title="Michel A. Melkanoff">MAM</abbr>), pp. 239–245.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-InoueAF.html">DAC-1982-InoueAF</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/precise.html" title="precise">#precise</a></span></dt><dd>A layout system for high precision design of progressive die (<abbr title="Kazuyuki Inoue">KI</abbr>, <abbr title="Masahiko Adachi">MA</abbr>, <abbr title="Toru Funayama">TF</abbr>), pp. 246–252.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-HellerSM.html">DAC-1982-HellerSM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The planar package planner for system designers (<abbr title="William R. Heller">WRH</abbr>, <abbr title="Gregory B. Sorkin">GBS</abbr>, <abbr title="Klim Maling">KM</abbr>), pp. 253–260.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-Otten.html">DAC-1982-Otten</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Automatic floorplan design (<abbr title="Ralph H. J. M. Otten">RHJMO</abbr>), pp. 261–267.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-Bennett.html">DAC-1982-Bennett</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A database management system for design engineers (<abbr title="Jack Bennett">JB</abbr>), pp. 268–273.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-Katz.html">DAC-1982-Katz</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A database approach for managing VLSI design data (<abbr title="Randy H. Katz">RHK</abbr>), pp. 274–282.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1982-SmithW.html">DAC-1982-SmithW</a> <span class="tag"><a href="tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>A low cost, transportable, data management system for LSI/VLSI design (<abbr title="David C. Smith">DCS</abbr>, <abbr title="Barry S. Wagner">BSW</abbr>), pp. 283–290.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-LarsenLS.html">DAC-1982-LarsenLS</a> <span class="tag"><a href="tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Aw expanded logic equation list for checkout (<abbr title="Robert P. Larsen">RPL</abbr>, <abbr title="James Allen Luisi">JAL</abbr>, <abbr title="A. K. Singh">AKS</abbr>), pp. 291–299.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1982-ChuquillanquiS.html">DAC-1982-ChuquillanquiS</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>PAOLA: A tool for topological optimization of large PLAS (<abbr title="Samuel Chuquillanqui">SC</abbr>, <abbr title="Tomás Pérez Segovia">TPS</abbr>), pp. 300–306.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-LuhukayK.html">DAC-1982-LuhukayK</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A layout synthesis system for NMOS gate-cells (<abbr title="Joseph F. P. Luhukay">JFPL</abbr>, <abbr title="William J. Kubitz">WJK</abbr>), pp. 307–314.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-DesMaraisSW.html">DAC-1982-DesMaraisSW</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A functional level modelling language for digital simulation (<abbr title="P. J. DesMarais">PJD</abbr>, <abbr title="E. S. Y. Shew">ESYS</abbr>, <abbr title="Philip S. Wilcox">PSW</abbr>), pp. 315–320.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-ShivaC.html">DAC-1982-ShivaC</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Modular description/simulation/synthesis using DDL (<abbr title="Sajjan G. Shiva">SGS</abbr>, <abbr title="J. A. Covington">JAC</abbr>), pp. 321–329.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1982-TraceyK.html">DAC-1982-TraceyK</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>A hardware description language for processor based digital systems (<abbr title="James H. Tracey">JHT</abbr>, <abbr title="Kovvali Surya Kumar">KSK</abbr>), pp. 330–337.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-Bruggere.html">DAC-1982-Bruggere</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Special purpose vs. general purpose hardware for da (<abbr title="T. H. Bruggere">THB</abbr>), p. 338.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1982-Adshead.html">DAC-1982-Adshead</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards VLSI complexity: The DA algorithm scaling problem: can special DA hardware help? (<abbr title="H. G. Adshead">HGA</abbr>), pp. 339–344.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-TamminenS.html">DAC-1982-TamminenS</a> <span class="tag"><a href="tag/data%20access.html" title="data access">#data access</a></span> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>The excell method for efficient geometric access to data (<abbr title="Markku Tamminen">MT</abbr>, <abbr title="Reijo Sulonen">RS</abbr>), pp. 345–351.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-Kedem.html">DAC-1982-Kedem</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="tag/online.html" title="online">#online</a></span></dt><dd>The quad-CIF tree: A data structure for hierarchical on-line algorithms (<abbr title="Gershon Kedem">GK</abbr>), pp. 352–357.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-Grabel.html">DAC-1982-Grabel</a> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Object data structures towards distributed graphics processing (<abbr title="David Grabel">DG</abbr>), pp. 358–364.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-Szepieniec.html">DAC-1982-Szepieniec</a> <span class="tag"><a href="tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>SAGA: An Experimental Silicon Assembler (<abbr title="Antoni A. Szepieniec">AAS</abbr>), pp. 365–370.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-TrimbergerR.html">DAC-1982-TrimbergerR</a> <span class="tag"><a href="tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Riot — a simple graphical chip assembly tool (<abbr title="Stephen Trimberger">ST</abbr>, <abbr title="James A. Rowson">JAR</abbr>), pp. 371–376.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-GrayBR.html">DAC-1982-GrayBR</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Designing gate arrays using a silicon compiler (<abbr title="John P. Gray">JPG</abbr>, <abbr title="Irene Buchanan">IB</abbr>, <abbr title="Peter S. Robertson">PSR</abbr>), pp. 377–383.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-MinS.html">DAC-1982-MinS</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing functional faults in VLSI (<abbr title="Yinghua Min">YM</abbr>, <abbr title="Stephen Y. H. Su">SYHS</abbr>), pp. 384–392.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1982-Hayes.html">DAC-1982-Hayes</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A fault simulation methodology for VLSI (<abbr title="John P. Hayes">JPH</abbr>), pp. 393–399.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-BoseKLNPW.html">DAC-1982-BoseKLNPW</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>A fault simulator for MOS LSI circuits (<abbr title="Ajoy K. Bose">AKB</abbr>, <abbr title="Patrick Kozak">PK</abbr>, <abbr title="Chi-Yuan Lo">CYL</abbr>, <abbr title="Hao N. Nham">HNN</abbr>, <abbr title="Ernesto Pacas-Skewes">EPS</abbr>, <abbr title="Kwok W. Wu">KWW</abbr>), pp. 400–409.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1982-LiptonN.html">DAC-1982-LiptonN</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/research.html" title="research">#research</a></span></dt><dd>Design automation algorithms: Research and applications (<abbr title="Richard J. Lipton">RJL</abbr>, <abbr title="J. D. Nash">JDN</abbr>), p. 410.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1982-Asano.html">DAC-1982-Asano</a> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>Parametric pattern router (<abbr title="Tetsuo Asano">TA</abbr>), pp. 411–417.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-RivestF.html">DAC-1982-RivestF</a></dt><dd>A “greedy” channel router (<abbr title="Ronald L. Rivest">RLR</abbr>, <abbr title="Charles M. Fiduccia">CMF</abbr>), pp. 418–424.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-Korn.html">DAC-1982-Korn</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient variable-cost maze router (<abbr title="Robert K. Korn">RKK</abbr>), pp. 425–431.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-DeesK.html">DAC-1982-DeesK</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span></dt><dd>Automated rip-up and reroute techniques (<abbr title="William A. Dees Jr.">WADJ</abbr>, <abbr title="Patrick G. Karger">PGK</abbr>), pp. 432–439.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-Richardson.html">DAC-1982-Richardson</a></dt><dd>Important criteria in selecting engineering work stations (<abbr title="Fontaine Richardson">FR</abbr>), pp. 440–444.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1982-Shliferstein.html">DAC-1982-Shliferstein</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Experiments using interactive color raster graphics for CAD (<abbr title="Abe R. Shliferstein">ARS</abbr>), pp. 445–452.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-Price.html">DAC-1982-Price</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design of command menus for CAD systems (<abbr title="Lynne A. Price">LAP</abbr>), pp. 453–459.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-KellerNE.html">DAC-1982-KellerNE</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A symbolic design system for integrated circuits (<abbr title="Kenneth H. Keller">KHK</abbr>, <abbr title="A. Richard Newton">ARN</abbr>, <abbr title="S. Ellis">SE</abbr>), pp. 460–466.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-LiptonNSVV.html">DAC-1982-LiptonNSVV</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ALI: A procedural language to describe VLSI layouts (<abbr title="Richard J. Lipton">RJL</abbr>, <abbr title="Stephen C. North">SCN</abbr>, <abbr title="Robert Sedgewick">RS</abbr>, <abbr title="Jacobo Valdes">JV</abbr>, <abbr title="Gopalakrishnan Vijayan">GV</abbr>), pp. 467–474.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-Rivest.html">DAC-1982-Rivest</a></dt><dd>The “PI” (placement and interconnect) system (<abbr title="Ronald L. Rivest">RLR</abbr>), pp. 475–481.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-GoelM.html">DAC-1982-GoelM</a></dt><dd>Electronic Chip-in-Place Test (<abbr title="Prabhakar Goel">PG</abbr>, <abbr title="M. T. McMahon">MTM</abbr>), pp. 482–488.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-Saluja.html">DAC-1982-Saluja</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>An enhancement of lssd to reduce test pattern generation effort and increase fault coverage (<abbr title="Kewal K. Saluja">KKS</abbr>), pp. 489–494.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-McCluskey.html">DAC-1982-McCluskey</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification testing (<abbr title="Edward J. McCluskey">EJM</abbr>), pp. 495–500.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-Kalay.html">DAC-1982-Kalay</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>Modeling polyhedral solids bounded by multi-curved parametric surfaces (<abbr title="Yehuda E. Kalay">YEK</abbr>), pp. 501–507.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-Glass.html">DAC-1982-Glass</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/user%20interface.html" title="user interface">#user interface</a></span></dt><dd>A user interface for architectural design, a case study (<abbr title="Gregory John Glass">GJG</abbr>), pp. 508–513.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-LiuE.html">DAC-1982-LiuE</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design of a graphic processor for computer-aided drafting (<abbr title="Clive K. Liu">CKL</abbr>, <abbr title="Charles M. Eastman">CME</abbr>), pp. 514–520.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-CosmaiCMN.html">DAC-1982-CosmaiCMN</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>An interactive drafting system based on two dimensional primitives (<abbr title="G. Cosmai">GC</abbr>, <abbr title="Umberto Cugini">UC</abbr>, <abbr title="Piero Mussio">PM</abbr>, <abbr title="Amri Napolitano">AN</abbr>), pp. 521–529.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1982-ArnoldO.html">DAC-1982-ArnoldO</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Lyra: A new approach to geometric layout rule checking (<abbr title="Michael H. Arnold">MHA</abbr>, <abbr title="John K. Ousterhout">JKO</abbr>), pp. 530–536.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-MudgeRLA.html">DAC-1982-MudgeRLA</a> <span class="tag"><a href="tag/image.html" title="image">#image</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Cellular image processing techniques for VLSI circuit layout validation and routing (<abbr title="Trevor N. Mudge">TNM</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="Robert M. Lougheed">RML</abbr>, <abbr title="Daniel E. Atkins">DEA</abbr>), pp. 537–543.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-TakashimaMCY.html">DAC-1982-TakashimaMCY</a> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Programs for verifying circuit connectivity of mos/lsi mask artwork (<abbr title="Makoto Takashima">MT</abbr>, <abbr title="Takashi Mitsuhashi">TM</abbr>, <abbr title="Toshiaki Chiba">TC</abbr>, <abbr title="Kenji Yoshida">KY</abbr>), pp. 544–550.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-Kaplan.html">DAC-1982-Kaplan</a> <span class="tag"><a href="tag/strict.html" title="strict">#strict</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A “non-restrictive” artwork verification program for printed circuit boards (<abbr title="David Kaplan">DK</abbr>), pp. 551–558.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-AllenET.html">DAC-1982-AllenET</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>DORA: : CAD interface to automatic diagnostics (<abbr title="R. W. Allen">RWA</abbr>, <abbr title="M. M. Ervin-Willis">MMEW</abbr>, <abbr title="Rodham E. Tulloss">RET</abbr>), pp. 559–565.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-BellonLSSVGI.html">DAC-1982-BellonLSSVGI</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Automatic generation of microprocessor test programs (<abbr title="Catherine Bellon">CB</abbr>, <abbr title="A. Liothin">AL</abbr>, <abbr title="S. Sadier">SS</abbr>, <abbr title="Gabriele Saucier">GS</abbr>, <abbr title="Raoul Velazco">RV</abbr>, <abbr title="Francois Grillot">FG</abbr>, <abbr title="M. Issenman">MI</abbr>), pp. 566–573.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-BoseA.html">DAC-1982-BoseA</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation for programmable logic arrays (<abbr title="Pradip Bose">PB</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 574–580.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-GoelM82a.html">DAC-1982-GoelM82a</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>An interactive testability analysis program — ITTAP (<abbr title="Deepak K. Goel">DKG</abbr>, <abbr title="Robert M. McDermott">RMM</abbr>), pp. 581–586.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-UlrichH.html">DAC-1982-UlrichH</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Speed and accuracy in digital network simulation based on structural modeling (<abbr title="Ernst Ulrich">EU</abbr>, <abbr title="Dennis Hebert">DH</abbr>), pp. 587–593.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-Sr.html">DAC-1982-Sr</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Timing Verification and the Timing Analysis program (<abbr title="Robert B. Hitchcock Sr.">RBHS</abbr>), pp. 594–604.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="DAC-1982-BeningLAS.html">DAC-1982-BeningLAS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Developments in logic network path delay analysis (<abbr title="Lionel Bening">LB</abbr>, <abbr title="Thomas A. Lane">TAL</abbr>, <abbr title="Curtis R. Alexander">CRA</abbr>, <abbr title="James E. Smith">JES</abbr>), pp. 605–615.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="DAC-1982-Putatunda.html">DAC-1982-Putatunda</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Auto-delay: A program for automatic calculation of delay in LSI/VLSI chips (<abbr title="Rathin Putatunda">RP</abbr>), pp. 616–621.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-NomuraSTAY.html">DAC-1982-NomuraSTAY</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Timing verification system based on delay time hierarchical nature (<abbr title="Minoru Nomura">MN</abbr>, <abbr title="Shinichi Sato">SS</abbr>, <abbr title="Nobuo Takano">NT</abbr>, <abbr title="Toshinori Aoyama">TA</abbr>, <abbr title="Akihiko Yamada">AY</abbr>), pp. 622–628.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-Agrawal.html">DAC-1982-Agrawal</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Synchronous path analysis in MOS circuit simulator (<abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 629–635.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-Peled.html">DAC-1982-Peled</a> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span></dt><dd>Simplified data structure for “mini-based” turnkey CAD systems (<abbr title="Joseph Peled">JP</abbr>), pp. 636–642.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-GingerichCCL.html">DAC-1982-GingerichCCL</a> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>A hybrid CAD/CAM system for mechanical applications (<abbr title="Jeffrey Z. Gingerich">JZG</abbr>, <abbr title="Michael P. Carroll">MPC</abbr>, <abbr title="E. J. Chelius">EJC</abbr>, <abbr title="Po-Kuan Lu">PKL</abbr>), pp. 643–649.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-Robbins.html">DAC-1982-Robbins</a></dt><dd>Making the wire frame solid (<abbr title="Donald Robbins">DR</abbr>), pp. 650–654.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1982-KambeCKION.html">DAC-1982-KambeCKION</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>A placement algorithm for polycell LSI and ITS evaluation (<abbr title="Takashi Kambe">TK</abbr>, <abbr title="Toru Chiba">TC</abbr>, <abbr title="Seiji Kimura">SK</abbr>, <abbr title="Tsuneo Inufushi">TI</abbr>, <abbr title="Noboru Okuda">NO</abbr>, <abbr title="Ikuo Nishioka">IN</abbr>), pp. 655–662.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-MalingMH.html">DAC-1982-MalingMH</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On finding most optimal rectangular package plans (<abbr title="Klim Maling">KM</abbr>, <abbr title="Steven H. Mueller">SHM</abbr>, <abbr title="William R. Heller">WRH</abbr>), pp. 663–670.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-WipflerWM.html">DAC-1982-WipflerWM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>A combined force and cut algorithm for hierarchical VLSI layout (<abbr title="G. J. Wipfler">GJW</abbr>, <abbr title="Manfred Wiesel">MW</abbr>, <abbr title="Dieter A. Mlynski">DAM</abbr>), pp. 671–677.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-McDermott.html">DAC-1982-McDermott</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Transmission gate modeling in an existing three-value simulator (<abbr title="Robert M. McDermott">RMM</abbr>), pp. 678–681.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1982-LelarasmeeS.html">DAC-1982-LelarasmeeS</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Relax: A new circuit for large scale MOS integrated circuits (<abbr title="Ekachai Lelarasmee">EL</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 682–687.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-LightnerH.html">DAC-1982-LightnerH</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Implication algorithms for MOS switch level functional macromodeling implication and testing (<abbr title="Michael R. Lightner">MRL</abbr>, <abbr title="Gary D. Hachtel">GDH</abbr>), pp. 691–698.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-NoonRR.html">DAC-1982-NoonRR</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A design system approach to data integrity (<abbr title="William A. Noon">WAN</abbr>, <abbr title="Ken N. Robbins">KNR</abbr>, <abbr title="M. Ted Roberts">MTR</abbr>), pp. 699–705.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-HongYL.html">DAC-1982-HongYL</a></dt><dd>QCADS-a LSI CAD system for minicomputer (<abbr title="Xian-Long Hong">XLH</abbr>, <abbr title="Ren-kung Yin">RkY</abbr>, <abbr title="Xi-ling Liu">XlL</abbr>), pp. 706–711.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-EustaceM.html">DAC-1982-EustaceM</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span></dt><dd>A Deterministic finite automaton approach to design rule checking for VLSI (<abbr title="R. Alan Eustace">RAE</abbr>, <abbr title="Amar Mukhopadhyay">AM</abbr>), pp. 712–717.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-OdawaraIK.html">DAC-1982-OdawaraIK</a></dt><dd>Arbitrarily-sized module location technique in the lop system (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="Kazuhiko Iijima">KI</abbr>, <abbr title="Tetsuro Kiyomatsu">TK</abbr>), pp. 718–726.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1982-ShiraishiIKN.html">DAC-1982-ShiraishiIKN</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ICAD/PCB: Integrated computer aided design system for printed circuit boards (<abbr title="Hiroshi Shiraishi">HS</abbr>, <abbr title="Mitsuo Ishii">MI</abbr>, <abbr title="Shoichi Kurita">SK</abbr>, <abbr title="Masaaki Nagamine">MN</abbr>), pp. 727–732.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-WieselM.html">DAC-1982-WieselM</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Two-dimensional channel routing and channel intersection problems (<abbr title="Manfred Wiesel">MW</abbr>, <abbr title="Dieter A. Mlynski">DAM</abbr>), pp. 733–739.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-NestorT.html">DAC-1982-NestorT</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Defining and implementing a multilevel design representation with simulation applications (<abbr title="John A. Nestor">JAN</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 740–746.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-SakaiTYOOKKY.html">DAC-1982-SakaiTYOOKKY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An Interactive Simulation System for structured logic design — ISS (<abbr title="Takeshi Sakai">TS</abbr>, <abbr title="Yoshiyuki Tsuchida">YT</abbr>, <abbr title="Hiroto Yasuura">HY</abbr>, <abbr title="Yasushi Ooi">YO</abbr>, <abbr title="Yoshitsugu Ono">YO</abbr>, <abbr title="Hiroshi Kano">HK</abbr>, <abbr title="Shinji Kimura">SK</abbr>, <abbr title="Shuzo Yajima">SY</abbr>), pp. 747–754.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-HirakawaSM.html">DAC-1982-HirakawaSM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Logic simulation for LSI (<abbr title="Kazuyuki Hirakawa">KH</abbr>, <abbr title="Noboru Shiraki">NS</abbr>, <abbr title="Michiaki Muraoka">MM</abbr>), pp. 755–761.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-Pawlak.html">DAC-1982-Pawlak</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Digital logic modeling system based on MODLAN (<abbr title="Adam Pawlak">AP</abbr>), pp. 763–770.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-Gelman.html">DAC-1982-Gelman</a> <span class="tag"><a href="tag/editing.html" title="editing">#editing</a></span></dt><dd>VEEP A VEctor Editor and Preparer (<abbr title="Stacey J. Gelman">SJG</abbr>), pp. 771–776.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-Hassett.html">DAC-1982-Hassett</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Automated layout in ASHLAR: An approach to the problems of “General Cell” layout for VLSI (<abbr title="James E. Hassett">JEH</abbr>), pp. 777–784.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-AdachiKNS.html">DAC-1982-AdachiKNS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Hierarchical top-down layout design method for VLSI chip (<abbr title="Tohru Adachi">TA</abbr>, <abbr title="Hitoshi Kitazawa">HK</abbr>, <abbr title="Mitsuyoshi Nagatani">MN</abbr>, <abbr title="Tsuneta Sudo">TS</abbr>), pp. 785–791.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-ToddHPBGAB.html">DAC-1982-ToddHPBGAB</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>CGALA-a multi technology Gate Array Layout system (<abbr title="Lee F. Todd">LFT</abbr>, <abbr title="J. M. Hansen">JMH</abbr>, <abbr title="S. V. Pantulu">SVP</abbr>, <abbr title="John L. Barron">JLB</abbr>, <abbr title="D. J. Gilbert">DJG</abbr>, <abbr title="R. J. Anderson">RJA</abbr>, <abbr title="A. K. Biyani">AKB</abbr>), pp. 792–801.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1982-MatsudaFTMNKG.html">DAC-1982-MatsudaFTMNKG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>LAMBDA: A quick, low cost layout design system for master-slice LSI s (<abbr title="Tsuneo Matsuda">TM</abbr>, <abbr title="Tomyyuki Fujita">TF</abbr>, <abbr title="K. Takamizawa">KT</abbr>, <abbr title="H. Mizumura">HM</abbr>, <abbr title="H. Nakamura">HN</abbr>, <abbr title="F. Kitajima">FK</abbr>, <abbr title="Satoshi Goto">SG</abbr>), pp. 802–808.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-PitchumaniS.html">DAC-1982-PitchumaniS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A formal method for computer design verification (<abbr title="Vijay Pitchumani">VP</abbr>, <abbr title="Edward P. Stabler">EPS</abbr>), pp. 809–814.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-MuellerV.html">DAC-1982-MuellerV</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Formal semantics for the automated derivation of micro-code (<abbr title="Robert A. Mueller">RAM</abbr>, <abbr title="Joseph Varghese">JV</abbr>), pp. 815–824.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1982-Leinwand.html">DAC-1982-Leinwand</a> <span class="tag"><a href="tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Logical correctness by construction (<abbr title="Sany M. Leinwand">SML</abbr>), pp. 825–831.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-MaruyamaUKS.html">DAC-1982-MaruyamaUKS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A verification technique for hardware designs (<abbr title="Fumihiro Maruyama">FM</abbr>, <abbr title="Takao Uehara">TU</abbr>, <abbr title="Nobuaki Kawato">NK</abbr>, <abbr title="Takao Saito">TS</abbr>), pp. 832–841.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1982-Chu.html">DAC-1982-Chu</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Computer system design description (<abbr title="Yaohan Chu">YC</abbr>), pp. 842–850.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1982-BassetS.html">DAC-1982-BassetS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Top down design and testability of VLSI circuits (<abbr title="Philippe Basset">PB</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), pp. 851–857.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-KawatoUHS.html">DAC-1982-KawatoUHS</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An interactive logic synthesis system based upon AI techniques (<abbr title="Nobuaki Kawato">NK</abbr>, <abbr title="Takao Uehara">TU</abbr>, <abbr title="Sadaki Hirose">SH</abbr>, <abbr title="Takao Saito">TS</abbr>), pp. 858–864.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-Sparr.html">DAC-1982-Sparr</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span></dt><dd>A language for a scientific and engineering database system (<abbr title="Ted M. Sparr">TMS</abbr>), pp. 865–871.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-BeylsHLMP.html">DAC-1982-BeylsHLMP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>A design methodology based upon symbolic layout and integrated cad tools (<abbr title="A. M. Beyls">AMB</abbr>, <abbr title="B. Hennion">BH</abbr>, <abbr title="Jacques Lecourvoisier">JL</abbr>, <abbr title="Guy Mazaré">GM</abbr>, <abbr title="Alain Puissochet">AP</abbr>), pp. 872–878.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-ChandrasekharB.html">DAC-1982-ChandrasekharB</a></dt><dd>Optimum placement of two rectangular blocks (<abbr title="Mandalagiri S. Chandrasekhar">MSC</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 879–886.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1982-SyedGB.html">DAC-1982-SyedGB</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On routing for custom integrated circuits (<abbr title="Zahir A. Syed">ZAS</abbr>, <abbr title="Abbas El Gamal">AEG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 887–893.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1982-Pinter.html">DAC-1982-Pinter</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On routing two-point nets across a channel (<abbr title="Ron Y. Pinter">RYP</abbr>), pp. 894–902.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1982-OusterhoutU.html">DAC-1982-OusterhoutU</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>Measurements of a VLSI design (<abbr title="John K. Ousterhout">JKO</abbr>, <abbr title="David M. Ungar">DMU</abbr>), pp. 903–908.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1982-Levy.html">DAC-1982-Levy</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Distributed computation for design aids (<abbr title="Saul Yermie Levy">SYL</abbr>), pp. 909–915.</dd> <div class="pagevis" style="width:6px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>