# Logic-Simulation-Program

This application generates generates timing diagrams for the analysis of logic circuits. A circuit is described according to a set of application-specific rules by means of a text file. This specifies the components in the circuit, the connections between them and any inputs.
