DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "24.1"
appVersion "2009.2 (Build 10)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 2600,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 967,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "adcDatavalid"
t "std_ulogic"
o 17
suid 2581,0
)
)
uid 5894,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "adcIn"
t "unsigned"
b "(batteryLevelNbBits-1 DOWNTO 0)"
o 18
suid 2582,0
)
)
uid 5896,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ambientLight"
t "natural"
o 26
suid 2583,0
)
)
uid 5898,0
)
*17 (LogPort
port (LogicalPort
decl (Decl
n "bt_reset"
t "std_uLogic"
o 16
suid 2584,0
)
)
uid 5900,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 26
suid 2585,0
)
)
uid 5902,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 25
suid 2586,0
)
)
uid 5904,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2587,0
)
)
uid 5906,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "DC_forwards"
t "std_uLogic"
o 17
suid 2588,0
)
)
uid 5908,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "DC_PWM"
t "std_uLogic"
o 25
suid 2589,0
)
)
uid 5910,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "debug_RxD"
t "std_uLogic"
o 24
suid 2590,0
)
)
uid 5912,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "debug_TxD"
t "std_uLogic"
o 23
suid 2591,0
)
)
uid 5914,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "proximity"
t "natural"
o 25
suid 2592,0
)
)
uid 5916,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 2593,0
)
)
uid 5918,0
)
*27 (LogPort
port (LogicalPort
decl (Decl
n "stepper_coil1"
t "std_uLogic"
o 13
suid 2594,0
)
)
uid 5920,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "stepper_coil2"
t "std_uLogic"
o 12
suid 2595,0
)
)
uid 5922,0
)
*29 (LogPort
port (LogicalPort
decl (Decl
n "stepper_coil3"
t "std_uLogic"
o 11
suid 2596,0
)
)
uid 5924,0
)
*30 (LogPort
port (LogicalPort
decl (Decl
n "stepper_coil4"
t "std_uLogic"
o 10
suid 2597,0
)
)
uid 5926,0
)
*31 (LogPort
port (LogicalPort
m 1
decl (Decl
n "stepper_end"
t "std_uLogic"
o 13
suid 2598,0
)
)
uid 5928,0
)
*32 (LogPort
port (LogicalPort
m 1
decl (Decl
n "testMode"
t "std_uLogic"
o 29
suid 2599,0
)
)
uid 5930,0
)
*33 (LogPort
port (LogicalPort
decl (Decl
n "user_LEDs"
t "std_ulogic_vector"
b "(userLedNbLines-1 DOWNTO 0)"
o 26
suid 2600,0
)
)
uid 5932,0
)
]
)
pdm (PhysicalDM
uid 990,0
optionalChildren [
*34 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *35 (MRCItem
litem &1
pos 18
dimension 20
)
uid 893,0
optionalChildren [
*36 (MRCItem
litem &2
pos 0
dimension 20
uid 896,0
)
*37 (MRCItem
litem &3
pos 1
dimension 23
uid 898,0
)
*38 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 900,0
)
*39 (MRCItem
litem &14
pos 0
dimension 20
uid 5895,0
)
*40 (MRCItem
litem &15
pos 1
dimension 20
uid 5897,0
)
*41 (MRCItem
litem &16
pos 2
dimension 20
uid 5899,0
)
*42 (MRCItem
litem &17
pos 3
dimension 20
uid 5901,0
)
*43 (MRCItem
litem &18
pos 4
dimension 20
uid 5903,0
)
*44 (MRCItem
litem &19
pos 5
dimension 20
uid 5905,0
)
*45 (MRCItem
litem &20
pos 6
dimension 20
uid 5907,0
)
*46 (MRCItem
litem &21
pos 7
dimension 20
uid 5909,0
)
*47 (MRCItem
litem &22
pos 8
dimension 20
uid 5911,0
)
*48 (MRCItem
litem &23
pos 9
dimension 20
uid 5913,0
)
*49 (MRCItem
litem &24
pos 10
dimension 20
uid 5915,0
)
*50 (MRCItem
litem &25
pos 11
dimension 20
uid 5917,0
)
*51 (MRCItem
litem &26
pos 12
dimension 20
uid 5919,0
)
*52 (MRCItem
litem &27
pos 13
dimension 20
uid 5921,0
)
*53 (MRCItem
litem &28
pos 14
dimension 20
uid 5923,0
)
*54 (MRCItem
litem &29
pos 15
dimension 20
uid 5925,0
)
*55 (MRCItem
litem &30
pos 16
dimension 20
uid 5927,0
)
*56 (MRCItem
litem &31
pos 17
dimension 20
uid 5929,0
)
*57 (MRCItem
litem &32
pos 18
dimension 20
uid 5931,0
)
*58 (MRCItem
litem &33
pos 19
dimension 20
uid 5933,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 894,0
optionalChildren [
*59 (MRCItem
litem &5
pos 0
dimension 20
uid 902,0
)
*60 (MRCItem
litem &7
pos 1
dimension 50
uid 906,0
)
*61 (MRCItem
litem &8
pos 2
dimension 100
uid 908,0
)
*62 (MRCItem
litem &9
pos 3
dimension 50
uid 910,0
)
*63 (MRCItem
litem &10
pos 4
dimension 100
uid 912,0
)
*64 (MRCItem
litem &11
pos 5
dimension 100
uid 914,0
)
*65 (MRCItem
litem &12
pos 6
dimension 50
uid 916,0
)
*66 (MRCItem
litem &13
pos 7
dimension 80
uid 918,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 892,0
vaOverrides [
]
)
]
)
uid 966,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *67 (LEmptyRow
)
uid 992,0
optionalChildren [
*68 (RefLabelRowHdr
)
*69 (TitleRowHdr
)
*70 (FilterRowHdr
)
*71 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*72 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*73 (GroupColHdr
tm "GroupColHdrMgr"
)
*74 (NameColHdr
tm "GenericNameColHdrMgr"
)
*75 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*76 (InitColHdr
tm "GenericValueColHdrMgr"
)
*77 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*78 (EolColHdr
tm "GenericEolColHdrMgr"
)
*79 (LogGeneric
generic (GiElement
name "motorPositionNbBits"
type "positive"
value "16"
)
uid 2102,0
)
*80 (LogGeneric
generic (GiElement
name "userLedNbLines"
type "positive"
value "4"
)
uid 2851,0
)
*81 (LogGeneric
generic (GiElement
name "debugBaudRate"
type "real"
value "9600.0"
)
uid 3081,0
)
*82 (LogGeneric
generic (GiElement
name "btBaudRate"
type "real"
value "9600.0"
)
uid 3516,0
)
*83 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value "10.0E6"
)
uid 5105,0
)
*84 (LogGeneric
generic (GiElement
name "rs232NbBits"
type "positive"
value "8"
)
uid 5288,0
)
*85 (LogGeneric
generic (GiElement
name "batteryLevelNbBits"
type "positive"
value "8"
)
uid 5597,0
)
]
)
pdm (PhysicalDM
uid 993,0
optionalChildren [
*86 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *87 (MRCItem
litem &67
pos 7
dimension 20
)
uid 942,0
optionalChildren [
*88 (MRCItem
litem &68
pos 0
dimension 20
uid 945,0
)
*89 (MRCItem
litem &69
pos 1
dimension 23
uid 947,0
)
*90 (MRCItem
litem &70
pos 2
hidden 1
dimension 20
uid 949,0
)
*91 (MRCItem
litem &79
pos 0
dimension 20
uid 2103,0
)
*92 (MRCItem
litem &80
pos 2
dimension 20
uid 2852,0
)
*93 (MRCItem
litem &81
pos 4
dimension 20
uid 3082,0
)
*94 (MRCItem
litem &82
pos 5
dimension 20
uid 3517,0
)
*95 (MRCItem
litem &83
pos 3
dimension 20
uid 5106,0
)
*96 (MRCItem
litem &84
pos 6
dimension 20
uid 5289,0
)
*97 (MRCItem
litem &85
pos 1
dimension 20
uid 5598,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 943,0
optionalChildren [
*98 (MRCItem
litem &71
pos 0
dimension 20
uid 951,0
)
*99 (MRCItem
litem &73
pos 1
dimension 50
uid 955,0
)
*100 (MRCItem
litem &74
pos 2
dimension 215
uid 957,0
)
*101 (MRCItem
litem &75
pos 3
dimension 100
uid 959,0
)
*102 (MRCItem
litem &76
pos 4
dimension 50
uid 961,0
)
*103 (MRCItem
litem &77
pos 5
dimension 50
uid 963,0
)
*104 (MRCItem
litem &78
pos 6
dimension 80
uid 965,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 941,0
vaOverrides [
]
)
]
)
uid 991,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart_test\\hds\\motor@control_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart_test\\hds\\motor@control_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "C:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart_test\\hds\\motor@control_tester"
)
(vvPair
variable "d_logical"
value "C:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart_test\\hds\\motorControl_tester"
)
(vvPair
variable "date"
value "28.06.2012"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "motorControl_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE3673"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Kart_test"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Kart/Kart_test/work"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "motorControl_tester"
)
(vvPair
variable "month"
value "juin"
)
(vvPair
variable "month_long"
value "juin"
)
(vvPair
variable "p"
value "C:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart_test\\hds\\motor@control_tester\\interface"
)
(vvPair
variable "p_logical"
value "C:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart_test\\hds\\motorControl_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "17:56:54"
)
(vvPair
variable "unit"
value "motorControl_tester"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 156,0
optionalChildren [
*105 (SymbolBody
uid 8,0
optionalChildren [
*106 (CptPort
uid 5794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5795,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,5250,39375,6000"
)
tg (CPTG
uid 5796,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5797,0
ro 270
va (VaSet
)
xt "38400,7000,39600,15000"
st "adcDatavalid"
ju 2
blo "39400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5798,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,12000,59900,13000"
st "adcDatavalid  : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "adcDatavalid"
t "std_ulogic"
o 17
suid 2581,0
)
)
)
*107 (CptPort
uid 5799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5800,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36625,5250,37375,6000"
)
tg (CPTG
uid 5801,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5802,0
ro 270
va (VaSet
)
xt "36400,7000,37600,10600"
st "adcIn"
ju 2
blo "37400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5803,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,13000,73100,14000"
st "adcIn         : OUT    unsigned (batteryLevelNbBits-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "adcIn"
t "unsigned"
b "(batteryLevelNbBits-1 DOWNTO 0)"
o 18
suid 2582,0
)
)
)
*108 (CptPort
uid 5804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5805,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128625,5250,129375,6000"
)
tg (CPTG
uid 5806,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5807,0
ro 270
va (VaSet
)
xt "128400,7000,129600,14900"
st "ambientLight"
ju 2
blo "129400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5808,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,14000,58700,15000"
st "ambientLight  : OUT    natural  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ambientLight"
t "natural"
o 26
suid 2583,0
)
)
)
*109 (CptPort
uid 5809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5810,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 5811,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5812,0
ro 270
va (VaSet
)
xt "26400,7000,27600,11900"
st "bt_reset"
ju 2
blo "27400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5813,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,5000,58900,6000"
st "bt_reset      : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "bt_reset"
t "std_uLogic"
o 16
suid 2584,0
)
)
)
*110 (CptPort
uid 5814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5815,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,5250,25375,6000"
)
tg (CPTG
uid 5816,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5817,0
ro 270
va (VaSet
)
xt "24400,7000,25600,11400"
st "bt_RxD"
ju 2
blo "25400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5818,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,15000,59700,16000"
st "bt_RxD        : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 26
suid 2585,0
)
)
)
*111 (CptPort
uid 5819,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5820,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 5821,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5822,0
ro 270
va (VaSet
)
xt "22400,7000,23600,11400"
st "bt_TxD"
ju 2
blo "23400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5823,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,4000,59100,5000"
st "bt_TxD        : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 25
suid 2586,0
)
)
)
*112 (CptPort
uid 5824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5825,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46625,5250,47375,6000"
)
tg (CPTG
uid 5826,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5827,0
ro 270
va (VaSet
)
xt "46400,7000,47600,10400"
st "clock"
ju 2
blo "47400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5828,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,16000,58800,17000"
st "clock         : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2587,0
)
)
)
*113 (CptPort
uid 5829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5830,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94625,5250,95375,6000"
)
tg (CPTG
uid 5831,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5832,0
ro 270
va (VaSet
)
xt "94400,7000,95600,14800"
st "DC_forwards"
ju 2
blo "95400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5833,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,3000,59900,4000"
st "DC_forwards   : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "DC_forwards"
t "std_uLogic"
o 17
suid 2588,0
)
)
)
*114 (CptPort
uid 5834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5835,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92625,5250,93375,6000"
)
tg (CPTG
uid 5836,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5837,0
ro 270
va (VaSet
)
xt "92400,7000,93600,12400"
st "DC_PWM"
ju 2
blo "93400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5838,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,2000,59900,3000"
st "DC_PWM        : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "DC_PWM"
t "std_uLogic"
o 25
suid 2589,0
)
)
)
*115 (CptPort
uid 5839,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5840,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,5250,33375,6000"
)
tg (CPTG
uid 5841,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5842,0
ro 270
va (VaSet
)
xt "32400,7000,33600,13400"
st "debug_RxD"
ju 2
blo "33400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5843,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,17000,60500,18000"
st "debug_RxD     : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "debug_RxD"
t "std_uLogic"
o 24
suid 2590,0
)
)
)
*116 (CptPort
uid 5844,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5845,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,5250,31375,6000"
)
tg (CPTG
uid 5846,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5847,0
ro 270
va (VaSet
)
xt "30400,7000,31600,13400"
st "debug_TxD"
ju 2
blo "31400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5848,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,6000,59900,7000"
st "debug_TxD     : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "debug_TxD"
t "std_uLogic"
o 23
suid 2591,0
)
)
)
*117 (CptPort
uid 5849,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5850,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126625,5250,127375,6000"
)
tg (CPTG
uid 5851,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5852,0
ro 270
va (VaSet
)
xt "126400,7000,127600,12400"
st "proximity"
ju 2
blo "127400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5853,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,18000,58200,19000"
st "proximity     : OUT    natural  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "proximity"
t "natural"
o 25
suid 2592,0
)
)
)
*118 (CptPort
uid 5854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5855,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48625,5250,49375,6000"
)
tg (CPTG
uid 5856,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5857,0
ro 270
va (VaSet
)
xt "48400,7000,49600,10300"
st "reset"
ju 2
blo "49400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5858,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,19000,58800,20000"
st "reset         : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 2593,0
)
)
)
*119 (CptPort
uid 5859,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5860,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88625,5250,89375,6000"
)
tg (CPTG
uid 5861,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5862,0
ro 270
va (VaSet
)
xt "88400,7000,89600,15300"
st "stepper_coil1"
ju 2
blo "89400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5863,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,7000,59400,8000"
st "stepper_coil1 : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "stepper_coil1"
t "std_uLogic"
o 13
suid 2594,0
)
)
)
*120 (CptPort
uid 5864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5865,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86625,5250,87375,6000"
)
tg (CPTG
uid 5866,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5867,0
ro 270
va (VaSet
)
xt "86400,7000,87600,15300"
st "stepper_coil2"
ju 2
blo "87400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5868,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,8000,59400,9000"
st "stepper_coil2 : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "stepper_coil2"
t "std_uLogic"
o 12
suid 2595,0
)
)
)
*121 (CptPort
uid 5869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5870,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84625,5250,85375,6000"
)
tg (CPTG
uid 5871,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5872,0
ro 270
va (VaSet
)
xt "84400,7000,85600,15300"
st "stepper_coil3"
ju 2
blo "85400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5873,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,9000,59400,10000"
st "stepper_coil3 : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "stepper_coil3"
t "std_uLogic"
o 11
suid 2596,0
)
)
)
*122 (CptPort
uid 5874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5875,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82625,5250,83375,6000"
)
tg (CPTG
uid 5876,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5877,0
ro 270
va (VaSet
)
xt "82400,7000,83600,15300"
st "stepper_coil4"
ju 2
blo "83400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5878,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,10000,59400,11000"
st "stepper_coil4 : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "stepper_coil4"
t "std_uLogic"
o 10
suid 2597,0
)
)
)
*123 (CptPort
uid 5879,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5880,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80625,5250,81375,6000"
)
tg (CPTG
uid 5881,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5882,0
ro 270
va (VaSet
)
xt "80400,7000,81600,14600"
st "stepper_end"
ju 2
blo "81400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5883,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,20000,60200,21000"
st "stepper_end   : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "stepper_end"
t "std_uLogic"
o 13
suid 2598,0
)
)
)
*124 (CptPort
uid 5884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5885,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42625,5250,43375,6000"
)
tg (CPTG
uid 5886,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5887,0
ro 270
va (VaSet
)
xt "42400,7000,43600,12400"
st "testMode"
ju 2
blo "43400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5888,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,21000,59100,22000"
st "testMode      : OUT    std_uLogic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "testMode"
t "std_uLogic"
o 29
suid 2599,0
)
)
)
*125 (CptPort
uid 5889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5890,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78625,5250,79375,6000"
)
tg (CPTG
uid 5891,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5892,0
ro 270
va (VaSet
)
xt "78400,7000,79600,13200"
st "user_LEDs"
ju 2
blo "79400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5893,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,11000,75400,12000"
st "user_LEDs     : IN     std_ulogic_vector (userLedNbLines-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "user_LEDs"
t "std_ulogic_vector"
b "(userLedNbLines-1 DOWNTO 0)"
o 26
suid 2600,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,137000,14000"
)
oxt "15000,6000,77000,14000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Verdana,9,1"
)
xt "70250,8800,75750,10000"
st "Kart_test"
blo "70250,9800"
)
second (Text
uid 12,0
va (VaSet
font "Verdana,9,1"
)
xt "70250,10000,81750,11200"
st "motorControl_tester"
blo "70250,11000"
)
)
gi *126 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "51000,6000,71000,13200"
st "Generic Declarations

motorPositionNbBits positive 16      
batteryLevelNbBits  positive 8       
userLedNbLines      positive 4       
clockFrequency      real     10.0E6  
debugBaudRate       real     9600.0  
btBaudRate          real     9600.0  
rs232NbBits         positive 8       "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "motorPositionNbBits"
type "positive"
value "16"
)
(GiElement
name "batteryLevelNbBits"
type "positive"
value "8"
)
(GiElement
name "userLedNbLines"
type "positive"
value "4"
)
(GiElement
name "clockFrequency"
type "real"
value "10.0E6"
)
(GiElement
name "debugBaudRate"
type "real"
value "9600.0"
)
(GiElement
name "btBaudRate"
type "real"
value "9600.0"
)
(GiElement
name "rs232NbBits"
type "positive"
value "8"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*127 (Grouping
uid 16,0
optionalChildren [
*128 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48500,36200,48500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*129 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44500,53200,44500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*130 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46500,36200,46500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*131 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46500,32200,46500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*132 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,67300,46400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*133 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44500,57200,44500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*134 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "37350,44400,47650,45600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*135 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47500,32200,47500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*136 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48500,32200,48500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*137 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47500,36200,47500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *138 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
uid 49,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*140 (MLText
uid 50,0
va (VaSet
)
xt "0,1000,17500,7000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
windowSize "59,45,967,785"
viewArea "-500,-500,61510,50980"
cachedDiagramExtent "0,0,103000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "Courier New,9,0"
)
xt "200,200,2700,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "Kart_test"
entityName "motorControl_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,35000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,9,1"
)
xt "22600,14800,27400,16000"
st "<library>"
blo "22600,15800"
)
second (Text
va (VaSet
font "Verdana,9,1"
)
xt "22600,16000,25900,17200"
st "<cell>"
blo "22600,17000"
)
)
gi *141 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,12000,0,12000"
)
header "Generic Declarations"
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1950"
st "In0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,3600,1950"
st "Buffer0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *142 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "42000,0,47400,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "42000,1000,44700,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "42000,22000,44400,23000"
st "User:"
blo "42000,22800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,23000,44000,23000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 5933,0
activeModelName "Symbol:GEN"
)
