// Seed: 3985538020
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd37,
    parameter id_6 = 32'd28
) (
    input supply0 id_0[1  +  1 : -1],
    input supply1 _id_1,
    input tri id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri _id_6,
    input wor id_7,
    input wire id_8,
    input wor id_9[{  1  ,  -1  , "" ,  id_1  ,  ~  1  , "" } :
        -1 'b0 ==  -1 'b0 ^  id_1  ==  1  ||  id_6],
    output logic id_10
);
  always_ff begin : LABEL_0
    id_10 <= 1'b0 - -1;
  end
  module_0 modCall_1 ();
endmodule
