v 20130925 2
C 44200 45900 1 0 0 C.sym
{
T 44800 47300 5 10 0 1 0 0 1
device=C
T 44700 46400 5 8 1 1 0 0 1
refdes=C1
T 44700 46250 5 8 1 1 0 0 1
value={C_s}
}
C 46600 47200 1 90 0 R.sym
{
T 45400 47900 5 10 0 1 90 0 1
device=R
T 46200 47700 5 8 1 1 0 0 1
value={R_f}
T 45850 47700 5 8 1 1 0 0 1
refdes=R_1
}
N 45000 47500 45700 47500 4
N 46500 47500 47000 47500 4
C 48000 45900 1 0 0 C.sym
{
T 48600 47300 5 10 0 1 0 0 1
device=C
T 48500 46400 5 8 1 1 0 0 1
refdes=C2
T 48500 46250 5 8 1 1 0 0 1
value={C_ell}
}
C 48100 45700 1 0 0 0.sym
{
T 48500 46500 5 10 0 1 0 0 1
device=0
}
C 47300 45700 1 0 0 0.sym
{
T 47700 46500 5 10 0 1 0 0 1
device=0
}
C 43800 45700 1 0 0 0.sym
{
T 44200 46500 5 10 0 1 0 0 1
device=0
}
C 47200 45900 1 0 0 R.sym
{
T 47900 47100 5 10 0 1 0 0 1
device=R
T 47650 46250 5 8 1 1 0 0 1
value={R_ell}
T 47650 46400 5 8 1 1 0 0 1
refdes=R2
}
C 42700 44800 1 0 0 parDef.sym
{
T 42800 45100 5 10 0 1 0 0 1
device=directive
T 42800 45200 5 8 1 1 0 0 1
refdes=A1
T 42800 44900 5 8 1 1 0 0 1
value=.param I_D=50n C_s = 20p R_f = 100k
}
N 44000 46800 45100 46800 4
N 45000 46800 45000 48000 4
N 45900 48000 47000 48000 4
N 47000 46400 47000 48000 4
N 45100 48000 45000 48000 4
N 45100 46000 44000 46000 4
C 45500 45500 1 0 0 0.sym
{
T 45900 46300 5 10 0 1 0 0 1
device=0
}
N 46300 46400 47000 46400 4
N 48700 46800 47000 46800 4
{
T 48400 46900 5 10 1 1 0 0 1
netname=out
}
C 44200 46000 1 0 1 I.sym
{
T 43500 47200 5 10 0 1 0 6 1
device=I-slicap
T 42800 46650 5 8 1 1 0 0 1
refdes=I1
T 42800 46050 5 8 1 0 0 0 1
noise={2*q*I_D}
T 42800 46200 5 8 1 0 0 0 1
dcvar=0
T 42800 46350 5 8 1 0 0 0 1
dc=0
T 42800 46500 5 8 1 0 0 0 1
value=0
}
C 45100 47800 1 270 1 I.sym
{
T 46300 48500 5 10 0 1 270 6 1
device=I-slicap
T 45800 48650 5 8 1 1 0 0 1
refdes=I2
T 45800 48050 5 8 1 0 0 0 1
noise={4*k*T/R_f}
T 45800 48200 5 8 1 0 0 0 1
dcvar=0
T 45800 48350 5 8 1 0 0 0 1
dc=0
T 45800 48500 5 8 1 0 0 0 1
value=0
}
C 45100 45800 1 0 0 O_noise.sym
{
T 46500 46600 5 10 0 1 0 0 1
device=O_noise-slicap
T 45900 47000 5 8 1 1 0 0 1
refdes=X1
T 45900 46800 5 8 1 0 0 0 1
sv={S_v}
T 45900 46600 5 8 1 0 0 0 1
si={S_i}
}
C 42700 44200 1 0 0 include.sym
{
T 42800 44500 5 10 0 1 0 0 1
device=directive
T 42800 44600 5 8 1 1 0 0 1
refdes=A2
T 42800 44300 5 8 1 1 0 0 1
file=SLiCAP.lib
}
