#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Nov 12 10:10:18 2023
# Process ID: 49168
# Current directory: D:/vivado_projects/pcreg/pcreg.runs/synth_1
# Command line: vivado.exe -log pcreg.vds -mode batch -messageDb vivado.pb -notrace -source pcreg.tcl
# Log file: D:/vivado_projects/pcreg/pcreg.runs/synth_1/pcreg.vds
# Journal file: D:/vivado_projects/pcreg/pcreg.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pcreg.tcl -notrace
Command: synth_design -top pcreg -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45844 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 305.840 ; gain = 99.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pcreg' [D:/vivado_projects/pcreg/pcreg.srcs/sources_1/new/pcreg.v:45]
INFO: [Synth 8-638] synthesizing module 'Asynchronous_D_FF' [D:/vivado_projects/pcreg/pcreg.srcs/sources_1/new/pcreg.v:22]
INFO: [Synth 8-256] done synthesizing module 'Asynchronous_D_FF' (1#1) [D:/vivado_projects/pcreg/pcreg.srcs/sources_1/new/pcreg.v:22]
INFO: [Synth 8-256] done synthesizing module 'pcreg' (2#1) [D:/vivado_projects/pcreg/pcreg.srcs/sources_1/new/pcreg.v:45]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 343.297 ; gain = 136.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 343.297 ; gain = 136.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 343.297 ; gain = 136.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 349.977 ; gain = 143.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Asynchronous_D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 471.512 ; gain = 264.918
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 471.512 ; gain = 264.918
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 471.512 ; gain = 264.918

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (D0/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D1/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D2/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D3/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D4/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D5/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D6/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D7/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D8/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D9/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D10/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D11/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D12/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D13/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D14/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D15/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D16/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D17/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D18/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D19/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D20/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D21/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D22/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D23/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D24/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D25/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D26/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D27/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D28/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D29/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D30/Q2_reg) is unused and will be removed from module pcreg.
WARNING: [Synth 8-3332] Sequential element (D31/Q2_reg) is unused and will be removed from module pcreg.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 481.727 ; gain = 275.133
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 481.727 ; gain = 275.133

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 481.727 ; gain = 275.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 481.727 ; gain = 275.133
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 481.727 ; gain = 275.133

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 481.727 ; gain = 275.133
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 481.727 ; gain = 275.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 481.727 ; gain = 275.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 481.727 ; gain = 275.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 481.727 ; gain = 275.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 481.727 ; gain = 275.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 481.727 ; gain = 275.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |FDCE |    32|
|4     |IBUF |    35|
|5     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   101|
|2     |  D0     |Asynchronous_D_FF    |     1|
|3     |  D1     |Asynchronous_D_FF_0  |     1|
|4     |  D10    |Asynchronous_D_FF_1  |     1|
|5     |  D11    |Asynchronous_D_FF_2  |     1|
|6     |  D12    |Asynchronous_D_FF_3  |     1|
|7     |  D13    |Asynchronous_D_FF_4  |     1|
|8     |  D14    |Asynchronous_D_FF_5  |     1|
|9     |  D15    |Asynchronous_D_FF_6  |     1|
|10    |  D16    |Asynchronous_D_FF_7  |     1|
|11    |  D17    |Asynchronous_D_FF_8  |     1|
|12    |  D18    |Asynchronous_D_FF_9  |     1|
|13    |  D19    |Asynchronous_D_FF_10 |     1|
|14    |  D2     |Asynchronous_D_FF_11 |     1|
|15    |  D20    |Asynchronous_D_FF_12 |     1|
|16    |  D21    |Asynchronous_D_FF_13 |     1|
|17    |  D22    |Asynchronous_D_FF_14 |     1|
|18    |  D23    |Asynchronous_D_FF_15 |     1|
|19    |  D24    |Asynchronous_D_FF_16 |     1|
|20    |  D25    |Asynchronous_D_FF_17 |     1|
|21    |  D26    |Asynchronous_D_FF_18 |     1|
|22    |  D27    |Asynchronous_D_FF_19 |     1|
|23    |  D28    |Asynchronous_D_FF_20 |     1|
|24    |  D29    |Asynchronous_D_FF_21 |     1|
|25    |  D3     |Asynchronous_D_FF_22 |     1|
|26    |  D30    |Asynchronous_D_FF_23 |     1|
|27    |  D31    |Asynchronous_D_FF_24 |     1|
|28    |  D4     |Asynchronous_D_FF_25 |     1|
|29    |  D5     |Asynchronous_D_FF_26 |     1|
|30    |  D6     |Asynchronous_D_FF_27 |     1|
|31    |  D7     |Asynchronous_D_FF_28 |     1|
|32    |  D8     |Asynchronous_D_FF_29 |     1|
|33    |  D9     |Asynchronous_D_FF_30 |     1|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 481.727 ; gain = 275.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 481.727 ; gain = 254.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 481.727 ; gain = 275.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 555.508 ; gain = 331.504
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 555.508 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 12 10:10:27 2023...
