@W: FA239 :"c:\users\braya\downloads\arquitectura de computadoras\09-project3erparcial\fsmoore00\memrom00.vhdl":58:16:58:22|ROM prom\.outro_2[5:0] (in view: work.memrom00(memrom0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\braya\downloads\arquitectura de computadoras\09-project3erparcial\fsmoore00\memrom00.vhdl":58:16:58:22|ROM prom\.outro_2[5:0] (in view: work.memrom00(memrom0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: MT420 |Found inferred clock fsmoore00|en0 with period 10.00ns. Please declare a user-defined clock on port en0.
@W: MT420 |Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net FS00.D00.sclk.
