{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544191165031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544191165032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 21:59:24 2018 " "Processing started: Fri Dec 07 21:59:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544191165032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544191165032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digitalclock -c digitalclock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digitalclock -c digitalclock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544191165032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544191165566 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "digitalclock.v(23) " "Verilog HDL information at digitalclock.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1544191165636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.v 1 1 " "Found 1 design units, including 1 entities, in source file digitalclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitalclock " "Found entity 1: digitalclock" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544191165639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544191165639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digitalclock " "Elaborating entity \"digitalclock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544191165708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 digitalclock.v(14) " "Verilog HDL assignment warning at digitalclock.v(14): truncated value with size 32 to match size of target (31)" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544191165709 "|digitalclock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 digitalclock.v(29) " "Verilog HDL assignment warning at digitalclock.v(29): truncated value with size 32 to match size of target (8)" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544191165710 "|digitalclock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 digitalclock.v(33) " "Verilog HDL assignment warning at digitalclock.v(33): truncated value with size 32 to match size of target (8)" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544191165711 "|digitalclock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 digitalclock.v(36) " "Verilog HDL assignment warning at digitalclock.v(36): truncated value with size 32 to match size of target (8)" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544191165711 "|digitalclock"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Hr_s digitalclock.v(3) " "Output port \"Hr_s\" at digitalclock.v(3) has no driver" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1544191165712 "|digitalclock"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Hr_g digitalclock.v(3) " "Output port \"Hr_g\" at digitalclock.v(3) has no driver" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1544191165712 "|digitalclock"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Min_s digitalclock.v(3) " "Output port \"Min_s\" at digitalclock.v(3) has no driver" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1544191165712 "|digitalclock"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Min_g digitalclock.v(3) " "Output port \"Min_g\" at digitalclock.v(3) has no driver" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1544191165712 "|digitalclock"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Sec_s digitalclock.v(3) " "Output port \"Sec_s\" at digitalclock.v(3) has no driver" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1544191165712 "|digitalclock"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Sec_g digitalclock.v(3) " "Output port \"Sec_g\" at digitalclock.v(3) has no driver" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1544191165712 "|digitalclock"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hr_s\[0\] GND " "Pin \"Hr_s\[0\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Hr_s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hr_s\[1\] GND " "Pin \"Hr_s\[1\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Hr_s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hr_s\[2\] GND " "Pin \"Hr_s\[2\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Hr_s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hr_s\[3\] GND " "Pin \"Hr_s\[3\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Hr_s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hr_s\[4\] GND " "Pin \"Hr_s\[4\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Hr_s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hr_s\[5\] GND " "Pin \"Hr_s\[5\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Hr_s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hr_s\[6\] GND " "Pin \"Hr_s\[6\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Hr_s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hr_g\[0\] GND " "Pin \"Hr_g\[0\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Hr_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hr_g\[1\] GND " "Pin \"Hr_g\[1\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Hr_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hr_g\[2\] GND " "Pin \"Hr_g\[2\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Hr_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hr_g\[3\] GND " "Pin \"Hr_g\[3\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Hr_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hr_g\[4\] GND " "Pin \"Hr_g\[4\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Hr_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hr_g\[5\] GND " "Pin \"Hr_g\[5\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Hr_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hr_g\[6\] GND " "Pin \"Hr_g\[6\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Hr_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min_s\[0\] GND " "Pin \"Min_s\[0\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Min_s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min_s\[1\] GND " "Pin \"Min_s\[1\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Min_s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min_s\[2\] GND " "Pin \"Min_s\[2\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Min_s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min_s\[3\] GND " "Pin \"Min_s\[3\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Min_s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min_s\[4\] GND " "Pin \"Min_s\[4\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Min_s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min_s\[5\] GND " "Pin \"Min_s\[5\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Min_s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min_s\[6\] GND " "Pin \"Min_s\[6\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Min_s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min_g\[0\] GND " "Pin \"Min_g\[0\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Min_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min_g\[1\] GND " "Pin \"Min_g\[1\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Min_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min_g\[2\] GND " "Pin \"Min_g\[2\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Min_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min_g\[3\] GND " "Pin \"Min_g\[3\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Min_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min_g\[4\] GND " "Pin \"Min_g\[4\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Min_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min_g\[5\] GND " "Pin \"Min_g\[5\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Min_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Min_g\[6\] GND " "Pin \"Min_g\[6\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Min_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sec_s\[0\] GND " "Pin \"Sec_s\[0\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Sec_s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sec_s\[1\] GND " "Pin \"Sec_s\[1\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Sec_s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sec_s\[2\] GND " "Pin \"Sec_s\[2\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Sec_s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sec_s\[3\] GND " "Pin \"Sec_s\[3\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Sec_s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sec_s\[4\] GND " "Pin \"Sec_s\[4\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Sec_s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sec_s\[5\] GND " "Pin \"Sec_s\[5\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Sec_s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sec_s\[6\] GND " "Pin \"Sec_s\[6\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Sec_s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sec_g\[0\] GND " "Pin \"Sec_g\[0\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Sec_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sec_g\[1\] GND " "Pin \"Sec_g\[1\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Sec_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sec_g\[2\] GND " "Pin \"Sec_g\[2\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Sec_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sec_g\[3\] GND " "Pin \"Sec_g\[3\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Sec_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sec_g\[4\] GND " "Pin \"Sec_g\[4\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Sec_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sec_g\[5\] GND " "Pin \"Sec_g\[5\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Sec_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sec_g\[6\] GND " "Pin \"Sec_g\[6\]\" is stuck at GND" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544191166365 "|digitalclock|Sec_g[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544191166365 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1544191166565 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/output_files/digitalclock.map.smsg " "Generated suppressed messages file D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/output_files/digitalclock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1544191166782 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544191166894 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544191166894 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_hr " "No output dependent on input pin \"ad_hr\"" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544191166940 "|digitalclock|ad_hr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_min " "No output dependent on input pin \"ad_min\"" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544191166940 "|digitalclock|ad_min"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_sec " "No output dependent on input pin \"ad_sec\"" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544191166940 "|digitalclock|ad_sec"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1544191166940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544191166940 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544191166940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544191166940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544191166940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544191167000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 21:59:26 2018 " "Processing ended: Fri Dec 07 21:59:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544191167000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544191167000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544191167000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544191167000 ""}
