[{"DBLP title": "Locality-aware data replication in the Last-Level Cache.", "DBLP authors": ["George Kurian", "Srinivas Devadas", "Omer Khan"], "year": 2014, "MAG papers": [{"PaperId": 2161511909, "PaperTitle": "locality aware data replication in the last level cache", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Adaptive placement and migration policy for an STT-RAM-based hybrid cache.", "DBLP authors": ["Zhe Wang", "Daniel A. Jim\u00e9nez", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "year": 2014, "MAG papers": [{"PaperId": 2127419525, "PaperTitle": "adaptive placement and migration policy for an stt ram based hybrid cache", "Year": 2014, "CitationCount": 48, "EstimatedCitation": 80, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "texas a m university", "peking university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture.", "DBLP authors": ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "year": 2014, "MAG papers": [{"PaperId": 1979955706, "PaperTitle": "dasca dead write prediction assisted stt ram cache architecture", "Year": 2014, "CitationCount": 40, "EstimatedCitation": 61, "Affiliations": ["seoul national university", "seoul national university", "pohang university of science and technology"]}], "source": "ES"}, {"DBLP title": "A detailed GPU cache model based on reuse distance theory.", "DBLP authors": ["Cedric Nugteren", "Gert-Jan van den Braak", "Henk Corporaal", "Henri E. Bal"], "year": 2014, "MAG papers": [{"PaperId": 2033486618, "PaperTitle": "a detailed gpu cache model based on reuse distance theory", "Year": 2014, "CitationCount": 54, "EstimatedCitation": 81, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "vu university amsterdam", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Precision-aware soft error protection for GPUs.", "DBLP authors": ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "year": 2014, "MAG papers": [{"PaperId": 1971695022, "PaperTitle": "precision aware soft error protection for gpus", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Understanding the impact of gate-level physical reliability effects on whole program execution.", "DBLP authors": ["Raghuraman Balasubramanian", "Karthikeyan Sankaralingam"], "year": 2014, "MAG papers": [{"PaperId": 1981812191, "PaperTitle": "understanding the impact of gate level physical reliability effects on whole program execution", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Accordion: Toward soft Near-Threshold Voltage Computing.", "DBLP authors": ["Ulya R. Karpuzcu", "Ismail Akturk", "Nam Sung Kim"], "year": 2014, "MAG papers": [{"PaperId": 2137574599, "PaperTitle": "accordion toward soft near threshold voltage computing", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of wisconsin madison", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules.", "DBLP authors": ["Aditya Agrawal", "Amin Ansari", "Josep Torrellas"], "year": 2014, "MAG papers": [{"PaperId": 2050900502, "PaperTitle": "mosaic exploiting the spatial locality of process variation to reduce refresh energy in on chip edram modules", "Year": 2014, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Low-overhead and high coverage run-time race detection through selective meta-data management.", "DBLP authors": ["Ruirui C. Huang", "Erik Halberg", "Andrew Ferraiuolo", "G. Edward Suh"], "year": 2014, "MAG papers": [{"PaperId": 2033625256, "PaperTitle": "low overhead and high coverage run time race detection through selective meta data management", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["cornell university", "cornell university", "intel", "cornell university"]}], "source": "ES"}, {"DBLP title": "FADE: A programmable filtering accelerator for instruction-grain monitoring.", "DBLP authors": ["Sotiria Fytraki", "Evangelos Vlachos", "Yusuf Onur Ko\u00e7berber", "Babak Falsafi", "Boris Grot"], "year": 2014, "MAG papers": [{"PaperId": 2150120520, "PaperTitle": "fade a programmable filtering accelerator for instruction grain monitoring", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "university of edinburgh", "oracle corporation"]}], "source": "ES"}, {"DBLP title": "Dynamically detecting and tolerating IF-Condition Data Races.", "DBLP authors": ["Shanxiang Qi", "Abdullah Muzahid", "Wonsun Ahn", "Josep Torrellas"], "year": 2014, "MAG papers": [{"PaperId": 2059433464, "PaperTitle": "dynamically detecting and tolerating if condition data races", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Exploiting thermal energy storage to reduce data center capital and operating expenses.", "DBLP authors": ["Wenli Zheng", "Kai Ma", "Xiaorui Wang"], "year": 2014, "MAG papers": [{"PaperId": 1982273457, "PaperTitle": "exploiting thermal energy storage to reduce data center capital and operating expenses", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["ohio state university", "ohio state university", "ohio state university"]}], "source": "ES"}, {"DBLP title": "Implications of high energy proportional servers on cluster-wide energy proportionality.", "DBLP authors": ["Daniel Wong", "Murali Annavaram"], "year": 2014, "MAG papers": [{"PaperId": 2105477603, "PaperTitle": "implications of high energy proportional servers on cluster wide energy proportionality", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Strategies for anticipating risk in heterogeneous system design.", "DBLP authors": ["Marisabel Guevara", "Benjamin Lubin", "Benjamin C. Lee"], "year": 2014, "MAG papers": [{"PaperId": 2031430316, "PaperTitle": "strategies for anticipating risk in heterogeneous system design", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["duke university", "boston university", "duke university"]}], "source": "ES"}, {"DBLP title": "TSO-CC: Consistency directed cache coherence for TSO.", "DBLP authors": ["Marco Elver", "Vijay Nagarajan"], "year": 2014, "MAG papers": [{"PaperId": 2081698031, "PaperTitle": "tso cc consistency directed cache coherence for tso", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Stash directory: A scalable directory for many-core coherence.", "DBLP authors": ["Socrates Demetriades", "Sangyeun Cho"], "year": 2014, "MAG papers": [{"PaperId": 1998837766, "PaperTitle": "stash directory a scalable directory for many core coherence", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of pittsburgh", "samsung"]}], "source": "ES"}, {"DBLP title": "QuickRelease: A throughput-oriented approach to release consistency on GPUs.", "DBLP authors": ["Blake A. Hechtman", "Shuai Che", "Derek R. Hower", "Yingying Tian", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "year": 2014, "MAG papers": [{"PaperId": 2053776346, "PaperTitle": "quickrelease a throughput oriented approach to release consistency on gpus", "Year": 2014, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["advanced micro devices", "university of wisconsin madison", "advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "A Non-Inclusive Memory Permissions architecture for protection against cross-layer attacks.", "DBLP authors": ["Jesse Elwell", "Ryan Riley", "Nael B. Abu-Ghazaleh", "Dmitry Ponomarev"], "year": 2014, "MAG papers": [{"PaperId": 1971740328, "PaperTitle": "a non inclusive memory permissions architecture for protection against cross layer attacks", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["qatar university", "binghamton university", "binghamton university", "binghamton university"]}], "source": "ES"}, {"DBLP title": "Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs.", "DBLP authors": ["Christopher W. Fletcher", "Ling Ren", "Xiangyao Yu", "Marten van Dijk", "Omer Khan", "Srinivas Devadas"], "year": 2014, "MAG papers": [{"PaperId": 2005476481, "PaperTitle": "suppressing the oblivious ram timing channel while making information leakage and program efficiency trade offs", "Year": 2014, "CitationCount": 41, "EstimatedCitation": 70, "Affiliations": ["massachusetts institute of technology", "university of connecticut", "massachusetts institute of technology", "university of connecticut", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Timing channel protection for a shared memory controller.", "DBLP authors": ["Yao Wang", "Andrew Ferraiuolo", "G. Edward Suh"], "year": 2014, "MAG papers": [{"PaperId": 2092160538, "PaperTitle": "timing channel protection for a shared memory controller", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 58, "Affiliations": ["cornell university", "cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "STM: Cloning the spatial and temporal memory access behavior.", "DBLP authors": ["Amro Awad", "Yan Solihin"], "year": 2014, "MAG papers": [{"PaperId": 2067156456, "PaperTitle": "stm cloning the spatial and temporal memory access behavior", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "A scalable multi-path microarchitecture for efficient GPU control flow.", "DBLP authors": ["Ahmed ElTantawy", "Jessica Wenjie Ma", "Mike O'Connor", "Tor M. Aamodt"], "year": 2014, "MAG papers": [{"PaperId": 1970815868, "PaperTitle": "a scalable multi path microarchitecture for efficient gpu control flow", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of british columbia", "nvidia", "university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Improving GPGPU resource utilization through alternative thread block scheduling.", "DBLP authors": ["Minseok Lee", "Seokwoo Song", "Joosik Moon", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "year": 2014, "MAG papers": [{"PaperId": 2079038734, "PaperTitle": "improving gpgpu resource utilization through alternative thread block scheduling", "Year": 2014, "CitationCount": 65, "EstimatedCitation": 98, "Affiliations": ["kaist", "kaist", "samsung", "kaist", "samsung", "samsung", "kaist"]}], "source": "ES"}, {"DBLP title": "MRPB: Memory request prioritization for massively parallel processors.", "DBLP authors": ["Wenhao Jia", "Kelly A. Shaw", "Margaret Martonosi"], "year": 2014, "MAG papers": [{"PaperId": 2067441262, "PaperTitle": "mrpb memory request prioritization for massively parallel processors", "Year": 2014, "CitationCount": 82, "EstimatedCitation": 123, "Affiliations": ["princeton university", "princeton university", "university of richmond"]}], "source": "ES"}, {"DBLP title": "Warp-level divergence in GPUs: Characterization, impact, and mitigation.", "DBLP authors": ["Ping Xiang", "Yi Yang", "Huiyang Zhou"], "year": 2014, "MAG papers": [{"PaperId": 1972971542, "PaperTitle": "warp level divergence in gpus characterization impact and mitigation", "Year": 2014, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": ["north carolina state university", "princeton university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "MP3: Minimizing performance penalty for power-gating of Clos network-on-chip.", "DBLP authors": ["Lizhong Chen", "Lihang Zhao", "Ruisheng Wang", "Timothy Mark Pinkston"], "year": 2014, "MAG papers": [{"PaperId": 2029333316, "PaperTitle": "mp3 minimizing performance penalty for power gating of clos network on chip", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["university of southern california", "university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management.", "DBLP authors": ["Jae-Yeon Won", "Xi Chen", "Paul Gratz", "Jiang Hu", "Vassos Soteriou"], "year": 2014, "MAG papers": [{"PaperId": 2052391022, "PaperTitle": "up by their bootstraps online learning in artificial neural networks for cmp uncore power management", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["texas a m university", "texas a m university", "cyprus university of technology", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers.", "DBLP authors": ["Dominic DiTomaso", "Avinash Karanth Kodi", "Ahmed Louri"], "year": 2014, "MAG papers": [{"PaperId": 2004016834, "PaperTitle": "qore a fault tolerant network on chip architecture with power efficient quad function channel qfc buffers", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["ohio university", "ohio university", "university of arizona"]}], "source": "ES"}, {"DBLP title": "Transportation-network-inspired network-on-chip.", "DBLP authors": ["Hanjoon Kim", "Gwangsun Kim", "Seungryoul Maeng", "Hwasoo Yeo", "John Kim"], "year": 2014, "MAG papers": [{"PaperId": 2149420659, "PaperTitle": "transportation network inspired network on chip", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["kaist", "kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning.", "DBLP authors": ["Mingli Xie", "Dong Tong", "Kan Huang", "Xu Cheng"], "year": 2014, "MAG papers": [{"PaperId": 2073899127, "PaperTitle": "improving system throughput and fairness simultaneously in shared memory cmp systems via dynamic bank partitioning", "Year": 2014, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": ["peking university", "peking university", "peking university", "peking university"]}], "source": "ES"}, {"DBLP title": "Improving DRAM performance by parallelizing refreshes with accesses.", "DBLP authors": ["Kevin Kai-Wei Chang", "Donghyuk Lee", "Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Yoongu Kim", "Onur Mutlu"], "year": 2014, "MAG papers": [{"PaperId": 2158319074, "PaperTitle": "improving dram performance by parallelizing refreshes with accesses", "Year": 2014, "CitationCount": 87, "EstimatedCitation": 131, "Affiliations": ["carnegie mellon university", "intel", "intel", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "intel"]}], "source": "ES"}, {"DBLP title": "CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture.", "DBLP authors": ["Tao Zhang", "Matthew Poremba", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "year": 2014, "MAG papers": [{"PaperId": 2099874423, "PaperTitle": "cream a concurrent refresh aware dram memory architecture", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "peking university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead.", "DBLP authors": ["Wei Wang", "Tanima Dey", "Jack W. Davidson", "Mary Lou Soffa"], "year": 2014, "MAG papers": [{"PaperId": 1965771437, "PaperTitle": "dramon predicting memory bandwidth usage of multi threaded programs with high accuracy and low overhead", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of virginia", "university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "PVCoherence: Designing flat coherence protocols for scalable verification.", "DBLP authors": ["Meng Zhang", "Jesse D. Bingham", "John Erickson", "Daniel J. Sorin"], "year": 2014, "MAG papers": [{"PaperId": 2075201692, "PaperTitle": "pvcoherence designing flat coherence protocols for scalable verification", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["intel", "duke university", "intel", "duke university"]}], "source": "ES"}, {"DBLP title": "Atomic SC for simple in-order processors.", "DBLP authors": ["Dibakar Gope", "Mikko H. Lipasti"], "year": 2014, "MAG papers": [{"PaperId": 2080000584, "PaperTitle": "atomic sc for simple in order processors", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Concurrent and consistent virtual machine introspection with hardware transactional memory.", "DBLP authors": ["Yutao Liu", "Yubin Xia", "Haibing Guan", "Binyu Zang", "Haibo Chen"], "year": 2014, "MAG papers": [{"PaperId": 2161958410, "PaperTitle": "concurrent and consistent virtual machine introspection with hardware transactional memory", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "Practical data value speculation for future high-end processors.", "DBLP authors": ["Arthur Perais", "Andr\u00e9 Seznec"], "year": 2014, "MAG papers": [{"PaperId": 2053496002, "PaperTitle": "practical data value speculation for future high end processors", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["french institute for research in computer science and automation", "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks.", "DBLP authors": ["Amin Ansari", "Asit K. Mishra", "Jianping Xu", "Josep Torrellas"], "year": 2014, "MAG papers": [{"PaperId": 2043377168, "PaperTitle": "tangle route oriented dynamic voltage minimization for variation afflicted energy efficient on chip networks", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["intel", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "intel"]}], "source": "ES"}, {"DBLP title": "Improving cache performance using read-write partitioning.", "DBLP authors": ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Onur Mutlu", "Daniel A. Jim\u00e9nez"], "year": 2014, "MAG papers": [{"PaperId": 2103999643, "PaperTitle": "improving cache performance using read write partitioning", "Year": 2014, "CitationCount": 48, "EstimatedCitation": 83, "Affiliations": ["carnegie mellon university", "texas a m university", "intel", "intel", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "NUAT: A non-uniform access time memory controller.", "DBLP authors": ["Wongyu Shin", "Jeongmin Yang", "Jungwhan Choi", "Lee-Sup Kim"], "year": 2014, "MAG papers": [{"PaperId": 2102480477, "PaperTitle": "nuat a non uniform access time memory controller", "Year": 2014, "CitationCount": 35, "EstimatedCitation": 55, "Affiliations": ["kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Improving in-memory database index performance with Intel\u00ae Transactional Synchronization Extensions.", "DBLP authors": ["Tomas Karnagel", "Roman Dementiev", "Ravi Rajwar", "Konrad Lai", "Thomas Legler", "Benjamin Schlegel", "Wolfgang Lehner"], "year": 2014, "MAG papers": [{"PaperTitle": "improving in memory database index performance with intel transactional synchronization extensions", "PaperId": 2162823181, "Year": 2014, "CitationCount": 35, "EstimatedCitation": 58, "Affiliations": ["intel", "intel", "intel", "intel", null, null, null], "Authors": [307135438, 2593652910, 702978325, 2123138143, 2491095390, 2141285080, 2119605707]}], "source": "MAG"}, {"DBLP title": "BigDataBench: A big data benchmark suite from internet services.", "DBLP authors": ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "year": 2014, "MAG papers": [{"PaperId": 2150478767, "PaperTitle": "bigdatabench a big data benchmark suite from internet services", "Year": 2014, "CitationCount": 231, "EstimatedCitation": 398, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", null, "chinese academy of sciences", "tencent", "huawei", "baidu", "chinese academy of sciences", "yahoo"]}], "source": "ES"}, {"DBLP title": "3D stacking of high-performance processors.", "DBLP authors": ["Philip G. Emma", "Alper Buyuktosunoglu", "Michael B. Healy", "Krishnan Kailas", "Valentin Puente", "Roy Yu", "Allan Hartstein", "Pradip Bose", "Jaime H. Moreno"], "year": 2014, "MAG papers": [{"PaperId": 2052753706, "PaperTitle": "3d stacking of high performance processors", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Reducing the cost of persistence for nonvolatile heaps in end user devices.", "DBLP authors": ["Sudarsun Kannan", "Ada Gavrilovska", "Karsten Schwan"], "year": 2014, "MAG papers": [{"PaperId": 2088037302, "PaperTitle": "reducing the cost of persistence for nonvolatile heaps in end user devices", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["georgia institute of technology college of computing", "georgia institute of technology college of computing", "georgia institute of technology college of computing"]}], "source": "ES"}, {"DBLP title": "Sprinkler: Maximizing resource utilization in many-chip solid state disks.", "DBLP authors": ["Myoungsoo Jung", "Mahmut T. Kandemir"], "year": 2014, "MAG papers": [{"PaperId": 1984936762, "PaperTitle": "sprinkler maximizing resource utilization in many chip solid state disks", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of texas at dallas", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs.", "DBLP authors": ["Kai Zhao", "Kalyana S. Venkataraman", "Xuebin Zhang", "Jiangpeng Li", "Ning Zheng", "Tong Zhang"], "year": 2014, "MAG papers": [{"PaperId": 2005702723, "PaperTitle": "over clocked ssd safely running beyond flash memory chip i o clock specs", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["rensselaer polytechnic institute", "rensselaer polytechnic institute", "shanghai jiao tong university", "rensselaer polytechnic institute", null, "rensselaer polytechnic institute"]}], "source": "ES"}, {"DBLP title": "GPUdmm: A high-performance and memory-oblivious GPU architecture using dynamic memory management.", "DBLP authors": ["Youngsok Kim", "Jaewon Lee", "Jae-Eon Jo", "Jangwoo Kim"], "year": 2014, "MAG papers": [{"PaperId": 2080756995, "PaperTitle": "gpudmm a high performance and memory oblivious gpu architecture using dynamic memory management", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology"]}], "source": "ES"}, {"DBLP title": "Increasing TLB reach by exploiting clustering in page translations.", "DBLP authors": ["Binh Pham", "Abhishek Bhattacharjee", "Yasuko Eckert", "Gabriel H. Loh"], "year": 2014, "MAG papers": [{"PaperId": 2047390994, "PaperTitle": "increasing tlb reach by exploiting clustering in page translations", "Year": 2014, "CitationCount": 37, "EstimatedCitation": 67, "Affiliations": ["advanced micro devices", "advanced micro devices", "rutgers university", "rutgers university"]}], "source": "ES"}, {"DBLP title": "Supporting x86-64 address translation for 100s of GPU lanes.", "DBLP authors": ["Jason Power", "Mark D. Hill", "David A. Wood"], "year": 2014, "MAG papers": [{"PaperId": 2062430565, "PaperTitle": "supporting x86 64 address translation for 100s of gpu lanes", "Year": 2014, "CitationCount": 47, "EstimatedCitation": 74, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Scalably verifiable dynamic power management.", "DBLP authors": ["Opeoluwa Matthews", "Meng Zhang", "Daniel J. Sorin"], "year": 2014, "MAG papers": [{"PaperId": 1973584139, "PaperTitle": "scalably verifiable dynamic power management", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["duke university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Revolver: Processor architecture for power efficient loop execution.", "DBLP authors": ["Mitchell Hayenga", "Vignyan Reddy Kothinti Naresh", "Mikko H. Lipasti"], "year": 2014, "MAG papers": [{"PaperId": 1970227175, "PaperTitle": "revolver processor architecture for power efficient loop execution", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of wisconsin madison", null, "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Dynamic management of TurboMode in modern multi-core chips.", "DBLP authors": ["David Lo", "Christos Kozyrakis"], "year": 2014, "MAG papers": [{"PaperId": 2067701356, "PaperTitle": "dynamic management of turbomode in modern multi core chips", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Spare register aware prefetching for graph algorithms on GPUs.", "DBLP authors": ["Nagesh B. Lakshminarayana", "Hyesoon Kim"], "year": 2014, "MAG papers": [{"PaperId": 2009946006, "PaperTitle": "spare register aware prefetching for graph algorithms on gpus", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers.", "DBLP authors": ["Seth H. Pugsley", "Zeshan Chishti", "Chris Wilkerson", "Peng-fei Chuang", "Robert L. Scott", "Aamer Jaleel", "Shih-Lien Lu", "Kingsum Chow", "Rajeev Balasubramonian"], "year": 2014, "MAG papers": [{"PaperId": 1985210871, "PaperTitle": "sandbox prefetching safe run time evaluation of aggressive prefetchers", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 52, "Affiliations": ["university of utah", "intel", "intel", "university of utah", "intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "MemZip: Exploring unconventional benefits from memory compression.", "DBLP authors": ["Ali Shafiee", "Meysam Taassori", "Rajeev Balasubramonian", "Al Davis"], "year": 2014, "MAG papers": [{"PaperId": 2056222607, "PaperTitle": "memzip exploring unconventional benefits from memory compression", "Year": 2014, "CitationCount": 41, "EstimatedCitation": 61, "Affiliations": ["university of utah", "university of utah", "university of utah", "university of utah"]}], "source": "ES"}, {"DBLP title": "CDTT: Compiler-generated data-triggered threads.", "DBLP authors": ["Hung-Wei Tseng", "Dean M. Tullsen"], "year": 2014, "MAG papers": [{"PaperId": 2054874986, "PaperTitle": "cdtt compiler generated data triggered threads", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Accelerating decoupled look-ahead via weak dependence removal: A metaheuristic approach.", "DBLP authors": ["Raj Parihar", "Michael C. Huang"], "year": 2014, "MAG papers": [{"PaperId": 2059800349, "PaperTitle": "accelerating decoupled look ahead via weak dependence removal a metaheuristic approach", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Undersubscribed threading on clustered cache architectures.", "DBLP authors": ["Wim Heirman", "Trevor E. Carlson", "Kenzo Van Craeynest", "Ibrahim Hur", "Aamer Jaleel", "Lieven Eeckhout"], "year": 2014, "MAG papers": [{"PaperId": 2016414291, "PaperTitle": "undersubscribed threading on clustered cache architectures", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["ghent university", "ghent university", "ghent university", "intel", "intel", "ghent university"]}], "source": "ES"}]