// Seed: 2317570555
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  supply0 [~  1 : 1] id_3 = 1'b0, id_4 = -1, id_5 = -1, id_6 = -1 < id_3, id_7 = id_3;
  localparam id_8 = 1;
  assign id_4 = -1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_6 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  input wire id_5;
  inout supply0 id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_7;
  ;
  wire id_8 = id_5;
  id_9 :
  assert property (@(posedge id_5) id_8)
  else;
  wire [-1 : id_6] id_10;
  assign id_1 = -1'h0;
  assign id_4 = id_3 && -1;
  wire [1 : 1 'h0] id_11;
endmodule
