#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 26 13:21:47 2022
# Process ID: 18328
# Current directory: C:/Users/Jakub/Desktop/KonwerterLiczb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16144 C:\Users\Jakub\Desktop\KonwerterLiczb\KonwerterLiczb.xpr
# Log file: C:/Users/Jakub/Desktop/KonwerterLiczb/vivado.log
# Journal file: C:/Users/Jakub/Desktop/KonwerterLiczb\vivado.jou
# Running On: DESKTOP-1NOTC2F, OS: Windows, CPU Frequency: 2296 MHz, CPU Physical cores: 8, Host memory: 16571 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 1180.059 ; gain = 384.930
update_compile_order -fileset sources_1
close [ open C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v w ]
add_files C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/utils_1/imports/synth_1/klawiatura.dcp with file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'default' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:93]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endcase' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:94]
[Sat Nov 26 14:47:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/utils_1/imports/synth_1/klawiatura.dcp with file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 26 14:56:13 2022] Launched synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/runme.log
[Sat Nov 26 14:56:13 2022] Launched impl_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.855 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0B3EA
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3389.164 ; gain = 2167.309
set_property PROGRAM.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'ela' at location 'uuid_9117337F697D5A82B82A7FD049C0B9F4' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ela"}]]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/utils_1/imports/synth_1/klawiatura.dcp with file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 26 15:04:15 2022] Launched synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/runme.log
[Sat Nov 26 15:04:15 2022] Launched impl_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/utils_1/imports/synth_1/klawiatura.dcp with file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 26 15:36:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/runme.log
[Sat Nov 26 15:36:30 2022] Launched impl_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/utils_1/imports/synth_1/klawiatura.dcp with file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 26 15:45:03 2022] Launched synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/runme.log
[Sat Nov 26 15:45:03 2022] Launched impl_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ela"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Nov-26 15:51:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ela"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ela"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Nov-26 15:51:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ela"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Nov-26 15:51:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ela"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ela"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Nov-26 15:51:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {mem_OBUF} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ela"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Nov-26 15:52:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ela"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ela"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Nov-26 15:52:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ela"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Nov-26 15:52:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ela"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ela"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Nov-26 15:52:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/utils_1/imports/synth_1/klawiatura.dcp with file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 26 15:54:15 2022] Launched synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/runme.log
[Sat Nov 26 15:54:15 2022] Launched impl_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/utils_1/imports/synth_1/klawiatura.dcp with file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 26 16:04:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/runme.log
[Sat Nov 26 16:04:36 2022] Launched impl_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/utils_1/imports/synth_1/klawiatura.dcp with file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 26 16:10:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/runme.log
[Sat Nov 26 16:10:06 2022] Launched impl_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA0B3EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0B3EA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'ela' at location 'uuid_9117337F697D5A82B82A7FD049C0B9F4' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ela"}]]
create_bd_design "design_first"
Wrote  : <C:\Users\Jakub\Desktop\KonwerterLiczb\KonwerterLiczb.srcs\sources_1\bd\design_first\design_first.bd> 
create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3482.375 ; gain = 4.934
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/bd/design_first/design_first.bd] -no_script -reset -force -quiet
remove_files  C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/bd/design_first/design_first.bd
Wrote  : <C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/bd/design_first/ui/bd_c2c83e0f.ui> 
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: top
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4244.461 ; gain = 405.430
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'czarodziej' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'czarodziej' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'czarodziej' is unconnected for instance 'merlin' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:37]
WARNING: [Synth 8-7023] instance 'merlin' of module 'czarodziej' has 3 connections declared, but only 2 given [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:37]
INFO: [Synth 8-6157] synthesizing module 'klawiatura' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6155] done synthesizing module 'klawiatura' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6157] synthesizing module 'pamiec' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pamiec' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_decoder' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'switch_decoder' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'konwerter' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'konwerter' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_wysw' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:65]
INFO: [Synth 8-6155] done synthesizing module 'seg_wysw' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:88]
INFO: [Synth 8-6157] synthesizing module 'ILA' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ILA' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element liczba_reg was removed.  [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:41]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'merlin'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:37]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ela'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:88]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dzielnik'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:82]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'converse'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'swiczer'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:60]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pamieta'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:51]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'klawa'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4333.930 ; gain = 494.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4351.742 ; gain = 512.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4351.742 ; gain = 512.711
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.dcp' for cell 'merlin'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ILA.dcp' for cell 'ela'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 4378.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:231]
Finished Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4474.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 56 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 4504.906 ; gain = 665.875
39 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 4504.906 ; gain = 1016.059
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4578.504 ; gain = 68.984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'czarodziej' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'czarodziej' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'czarodziej' is unconnected for instance 'merlin' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:37]
WARNING: [Synth 8-7023] instance 'merlin' of module 'czarodziej' has 3 connections declared, but only 2 given [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:37]
INFO: [Synth 8-6157] synthesizing module 'klawiatura' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6155] done synthesizing module 'klawiatura' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6157] synthesizing module 'pamiec' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pamiec' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_decoder' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'switch_decoder' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'konwerter' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'konwerter' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_wysw' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:65]
INFO: [Synth 8-6155] done synthesizing module 'seg_wysw' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:87]
INFO: [Synth 8-6157] synthesizing module 'ILA' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ILA' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element liczba_reg was removed.  [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:41]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'merlin'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:37]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ela'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:87]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dzielnik'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:81]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'converse'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'swiczer'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:60]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pamieta'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:51]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'klawa'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4679.105 ; gain = 169.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4697.719 ; gain = 188.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4697.719 ; gain = 188.199
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.dcp' for cell 'merlin'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ILA.dcp' for cell 'ela'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 4717.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:231]
Finished Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 4717.688 ; gain = 208.168
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4717.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'czarodziej' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'czarodziej' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'czarodziej' is unconnected for instance 'merlin' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
WARNING: [Synth 8-7023] instance 'merlin' of module 'czarodziej' has 3 connections declared, but only 2 given [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6157] synthesizing module 'klawiatura' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6155] done synthesizing module 'klawiatura' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6157] synthesizing module 'pamiec' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pamiec' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_decoder' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'switch_decoder' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'konwerter' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'konwerter' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_wysw' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:65]
INFO: [Synth 8-6155] done synthesizing module 'seg_wysw' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6157] synthesizing module 'ILA' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ILA' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element liczba_reg was removed.  [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:41]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'merlin'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ela'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dzielnik'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'converse'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:69]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'swiczer'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:61]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pamieta'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:52]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'klawa'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4717.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4717.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4717.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.dcp' for cell 'merlin'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ILA.dcp' for cell 'ela'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4729.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:231]
Finished Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 4729.918 ; gain = 12.230
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4729.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'czarodziej' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'czarodziej' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'czarodziej' is unconnected for instance 'merlin' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
WARNING: [Synth 8-7023] instance 'merlin' of module 'czarodziej' has 3 connections declared, but only 2 given [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6157] synthesizing module 'klawiatura' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6155] done synthesizing module 'klawiatura' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6157] synthesizing module 'pamiec' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pamiec' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_decoder' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'switch_decoder' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'konwerter' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'konwerter' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
WARNING: [Synth 8-7071] port 'kod_switchy' of module 'konwerter' is unconnected for instance 'converse' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-7023] instance 'converse' of module 'konwerter' has 4 connections declared, but only 3 given [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:69]
INFO: [Synth 8-6157] synthesizing module 'seg_wysw' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:65]
INFO: [Synth 8-6155] done synthesizing module 'seg_wysw' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6157] synthesizing module 'ILA' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ILA' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element liczba_reg was removed.  [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:41]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'merlin'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ela'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dzielnik'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'converse'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:69]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'swiczer'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:61]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pamieta'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:52]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'klawa'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4729.918 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4729.918 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4729.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.dcp' for cell 'merlin'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ILA.dcp' for cell 'ela'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 4745.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:231]
Finished Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 4745.750 ; gain = 15.832
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'kod', assumed default net type 'wire' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4745.750 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'czarodziej' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'czarodziej' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'czarodziej' is unconnected for instance 'merlin' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
WARNING: [Synth 8-7023] instance 'merlin' of module 'czarodziej' has 3 connections declared, but only 2 given [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6157] synthesizing module 'klawiatura' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6155] done synthesizing module 'klawiatura' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6157] synthesizing module 'pamiec' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pamiec' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_decoder' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'switch_decoder' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'konwerter' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'konwerter' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_wysw' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:65]
INFO: [Synth 8-6155] done synthesizing module 'seg_wysw' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:91]
INFO: [Synth 8-6157] synthesizing module 'ILA' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ILA' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element liczba_reg was removed.  [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:41]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'merlin'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ela'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dzielnik'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'converse'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:69]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'swiczer'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:61]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pamieta'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:52]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'klawa'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:45]
WARNING: [Synth 8-3848] Net kod in module/entity top does not have driver. [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4745.750 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4745.750 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4745.750 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.dcp' for cell 'merlin'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ILA.dcp' for cell 'ela'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 4748.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:231]
Finished Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 4748.668 ; gain = 2.918
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4748.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'czarodziej' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'czarodziej' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'czarodziej' is unconnected for instance 'merlin' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
WARNING: [Synth 8-7023] instance 'merlin' of module 'czarodziej' has 3 connections declared, but only 2 given [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6157] synthesizing module 'klawiatura' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6155] done synthesizing module 'klawiatura' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6157] synthesizing module 'pamiec' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pamiec' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_decoder' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'switch_decoder' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'konwerter' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'konwerter' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_wysw' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:65]
INFO: [Synth 8-6155] done synthesizing module 'seg_wysw' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:91]
INFO: [Synth 8-6157] synthesizing module 'ILA' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ILA' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element liczba_reg was removed.  [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:41]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'merlin'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ela'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dzielnik'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'converse'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:69]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'swiczer'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:61]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pamieta'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:52]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'klawa'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4748.668 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4748.668 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4748.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.dcp' for cell 'merlin'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ILA.dcp' for cell 'ela'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 4755.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:231]
Finished Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 4755.672 ; gain = 7.004
close [ open C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/driver.v w ]
add_files C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/driver.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4777.398 ; gain = 13.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'czarodziej' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'czarodziej' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'czarodziej' is unconnected for instance 'merlin' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
WARNING: [Synth 8-7023] instance 'merlin' of module 'czarodziej' has 3 connections declared, but only 2 given [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6157] synthesizing module 'klawiatura' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6155] done synthesizing module 'klawiatura' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6157] synthesizing module 'pamiec' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pamiec' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_decoder' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'switch_decoder' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'konwerter' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'konwerter' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6157] synthesizing module 'driver' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'driver' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_wysw' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:65]
INFO: [Synth 8-6155] done synthesizing module 'seg_wysw' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:101]
INFO: [Synth 8-6157] synthesizing module 'ILA' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ILA' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element liczba_reg was removed.  [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:41]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'merlin'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ela'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dzielnik'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'kierownik'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:77]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'converse'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:69]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'swiczer'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:61]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pamieta'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:52]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'klawa'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4784.012 ; gain = 20.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4803.828 ; gain = 40.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4803.828 ; gain = 40.285
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.dcp' for cell 'merlin'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ILA.dcp' for cell 'ela'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4824.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:231]
Finished Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 4824.863 ; gain = 63.383
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name adder
set_property -dict [list \
  CONFIG.A_Width {4} \
  CONFIG.B_Constant {true} \
  CONFIG.B_Value {0000} \
  CONFIG.B_Width {4} \
  CONFIG.Component_Name {adder} \
  CONFIG.Latency {0} \
  CONFIG.Out_Width {4} \
] [get_ips adder]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'adder' to 'adder' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder'...
generate_target all [get_files  c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'adder'...
catch { config_ip_cache -export [get_ips -all adder] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: adder
export_ip_user_files -of_objects [get_files c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci]
launch_runs adder_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: adder
[Sat Nov 26 18:31:24 2022] Launched adder_synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/adder_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci] -directory C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.ip_user_files -ipstatic_source_dir C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/modelsim} {questa=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/questa} {riviera=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/riviera} {activehdl=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4824.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'czarodziej' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'czarodziej' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'czarodziej' is unconnected for instance 'merlin' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
WARNING: [Synth 8-7023] instance 'merlin' of module 'czarodziej' has 3 connections declared, but only 2 given [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6157] synthesizing module 'klawiatura' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6155] done synthesizing module 'klawiatura' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6157] synthesizing module 'pamiec' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pamiec' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_decoder' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'switch_decoder' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'konwerter' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'konwerter' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/adder_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/adder_stub.v:5]
WARNING: [Synth 8-7071] port 'CE' of module 'adder' is unconnected for instance 'dod1' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-7023] instance 'dod1' of module 'adder' has 3 connections declared, but only 2 given [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-7071] port 'CE' of module 'adder' is unconnected for instance 'dod2' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:82]
WARNING: [Synth 8-7023] instance 'dod2' of module 'adder' has 3 connections declared, but only 2 given [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:82]
WARNING: [Synth 8-7071] port 'CE' of module 'adder' is unconnected for instance 'dod3' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:87]
WARNING: [Synth 8-7023] instance 'dod3' of module 'adder' has 3 connections declared, but only 2 given [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:87]
WARNING: [Synth 8-7071] port 'CE' of module 'adder' is unconnected for instance 'dod4' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-7023] instance 'dod4' of module 'adder' has 3 connections declared, but only 2 given [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:92]
INFO: [Synth 8-6157] synthesizing module 'driver' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'driver' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_wysw' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:65]
INFO: [Synth 8-6155] done synthesizing module 'seg_wysw' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:123]
INFO: [Synth 8-6157] synthesizing module 'ILA' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ILA' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element liczba_reg was removed.  [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:41]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'merlin'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ela'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dzielnik'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'kierownik'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:99]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'converse'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:69]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'swiczer'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:61]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pamieta'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:52]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'klawa'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4824.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4833.633 ; gain = 8.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4833.633 ; gain = 8.770
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.dcp' for cell 'merlin'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/adder/adder.dcp' for cell 'dod1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ILA.dcp' for cell 'ela'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 4854.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc:231]
Finished Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 4854.586 ; gain = 29.723
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/utils_1/imports/synth_1/klawiatura.dcp with file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 26 18:37:07 2022] Launched synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/runme.log
[Sat Nov 26 18:37:07 2022] Launched impl_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
Finished Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4854.586 ; gain = 0.000
set_property CONFIG.CE {false} [get_ips adder]
generate_target all [get_files  c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'adder'...
catch { config_ip_cache -export [get_ips -all adder] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: adder
export_ip_user_files -of_objects [get_files c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci] -no_script -sync -force -quiet
reset_run adder_synth_1
launch_runs adder_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: adder
[Sat Nov 26 18:43:53 2022] Launched adder_synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/adder_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4854.586 ; gain = 0.000
export_simulation -of_objects [get_files c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci] -directory C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.ip_user_files -ipstatic_source_dir C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/modelsim} {questa=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/questa} {riviera=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/riviera} {activehdl=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4854.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'czarodziej' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'czarodziej' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/czarodziej_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'czarodziej' is unconnected for instance 'merlin' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
WARNING: [Synth 8-7023] instance 'merlin' of module 'czarodziej' has 3 connections declared, but only 2 given [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6157] synthesizing module 'klawiatura' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6155] done synthesizing module 'klawiatura' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6157] synthesizing module 'pamiec' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pamiec' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_decoder' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'switch_decoder' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/switch_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'konwerter' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'konwerter' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/konwerter.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/adder_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/adder_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'driver' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'driver' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_wysw' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:65]
INFO: [Synth 8-6155] done synthesizing module 'seg_wysw' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:125]
INFO: [Synth 8-6157] synthesizing module 'ILA' [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ILA' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/.Xil/Vivado-18328-DESKTOP-1NOTC2F/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element liczba_reg was removed.  [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:41]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'merlin'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ela'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:125]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dzielnik'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:119]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'kierownik'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'converse'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:71]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'swiczer'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:63]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pamieta'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:54]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'klawa'. This will prevent further optimization [C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4854.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4868.484 ; gain = 13.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4868.484 ; gain = 13.898
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.dcp' for cell 'merlin'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/adder/adder.dcp' for cell 'dod1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ILA.dcp' for cell 'ela'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 4926.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
Finished Parsing XDC File [c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
Finished Parsing XDC File [C:/Users/Jakub/Desktop/KonwerterLiczb/piny.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 4926.570 ; gain = 71.984
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/utils_1/imports/synth_1/klawiatura.dcp with file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 26 18:47:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/runme.log
[Sat Nov 26 18:47:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {mem} }
set_property -dict [list \
  CONFIG.B_Value {11} \
  CONFIG.B_Width {2} \
  CONFIG.Latency {0} \
  CONFIG.Out_Width {4} \
] [get_ips adder]
generate_target all [get_files  c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'adder'...
catch { config_ip_cache -export [get_ips -all adder] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: adder
export_ip_user_files -of_objects [get_files c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci] -no_script -sync -force -quiet
reset_run adder_synth_1
launch_runs adder_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: adder
[Sat Nov 26 18:54:36 2022] Launched adder_synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/adder_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4926.570 ; gain = 0.000
export_simulation -of_objects [get_files c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci] -directory C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.ip_user_files -ipstatic_source_dir C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/modelsim} {questa=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/questa} {riviera=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/riviera} {activehdl=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/utils_1/imports/synth_1/klawiatura.dcp with file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 26 18:56:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/runme.log
[Sat Nov 26 18:56:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property -dict [list \
  CONFIG.A_Type {Unsigned} \
  CONFIG.A_Width {4} \
  CONFIG.B_Type {Unsigned} \
  CONFIG.B_Width {2} \
  CONFIG.Latency {0} \
  CONFIG.Out_Width {4} \
] [get_ips adder]
generate_target all [get_files  c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'adder'...
catch { config_ip_cache -export [get_ips -all adder] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: adder
export_ip_user_files -of_objects [get_files c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci] -no_script -sync -force -quiet
reset_run adder_synth_1
launch_runs adder_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: adder
[Sat Nov 26 19:04:41 2022] Launched adder_synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/adder_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4926.570 ; gain = 0.000
export_simulation -of_objects [get_files c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci] -directory C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.ip_user_files -ipstatic_source_dir C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/modelsim} {questa=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/questa} {riviera=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/riviera} {activehdl=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/utils_1/imports/synth_1/klawiatura.dcp with file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 26 19:06:05 2022] Launched synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/runme.log
[Sat Nov 26 19:06:05 2022] Launched impl_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/runme.log
reset_run impl_1
set_property -dict [list \
  CONFIG.B_Value {0011} \
  CONFIG.B_Width {4} \
  CONFIG.Latency {0} \
  CONFIG.Out_Width {4} \
] [get_ips adder]
generate_target all [get_files  c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'adder'...
catch { config_ip_cache -export [get_ips -all adder] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: adder
export_ip_user_files -of_objects [get_files c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci] -no_script -sync -force -quiet
reset_run adder_synth_1
launch_runs adder_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: adder
[Sat Nov 26 19:08:44 2022] Launched adder_synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/adder_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4926.570 ; gain = 0.000
export_simulation -of_objects [get_files c:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/ip/adder/adder.xci] -directory C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.ip_user_files -ipstatic_source_dir C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/modelsim} {questa=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/questa} {riviera=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/riviera} {activehdl=C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/utils_1/imports/synth_1/klawiatura.dcp with file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 26 19:10:47 2022] Launched synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/runme.log
[Sat Nov 26 19:10:47 2022] Launched impl_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.srcs/utils_1/imports/synth_1/klawiatura.dcp with file C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 26 19:18:29 2022] Launched synth_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/synth_1/runme.log
[Sat Nov 26 19:18:29 2022] Launched impl_1...
Run output will be captured here: C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jakub/Desktop/KonwerterLiczb/KonwerterLiczb.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 26 19:25:08 2022...
