Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 31 10:24:45 2019
| Host         : DESKTOP-C2MIG7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.694        0.000                      0                 2400        0.096        0.000                      0                 2400        4.020        0.000                       0                  1042  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.694        0.000                      0                 2400        0.096        0.000                      0                 2400        4.020        0.000                       0                  1042  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 4.383ns (57.711%)  route 3.212ns (42.289%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.877     8.568    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.627    10.262    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 4.383ns (57.504%)  route 3.239ns (42.496%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.904     8.595    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.539    10.350    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 4.383ns (57.504%)  route 3.239ns (42.496%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.904     8.595    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.539    10.350    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 4.383ns (57.504%)  route 3.239ns (42.496%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.904     8.595    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.539    10.350    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 4.383ns (57.504%)  route 3.239ns (42.496%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.904     8.595    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.539    10.350    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.200ns  (logic 5.380ns (65.611%)  route 2.820ns (34.389%))
  Logic Levels:           21  (CARRY4=20 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/aclk
    SLICE_X42Y54         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=4, routed)           1.093     2.584    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX[1]
    SLICE_X45Y47         LUT3 (Prop_lut3_I1_O)        0.124     2.708 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     2.708    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[1][2]
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.258 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.258    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.372 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.486 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.487    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.601 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.601    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.715 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.715    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.937 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=25, routed)          0.774     4.710    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/p_35_out[23]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     5.559 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.559    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.673 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.673    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.787 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.787    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.901 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.901    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.015 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     6.016    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.130 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.464 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=26, routed)          0.951     7.415    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/Q[24]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     8.268 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.268    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.382    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.496    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.610    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.724    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.838 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.839    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.173 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.173    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[25]
    SLICE_X44Y50         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X44Y50         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 4.467ns (59.673%)  route 3.019ns (40.327%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.775 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[1]
                         net (fo=2, routed)           0.684     8.459    bd_0_i/hls_inst/U0/gx_fu_552_p2[9]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.632    10.257    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 4.383ns (58.513%)  route 3.108ns (41.487%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.772     8.464    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.627    10.262    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 4.383ns (58.513%)  route 3.108ns (41.487%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.772     8.464    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.627    10.262    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 4.383ns (58.513%)  route 3.108ns (41.487%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.772     8.464    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.627    10.262    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  1.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/tmp_18_reg_939_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/din1_buf1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y43         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_18_reg_939_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/tmp_18_reg_939_reg[31]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/din1_buf1_reg[31]_0[30]
    SLICE_X34Y43         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/din1_buf1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.432     0.432    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/ap_clk
    SLICE_X34Y43         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/din1_buf1_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/din1_buf1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/int_ap_done_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/rdata_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.410     0.410    bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/ap_clk
    SLICE_X51Y36         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/int_ap_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/int_ap_done_reg/Q
                         net (fo=2, routed)           0.065     0.616    bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/data0[1]
    SLICE_X50Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.661 r  bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/rdata_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.661    bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/rdata_data[1]
    SLICE_X50Y36         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/rdata_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.432     0.432    bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/ap_clk
    SLICE_X50Y36         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/rdata_data_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/rdata_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][7]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.539%)  route 0.136ns (51.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.410     0.410    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X35Y42         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.136     0.674    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/first_q[7]
    SLICE_X36Y42         SRL16E                                       r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][7]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.432     0.432    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X36Y42         SRL16E                                       r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][7]_srl7/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X36Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.562    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][7]_srl7
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/int_ier_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/int_isr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.410     0.410    bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/ap_clk
    SLICE_X51Y35         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/int_ier_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/int_ier_reg[1]/Q
                         net (fo=3, routed)           0.077     0.628    bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/p_0_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.673 r  bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/int_isr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.673    bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/int_isr[1]_i_1_n_2
    SLICE_X50Y35         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/int_isr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.432     0.432    bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/ap_clk
    SLICE_X50Y35         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/int_isr_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/int_isr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/tmp_last_V_1_reg_829_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_last_V_1_reg_829_pp0_iter2_reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.579%)  route 0.127ns (47.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X45Y34         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_last_V_1_reg_829_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/tmp_last_V_1_reg_829_reg[0]/Q
                         net (fo=2, routed)           0.127     0.678    bd_0_i/hls_inst/U0/tmp_last_V_1_reg_829
    SLICE_X42Y35         SRL16E                                       r  bd_0_i/hls_inst/U0/tmp_last_V_1_reg_829_pp0_iter2_reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y35         SRL16E                                       r  bd_0_i/hls_inst/U0/tmp_last_V_1_reg_829_pp0_iter2_reg_reg[0]_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/U0/tmp_last_V_1_reg_829_pp0_iter2_reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/tmp_last_V_reg_834_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_last_V_reg_834_pp0_iter3_reg_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.782%)  route 0.126ns (47.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X45Y34         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_last_V_reg_834_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/tmp_last_V_reg_834_reg[0]/Q
                         net (fo=2, routed)           0.126     0.677    bd_0_i/hls_inst/U0/tmp_last_V_reg_834
    SLICE_X42Y35         SRL16E                                       r  bd_0_i/hls_inst/U0/tmp_last_V_reg_834_pp0_iter3_reg_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y35         SRL16E                                       r  bd_0_i/hls_inst/U0/tmp_last_V_reg_834_pp0_iter3_reg_reg[0]_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.547    bd_0_i/hls_inst/U0/tmp_last_V_reg_834_pp0_iter3_reg_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/dout_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/x_assign_reg_944_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.410     0.410    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/ap_clk
    SLICE_X43Y43         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/dout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/dout_r_reg[6]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/dout_r[6]
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.045     0.683 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/x_assign_reg_944[6]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/U0/grp_fu_271_p2[6]
    SLICE_X42Y43         FDRE                                         r  bd_0_i/hls_inst/U0/x_assign_reg_944_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y43         FDRE                                         r  bd_0_i/hls_inst/U0/x_assign_reg_944_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/x_assign_reg_944_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][5]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.410     0.410    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X36Y43         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.110     0.684    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/first_q[5]
    SLICE_X36Y42         SRL16E                                       r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][5]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.432     0.432    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X36Y42         SRL16E                                       r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][5]_srl7/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X36Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.547    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][5]_srl7
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/input_V_data_V_0_payload_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.996%)  route 0.279ns (60.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/U0/input_V_data_V_0_payload_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/input_V_data_V_0_payload_B_reg[3]/Q
                         net (fo=5, routed)           0.111     0.663    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg_4[3]
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.708 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg_i_26/O
                         net (fo=1, routed)           0.168     0.875    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg_i_26_n_2
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.432     0.432    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.728    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.410     0.410    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X36Y43         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.110     0.684    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/first_q[0]
    SLICE_X36Y42         SRL16E                                       r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.432     0.432    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X36Y42         SRL16E                                       r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X36Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.534    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y15   bd_0_i/hls_inst/U0/tmp_17_reg_929_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y14   bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X49Y35  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y35  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y35  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y35  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y35  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y35  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[5]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y35  bd_0_i/hls_inst/U0/tmp_last_V_1_reg_829_pp0_iter2_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y35  bd_0_i/hls_inst/U0/tmp_last_V_reg_834_pp0_iter3_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y47  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y47  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y47  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y47  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y47  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y47  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y48  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y41  bd_0_i/hls_inst/U0/sobel_sitofp_32s_bkb_U1/sobel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y35  bd_0_i/hls_inst/U0/tmp_last_V_1_reg_829_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y35  bd_0_i/hls_inst/U0/tmp_last_V_1_reg_829_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y35  bd_0_i/hls_inst/U0/tmp_last_V_reg_834_pp0_iter3_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y35  bd_0_i/hls_inst/U0/tmp_last_V_reg_834_pp0_iter3_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y47  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y47  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y47  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y47  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y47  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y47  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5]_srl2/CLK



