

================================================================
== Vivado HLS Report for 'read_byte_array_1'
================================================================
* Date:           Thu Apr 30 11:08:01 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        iscsi_hls
* Solution:       iscsi_processor
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.254|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  8388609|    1|  8388609|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- Loop 1  |    0|  8388608|         2|          -|          -| 0 ~ 4194304 |    no    |
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    187|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     99|    -|
|Register         |        -|      -|      74|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      74|    286|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln34_fu_125_p2   |     +    |      0|  0|  32|          25|           2|
    |i_fu_232_p2          |     +    |      0|  0|  39|           3|          32|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln34_fu_153_p2  |   icmp   |      0|  0|  18|          32|          32|
    |or_ln37_fu_179_p2    |    or    |      0|  0|  32|          32|           1|
    |or_ln38_fu_210_p2    |    or    |      0|  0|  32|          32|           2|
    |or_ln39_fu_221_p2    |    or    |      0|  0|  32|          32|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 187|         157|          72|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  21|          4|    1|          4|
    |data_address0                      |  15|          3|   13|         39|
    |data_address1                      |  15|          3|   13|         39|
    |data_d0                            |  15|          3|    8|         24|
    |data_d1                            |  15|          3|    8|         24|
    |i_0_reg_109                        |   9|          2|   32|         64|
    |stream_ap_uint_32_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  99|         20|   76|        196|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   3|   0|    3|          0|
    |i_0_reg_109          |  32|   0|   32|          0|
    |p_Result_1_reg_246   |   8|   0|    8|          0|
    |p_Result_2_reg_251   |   8|   0|    8|          0|
    |zext_ln34_1_reg_238  |  23|   0|   32|          9|
    +---------------------+----+----+-----+-----------+
    |Total                |  74|   0|   83|          9|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |   read_byte_array.1   | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |   read_byte_array.1   | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |   read_byte_array.1   | return value |
|ap_done                       | out |    1| ap_ctrl_hs |   read_byte_array.1   | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |   read_byte_array.1   | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |   read_byte_array.1   | return value |
|stream_ap_uint_32_V_V_TDATA   |  in |   32|    axis    | stream_ap_uint_32_V_V |    pointer   |
|stream_ap_uint_32_V_V_TVALID  |  in |    1|    axis    | stream_ap_uint_32_V_V |    pointer   |
|stream_ap_uint_32_V_V_TREADY  | out |    1|    axis    | stream_ap_uint_32_V_V |    pointer   |
|data_address0                 | out |   13|  ap_memory |          data         |     array    |
|data_ce0                      | out |    1|  ap_memory |          data         |     array    |
|data_we0                      | out |    1|  ap_memory |          data         |     array    |
|data_d0                       | out |    8|  ap_memory |          data         |     array    |
|data_address1                 | out |   13|  ap_memory |          data         |     array    |
|data_ce1                      | out |    1|  ap_memory |          data         |     array    |
|data_we1                      | out |    1|  ap_memory |          data         |     array    |
|data_d1                       | out |    8|  ap_memory |          data         |     array    |
|length_r                      |  in |   24|   ap_none  |        length_r       |    scalar    |
+------------------------------+-----+-----+------------+-----------------------+--------------+

