vhdl xil_defaultlib  \
"../../../bd/zsys/ip/zsys_ADC_readout_buff_0_0/sim/zsys_ADC_readout_buff_0_0.vhd" \
"../../../bd/zsys/ip/zsys_ROController_0_0/sim/zsys_ROController_0_0.vhd" \
"../../../bd/zsys/ip/zsys_mapper_0_0/sim/zsys_mapper_0_0.vhd" \
"../../../bd/zsys/ip/zsys_rst_ps7_0_100M_0/sim/zsys_rst_ps7_0_100M_0.vhd" \
"../../../bd/zsys/ip/zsys_proc_sys_reset_0_0/sim/zsys_proc_sys_reset_0_0.vhd" \
"../../../bd/zsys/ip/zsys_axi_gpio_0_0/sim/zsys_axi_gpio_0_0.vhd" \
"../../../bd/zsys/ip/zsys_c_counter_binary_0_0/sim/zsys_c_counter_binary_0_0.vhd" \
"../../../bd/zsys/ip/zsys_util_ds_buf_1_1/util_ds_buf.vhd" \
"../../../bd/zsys/ip/zsys_util_ds_buf_1_1/sim/zsys_util_ds_buf_1_1.vhd" \
"../../../bd/zsys/ip/zsys_util_ds_buf_2_0/sim/zsys_util_ds_buf_2_0.vhd" \
"../../../bd/zsys/ipshared/00b3/src/drs4_firmware_v5.vhd" \
"../../../bd/zsys/ipshared/00b3/src/DRS4_firmware_v2_0_S00_AXI.vhd" \
"../../../bd/zsys/ipshared/00b3/src/DRS4_firmware_v2_0.vhd" \
"../../../bd/zsys/ip/zsys_DRS4_firmware_1_0/sim/zsys_DRS4_firmware_1_0.vhd" \
"../../../bd/zsys/ip/zsys_rst_ps7_0_100M_1/sim/zsys_rst_ps7_0_100M_1.vhd" \
"../../../bd/zsys/ipshared/e524/hdl/dac_i2c_v1_0_S00_AXI.vhd" \
"../../../bd/zsys/ipshared/e524/src/i2c_control.vhd" \
"../../../bd/zsys/ipshared/e524/src/i2c_dac.vhd" \
"../../../bd/zsys/ipshared/e524/hdl/dac_i2c_v1_0.vhd" \
"../../../bd/zsys/ip/zsys_dac_i2c_0_0/sim/zsys_dac_i2c_0_0.vhd" \
"../../../bd/zsys/ip/zsys_fit_timer_0_0/sim/zsys_fit_timer_0_0.vhd" \
"../../../bd/zsys/ip/zsys_reset_init_0_0/sim/zsys_reset_init_0_0.vhd" \
"../../../bd/zsys/ip/zsys_trigger_logic_0_0/sim/zsys_trigger_logic_0_0.vhd" \
"../../../bd/zsys/ip/zsys_M1to5_0_0/sim/zsys_M1to5_0_0.vhd" \
"../../../bd/zsys/ipshared/edit_CPLD_ctrl_v1_0.srcs/sources_1/new/CPLD_comm_module.vhd" \
"../../../bd/zsys/ip/zsys_CPLD_ctrl_0_0/sim/zsys_CPLD_ctrl_0_0.vhd" \
"../../../bd/zsys/ipshared/76d2/hdl/fifo8b_2_axis_v1_0_M00_AXIS.vhd" \
"../../../bd/zsys/ipshared/76d2/hdl/fifo8b_2_axis_v1_0.vhd" \
"../../../bd/zsys/ip/zsys_fifo8b_2_axis_0_0/sim/zsys_fifo8b_2_axis_0_0.vhd" \
"../../../bd/zsys/ip/zsys_axi_dma_0_0/sim/zsys_axi_dma_0_0.vhd" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_1/sim/bd_fa8c_psr_aclk_0.vhd" \
"../../../bd/zsys/ip/zsys_axi_smc_0/sim/zsys_axi_smc_0.vhd" \
"../../../bd/zsys/ip/zsys_M1to5_0_1/sim/zsys_M1to5_0_1.vhd" \
"../../../bd/zsys/ip/zsys_M1to5_0_2/sim/zsys_M1to5_0_2.vhd" \
"../../../bd/zsys/ip/zsys_util_ds_buf_2_1/sim/zsys_util_ds_buf_2_1.vhd" \
"../../../bd/zsys/ip/zsys_util_ds_buf_4_0/sim/zsys_util_ds_buf_4_0.vhd" \
"../../../bd/zsys/ip/zsys_util_ds_buf_4_1/sim/zsys_util_ds_buf_4_1.vhd" \
"../../../bd/zsys/ip/zsys_util_ds_buf_4_2/sim/zsys_util_ds_buf_4_2.vhd" \
"../../../bd/zsys/ip/zsys_util_ds_buf_3_1/sim/zsys_util_ds_buf_3_1.vhd" \
"../../../bd/zsys/sim/zsys.vhd" \
"../../../bd/zsys/ip/zsys_Signal_sel_1_0/sim/zsys_Signal_sel_1_0.vhd" \
"../../../bd/zsys/ip/zsys_util_ds_buf_0_1/sim/zsys_util_ds_buf_0_1.vhd" \
"../../../bd/zsys/ip/zsys_enable_signal_0_0/sim/zsys_enable_signal_0_0.vhd" \
"../../../bd/zsys/ip/zsys_util_ds_buf_ADCLK_0/sim/zsys_util_ds_buf_ADCLK_0.vhd" \
"../../../bd/zsys/ip/zsys_c_counter_binary_0_1/sim/zsys_c_counter_binary_0_1.vhd" \
"../../../bd/zsys/ip/zsys_delay_module_0_0/sim/zsys_delay_module_0_0.vhd" \
"../../../bd/zsys/ip/zsys_axi_gpio_1_0/sim/zsys_axi_gpio_1_0.vhd" \
"../../../bd/zsys/ip/zsys_delay_module_0_1/sim/zsys_delay_module_0_1.vhd" \
"../../../bd/zsys/ipshared/b2a8/hdl/clk_mon_v1_0_S00_AXI.vhd" \
"../../../bd/zsys/ipshared/b2a8/src/clk_monitor.vhd" \
"../../../bd/zsys/ipshared/b2a8/hdl/clk_mon_v1_0.vhd" \
"../../../bd/zsys/ip/zsys_clk_mon_0_0/sim/zsys_clk_mon_0_0.vhd" \
"../../../bd/zsys/ip/zsys_Vibufds_diff_out_0_0/sim/zsys_Vibufds_diff_out_0_0.vhd" \
"../../../bd/zsys/ip/zsys_DRS_A_test_0_0/sim/zsys_DRS_A_test_0_0.vhd" \
"../../../bd/zsys/ip/zsys_Elink_output_0_0/sim/zsys_Elink_output_0_0.vhd" \
"../../../bd/zsys/ip/zsys_util_ds_buf_0_0/sim/zsys_util_ds_buf_0_0.vhd" \
"../../../bd/zsys/ip/zsys_util_ds_buf_0_2/sim/zsys_util_ds_buf_0_2.vhd" \
"../../../bd/zsys/ip/zsys_Lvds_Rx_top_0_0/sim/zsys_Lvds_Rx_top_0_0.vhd" \
"../../../bd/zsys/ipshared/a552/hdl/AXI_ADC_v3_0_S00_AXI.vhd" \
"../../../bd/zsys/ipshared/a552/src/SPI_core_v2.vhd" \
"../../../bd/zsys/ipshared/a552/src/ADC_ctrl.vhd" \
"../../../bd/zsys/ipshared/a552/src/ADC_readout_3.vhd" \
"../../../bd/zsys/ipshared/a552/hdl/AXI_ADC_v3_0.vhd" \
"../../../bd/zsys/ip/zsys_AXI_ADC_1_0/sim/zsys_AXI_ADC_1_0.vhd" \

nosort
