{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "authorship_tag": "ABX9TyPEw5GnXKxMzNfeQl1smq08",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/AEW2015/fpga-colab/blob/main/FIG/digilent_arty/digilent_arty_BFAT.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "# Digilent Arty Kronos BFAT Example\n"
      ],
      "metadata": {
        "id": "w5S3p7maX-xX"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Install BFAT"
      ],
      "metadata": {
        "id": "zZEjpCyYYD20"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!git clone --recurse-submodules https://github.com/byuccl/bfat.git\n",
        "%cd bfat"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "yjVb8MTw1Ch4",
        "outputId": "230e8f63-b7d4-45f1-ace6-c2534be183c7"
      },
      "execution_count": 1,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Cloning into 'bfat'...\n",
            "remote: Enumerating objects: 494, done.\u001b[K\n",
            "remote: Counting objects: 100% (244/244), done.\u001b[K\n",
            "remote: Compressing objects: 100% (148/148), done.\u001b[K\n",
            "remote: Total 494 (delta 142), reused 157 (delta 94), pack-reused 250\u001b[K\n",
            "Receiving objects: 100% (494/494), 590.92 KiB | 921.00 KiB/s, done.\n",
            "Resolving deltas: 100% (296/296), done.\n",
            "Submodule 'database/prjxray-db' (https://github.com/f4pga/prjxray-db.git) registered for path 'database/prjxray-db'\n",
            "Cloning into '/content/bfat/database/prjxray-db'...\n",
            "remote: Enumerating objects: 7622, done.        \n",
            "remote: Counting objects: 100% (675/675), done.        \n",
            "remote: Compressing objects: 100% (54/54), done.        \n",
            "remote: Total 7622 (delta 642), reused 621 (delta 621), pack-reused 6947        \n",
            "Receiving objects: 100% (7622/7622), 62.16 MiB | 16.08 MiB/s, done.\n",
            "Resolving deltas: 100% (6225/6225), done.\n",
            "Submodule path 'database/prjxray-db': checked out '0a0addedd73e7e4139d52a6d8db4258763e0f1f3'\n",
            "/content/bfat\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!apt install python3 python3-venv default-jdk"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "mdfr-pp22KEu",
        "outputId": "0da40591-46d9-4622-cc4a-37b944f80f2c"
      },
      "execution_count": 2,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Reading package lists... Done\n",
            "Building dependency tree       \n",
            "Reading state information... Done\n",
            "python3 is already the newest version (3.6.7-1~18.04).\n",
            "python3 set to manually installed.\n",
            "The following package was automatically installed and is no longer required:\n",
            "  libnvidia-common-460\n",
            "Use 'apt autoremove' to remove it.\n",
            "The following additional packages will be installed:\n",
            "  default-jdk-headless openjdk-11-jdk python-pip-whl python3.6-venv\n",
            "Suggested packages:\n",
            "  openjdk-11-demo openjdk-11-source visualvm\n",
            "The following NEW packages will be installed:\n",
            "  default-jdk default-jdk-headless openjdk-11-jdk python-pip-whl python3-venv\n",
            "  python3.6-venv\n",
            "0 upgraded, 6 newly installed, 0 to remove and 4 not upgraded.\n",
            "Need to get 3,224 kB of archives.\n",
            "After this operation, 3,534 kB of additional disk space will be used.\n",
            "Get:1 http://archive.ubuntu.com/ubuntu bionic-updates/main amd64 default-jdk-headless amd64 2:1.11-68ubuntu1~18.04.1 [1,132 B]\n",
            "Get:2 http://archive.ubuntu.com/ubuntu bionic-updates/main amd64 openjdk-11-jdk amd64 11.0.16+8-0ubuntu1~18.04 [1,562 kB]\n",
            "Get:3 http://archive.ubuntu.com/ubuntu bionic-updates/main amd64 default-jdk amd64 2:1.11-68ubuntu1~18.04.1 [1,092 B]\n",
            "Get:4 http://archive.ubuntu.com/ubuntu bionic-updates/universe amd64 python-pip-whl all 9.0.1-2.3~ubuntu1.18.04.5 [1,653 kB]\n",
            "Get:5 http://archive.ubuntu.com/ubuntu bionic-updates/universe amd64 python3.6-venv amd64 3.6.9-1~18.04ubuntu1.8 [6,180 B]\n",
            "Get:6 http://archive.ubuntu.com/ubuntu bionic-updates/universe amd64 python3-venv amd64 3.6.7-1~18.04 [1,208 B]\n",
            "Fetched 3,224 kB in 0s (8,832 kB/s)\n",
            "Selecting previously unselected package default-jdk-headless.\n",
            "(Reading database ... 123942 files and directories currently installed.)\n",
            "Preparing to unpack .../0-default-jdk-headless_2%3a1.11-68ubuntu1~18.04.1_amd64.deb ...\n",
            "Unpacking default-jdk-headless (2:1.11-68ubuntu1~18.04.1) ...\n",
            "Selecting previously unselected package openjdk-11-jdk:amd64.\n",
            "Preparing to unpack .../1-openjdk-11-jdk_11.0.16+8-0ubuntu1~18.04_amd64.deb ...\n",
            "Unpacking openjdk-11-jdk:amd64 (11.0.16+8-0ubuntu1~18.04) ...\n",
            "Selecting previously unselected package default-jdk.\n",
            "Preparing to unpack .../2-default-jdk_2%3a1.11-68ubuntu1~18.04.1_amd64.deb ...\n",
            "Unpacking default-jdk (2:1.11-68ubuntu1~18.04.1) ...\n",
            "Selecting previously unselected package python-pip-whl.\n",
            "Preparing to unpack .../3-python-pip-whl_9.0.1-2.3~ubuntu1.18.04.5_all.deb ...\n",
            "Unpacking python-pip-whl (9.0.1-2.3~ubuntu1.18.04.5) ...\n",
            "Selecting previously unselected package python3.6-venv.\n",
            "Preparing to unpack .../4-python3.6-venv_3.6.9-1~18.04ubuntu1.8_amd64.deb ...\n",
            "Unpacking python3.6-venv (3.6.9-1~18.04ubuntu1.8) ...\n",
            "Selecting previously unselected package python3-venv.\n",
            "Preparing to unpack .../5-python3-venv_3.6.7-1~18.04_amd64.deb ...\n",
            "Unpacking python3-venv (3.6.7-1~18.04) ...\n",
            "Setting up python-pip-whl (9.0.1-2.3~ubuntu1.18.04.5) ...\n",
            "Setting up python3.6-venv (3.6.9-1~18.04ubuntu1.8) ...\n",
            "Setting up openjdk-11-jdk:amd64 (11.0.16+8-0ubuntu1~18.04) ...\n",
            "update-alternatives: using /usr/lib/jvm/java-11-openjdk-amd64/bin/jconsole to provide /usr/bin/jconsole (jconsole) in auto mode\n",
            "Setting up default-jdk-headless (2:1.11-68ubuntu1~18.04.1) ...\n",
            "Setting up python3-venv (3.6.7-1~18.04) ...\n",
            "Setting up default-jdk (2:1.11-68ubuntu1~18.04.1) ...\n",
            "Processing triggers for man-db (2.8.3-2ubuntu0.1) ...\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "pip install -r requirements.txt"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "Eg1BWlxi2OTR",
        "outputId": "e7b3ed29-8a78-484a-acba-a8c77fe820a0"
      },
      "execution_count": 3,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Looking in indexes: https://pypi.org/simple, https://us-python.pkg.dev/colab-wheels/public/simple/\n",
            "Collecting rapidwright==2022.1.1\n",
            "  Downloading rapidwright-2022.1.1-py3-none-any.whl (115 kB)\n",
            "\u001b[K     |████████████████████████████████| 115 kB 5.3 MB/s \n",
            "\u001b[?25hRequirement already satisfied: pytest in /usr/local/lib/python3.7/dist-packages (from -r requirements.txt (line 2)) (3.6.4)\n",
            "Requirement already satisfied: tqdm in /usr/local/lib/python3.7/dist-packages (from -r requirements.txt (line 3)) (4.64.1)\n",
            "Requirement already satisfied: matplotlib in /usr/local/lib/python3.7/dist-packages (from -r requirements.txt (line 4)) (3.2.2)\n",
            "Collecting pyqt5\n",
            "  Downloading PyQt5-5.15.7-cp37-abi3-manylinux1_x86_64.whl (8.4 MB)\n",
            "\u001b[K     |████████████████████████████████| 8.4 MB 38.1 MB/s \n",
            "\u001b[?25hCollecting jpype1\n",
            "  Downloading JPype1-1.4.1-cp37-cp37m-manylinux_2_12_x86_64.manylinux2010_x86_64.whl (465 kB)\n",
            "\u001b[K     |████████████████████████████████| 465 kB 56.0 MB/s \n",
            "\u001b[?25hRequirement already satisfied: attrs>=17.4.0 in /usr/local/lib/python3.7/dist-packages (from pytest->-r requirements.txt (line 2)) (22.1.0)\n",
            "Requirement already satisfied: py>=1.5.0 in /usr/local/lib/python3.7/dist-packages (from pytest->-r requirements.txt (line 2)) (1.11.0)\n",
            "Requirement already satisfied: pluggy<0.8,>=0.5 in /usr/local/lib/python3.7/dist-packages (from pytest->-r requirements.txt (line 2)) (0.7.1)\n",
            "Requirement already satisfied: six>=1.10.0 in /usr/local/lib/python3.7/dist-packages (from pytest->-r requirements.txt (line 2)) (1.15.0)\n",
            "Requirement already satisfied: atomicwrites>=1.0 in /usr/local/lib/python3.7/dist-packages (from pytest->-r requirements.txt (line 2)) (1.4.1)\n",
            "Requirement already satisfied: setuptools in /usr/local/lib/python3.7/dist-packages (from pytest->-r requirements.txt (line 2)) (57.4.0)\n",
            "Requirement already satisfied: more-itertools>=4.0.0 in /usr/local/lib/python3.7/dist-packages (from pytest->-r requirements.txt (line 2)) (9.0.0)\n",
            "Requirement already satisfied: python-dateutil>=2.1 in /usr/local/lib/python3.7/dist-packages (from matplotlib->-r requirements.txt (line 4)) (2.8.2)\n",
            "Requirement already satisfied: numpy>=1.11 in /usr/local/lib/python3.7/dist-packages (from matplotlib->-r requirements.txt (line 4)) (1.21.6)\n",
            "Requirement already satisfied: kiwisolver>=1.0.1 in /usr/local/lib/python3.7/dist-packages (from matplotlib->-r requirements.txt (line 4)) (1.4.4)\n",
            "Requirement already satisfied: pyparsing!=2.0.4,!=2.1.2,!=2.1.6,>=2.0.1 in /usr/local/lib/python3.7/dist-packages (from matplotlib->-r requirements.txt (line 4)) (3.0.9)\n",
            "Requirement already satisfied: cycler>=0.10 in /usr/local/lib/python3.7/dist-packages (from matplotlib->-r requirements.txt (line 4)) (0.11.0)\n",
            "Requirement already satisfied: typing-extensions in /usr/local/lib/python3.7/dist-packages (from kiwisolver>=1.0.1->matplotlib->-r requirements.txt (line 4)) (4.1.1)\n",
            "Collecting PyQt5-Qt5>=5.15.0\n",
            "  Downloading PyQt5_Qt5-5.15.2-py3-none-manylinux2014_x86_64.whl (59.9 MB)\n",
            "\u001b[K     |████████████████████████████████| 59.9 MB 1.2 MB/s \n",
            "\u001b[?25hCollecting PyQt5-sip<13,>=12.11\n",
            "  Downloading PyQt5_sip-12.11.0-cp37-cp37m-manylinux1_x86_64.whl (344 kB)\n",
            "\u001b[K     |████████████████████████████████| 344 kB 50.0 MB/s \n",
            "\u001b[?25hRequirement already satisfied: packaging in /usr/local/lib/python3.7/dist-packages (from jpype1->rapidwright==2022.1.1->-r requirements.txt (line 1)) (21.3)\n",
            "Installing collected packages: PyQt5-sip, PyQt5-Qt5, jpype1, rapidwright, pyqt5\n",
            "Successfully installed PyQt5-Qt5-5.15.2 PyQt5-sip-12.11.0 jpype1-1.4.1 pyqt5-5.15.7 rapidwright-2022.1.1\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import os\n",
        "os.environ['RW_AUTO_GENERATE_READABLE_EDIF'] = \"0\""
      ],
      "metadata": {
        "id": "KhykBnFg2tbd"
      },
      "execution_count": 4,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "! cp -R /content/bfat/database/prjxray-db/artix7/xc7a35tcsg324-1/ /content/bfat/database/prjxray-db/artix7/xc7a35ticsg324-1L/"
      ],
      "metadata": {
        "id": "gf6JJsqs9Y0f"
      },
      "execution_count": 5,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "! cp -R /content/bfat/database/prjxray-db/artix7/xc7a35tcsg324-1/ /content/bfat/database/prjxray-db/artix7/xc7a35ticsg324-1/"
      ],
      "metadata": {
        "id": "bIFE927WIg7_"
      },
      "execution_count": 6,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Download Demo Files"
      ],
      "metadata": {
        "id": "kFJwjq7SYH6H"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%cd /content/"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "ZsWcEc9qrjwt",
        "outputId": "fba5ae18-e868-4447-cbdf-ac530aae3ab9"
      },
      "execution_count": 7,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "/content\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!wget https://github.com/AEW2015/fpga-colab/releases/download/v0.0.3/digilent_arty_demo.tar.gz"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "aVWjtZFrFUy5",
        "outputId": "dc1dea6f-d7b5-4f1a-f1b2-d346f78d1cd8"
      },
      "execution_count": 8,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "--2022-11-02 14:13:45--  https://github.com/AEW2015/fpga-colab/releases/download/v0.0.3/digilent_arty_demo.tar.gz\n",
            "Resolving github.com (github.com)... 140.82.113.3\n",
            "Connecting to github.com (github.com)|140.82.113.3|:443... connected.\n",
            "HTTP request sent, awaiting response... 302 Found\n",
            "Location: https://objects.githubusercontent.com/github-production-release-asset-2e65be/526630172/04cddf6f-2dfd-4f96-b0c3-887a1a231757?X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=AKIAIWNJYAX4CSVEH53A%2F20221102%2Fus-east-1%2Fs3%2Faws4_request&X-Amz-Date=20221102T141346Z&X-Amz-Expires=300&X-Amz-Signature=9dcfa1cfc35135f7855966a48a912cacf6e7697cabb86bb3bf6edb248b456dd3&X-Amz-SignedHeaders=host&actor_id=0&key_id=0&repo_id=526630172&response-content-disposition=attachment%3B%20filename%3Ddigilent_arty_demo.tar.gz&response-content-type=application%2Foctet-stream [following]\n",
            "--2022-11-02 14:13:46--  https://objects.githubusercontent.com/github-production-release-asset-2e65be/526630172/04cddf6f-2dfd-4f96-b0c3-887a1a231757?X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=AKIAIWNJYAX4CSVEH53A%2F20221102%2Fus-east-1%2Fs3%2Faws4_request&X-Amz-Date=20221102T141346Z&X-Amz-Expires=300&X-Amz-Signature=9dcfa1cfc35135f7855966a48a912cacf6e7697cabb86bb3bf6edb248b456dd3&X-Amz-SignedHeaders=host&actor_id=0&key_id=0&repo_id=526630172&response-content-disposition=attachment%3B%20filename%3Ddigilent_arty_demo.tar.gz&response-content-type=application%2Foctet-stream\n",
            "Resolving objects.githubusercontent.com (objects.githubusercontent.com)... 185.199.108.133, 185.199.109.133, 185.199.110.133, ...\n",
            "Connecting to objects.githubusercontent.com (objects.githubusercontent.com)|185.199.108.133|:443... connected.\n",
            "HTTP request sent, awaiting response... 200 OK\n",
            "Length: 7166075 (6.8M) [application/octet-stream]\n",
            "Saving to: ‘digilent_arty_demo.tar.gz’\n",
            "\n",
            "digilent_arty_demo. 100%[===================>]   6.83M  --.-KB/s    in 0.1s    \n",
            "\n",
            "2022-11-02 14:13:46 (69.0 MB/s) - ‘digilent_arty_demo.tar.gz’ saved [7166075/7166075]\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!tar -xzvf digilent_arty_demo.tar.gz"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "wm7kmwMDFfWh",
        "outputId": "1e57ed16-00ef-4fde-d525-384ba6740ab7"
      },
      "execution_count": 9,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "digilent_arty_demo/\n",
            "digilent_arty_demo/error_bits.json\n",
            "digilent_arty_demo/kronos.bit\n",
            "digilent_arty_demo/kronos.edf\n",
            "digilent_arty_demo/kronos_tmr.bit\n",
            "digilent_arty_demo/kronos_tmr.dcp\n",
            "digilent_arty_demo/kronos_tmr.edf\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Run BFAT tool"
      ],
      "metadata": {
        "id": "qs8MclRkYMHu"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%cd /content/digilent_arty_demo/"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "kEt3vX5DqbWJ",
        "outputId": "0f7eae61-e2e8-4209-cb20-8671fe82d580"
      },
      "execution_count": 10,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "/content/digilent_arty_demo\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!python3 ../bfat/bfat.py kronos_tmr.bit kronos_tmr.dcp error_bits.json -rpd"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "l38-dS9kFmOh",
        "outputId": "e2e2ea7e-9b7d-42eb-d53e-15d80e087122"
      },
      "execution_count": 11,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Reading in Design Bits...\n",
            "Generating Design Query...\n",
            "\n",
            "==============================================================================\n",
            "==                       Reading DCP: kronos_tmr.dcp                        ==\n",
            "==============================================================================\n",
            "Unpacking /root/.local/share/RapidWright/data/devices/virtexu/xcvu440_db.dat\n",
            "Unpacking /root/.local/share/RapidWright/data/devices/virtexu/xcvu440_db.dat.md5\n",
            "Unpacking /root/.local/share/RapidWright/data/devices/virtexuplus/xcvu9p_db.dat\n",
            "Unpacking /root/.local/share/RapidWright/data/devices/virtexuplus/xcvu9p_db.dat.md5\n",
            "Unpacking /root/.local/share/RapidWright/data/devices/zynq/xc7z020_db.dat\n",
            "Unpacking /root/.local/share/RapidWright/data/devices/zynq/xc7z020_db.dat.md5\n",
            "Unpacking /root/.local/share/RapidWright/data/unisim_data.dat\n",
            "Unpacking /root/.local/share/RapidWright/data/partdump.csv\n",
            "Unpacking /root/.local/share/RapidWright/data/parts.db\n",
            "Unpacking /root/.local/share/RapidWright/tcl/rwroute/helper_proc/clock_modeling_util.tcl\n",
            "Unpacking /root/.local/share/RapidWright/tcl/rwroute/find_clock_route_template.tcl\n",
            "Unpacking /root/.local/share/RapidWright/tcl/rwroute/README\n",
            "Unpacking /root/.local/share/RapidWright/tcl/rwroute/dump_all_dsp_delay.tcl\n",
            "Unpacking /root/.local/share/RapidWright/tcl/rwroute/find_clock_tree_template.tcl\n",
            "Unpacking /root/.local/share/RapidWright/tcl/rapidwright.tcl\n",
            "Unpacking /root/.local/share/RapidWright/images/addPblock.png\n",
            "Unpacking /root/.local/share/RapidWright/images/anchor.bmp\n",
            "Unpacking /root/.local/share/RapidWright/images/design.png\n",
            "Unpacking /root/.local/share/RapidWright/images/editcopy.png\n",
            "Unpacking /root/.local/share/RapidWright/images/editcut.png\n",
            "Unpacking /root/.local/share/RapidWright/images/editpaste.png\n",
            "Unpacking /root/.local/share/RapidWright/images/editredo.png\n",
            "Unpacking /root/.local/share/RapidWright/images/editselectall.png\n",
            "Unpacking /root/.local/share/RapidWright/images/editundo.png\n",
            "Unpacking /root/.local/share/RapidWright/images/editunselectall.png\n",
            "Unpacking /root/.local/share/RapidWright/images/exportpdf.png\n",
            "Unpacking /root/.local/share/RapidWright/images/filenew.png\n",
            "Unpacking /root/.local/share/RapidWright/images/fileopen.png\n",
            "Unpacking /root/.local/share/RapidWright/images/fileprint.png\n",
            "Unpacking /root/.local/share/RapidWright/images/filesave.png\n",
            "Unpacking /root/.local/share/RapidWright/images/filesaveas.png\n",
            "Unpacking /root/.local/share/RapidWright/images/instance.png\n",
            "Unpacking /root/.local/share/RapidWright/images/module.png\n",
            "Unpacking /root/.local/share/RapidWright/images/moduleInstance.png\n",
            "Unpacking /root/.local/share/RapidWright/images/net.png\n",
            "Unpacking /root/.local/share/RapidWright/images/open.png\n",
            "Unpacking /root/.local/share/RapidWright/images/openTimingReport.png\n",
            "Unpacking /root/.local/share/RapidWright/images/opendebug.png\n",
            "Unpacking /root/.local/share/RapidWright/images/pblock.png\n",
            "Unpacking /root/.local/share/RapidWright/images/pin.png\n",
            "Unpacking /root/.local/share/RapidWright/images/pip.png\n",
            "Unpacking /root/.local/share/RapidWright/images/port.png\n",
            "Unpacking /root/.local/share/RapidWright/images/runhmflow.png\n",
            "Unpacking /root/.local/share/RapidWright/images/savencd.png\n",
            "Unpacking /root/.local/share/RapidWright/images/savepdf.png\n",
            "Unpacking /root/.local/share/RapidWright/images/zoomCursor.png\n",
            "Unpacking /root/.local/share/RapidWright/images/zoomin.png\n",
            "Unpacking /root/.local/share/RapidWright/images/zoomout.png\n",
            "Unpacking /root/.local/share/RapidWright/images/zoomselection.png\n",
            "Unpacking /root/.local/share/RapidWright/timing/ultrascaleplus/intersite_delay_terms.txt\n",
            "Unpacking /root/.local/share/RapidWright/timing/ultrascaleplus/intrasite_delay_terms.txt\n",
            " XML Parse & Device Load:    11.270s\n",
            "              EDIF Parse:     3.700s\n",
            "        Read XDEF Header:     0.275s\n",
            "     Read XDEF Placement:     1.982s\n",
            "INFO: Building uncommon Wire->Node cache...\n",
            "      This might take a few seconds for large devices on the first call.  \n",
            "      It is generally triggered when getting the Node from an uncommon Wire object.  \n",
            "      To avoid printing this message, set Device.QUIET_MESSAGE=true or set the ENVIRONMENT variable RW_QUIET_MESSAGE=1.\n",
            "INFO: Finished building uncommon Wire->Node cache\n",
            "       Read XDEF Routing:     3.091s\n",
            "        Read XDEF Caches:     0.000s\n",
            "     Read XDEF Placement:     0.000s\n",
            "       Read XDEF Routing:     0.000s\n",
            "------------------------------------------------------------------------------\n",
            "         [No GC] *Total*:    20.318s\n",
            "\n",
            "Parsing in Input Files...\n",
            "Generating Tile Images...\n",
            "Analyzing Fault Bit Groups: 100% 40/40 [03:08<00:00,  4.70s/it]\n",
            "Printing Fault Report...\n",
            "Printing Statistical Footer...\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Print Results\n"
      ],
      "metadata": {
        "id": "tnudUPYcYPBf"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!cat error_bits_fault_report.txt"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "SmbSf3kSFtcf",
        "outputId": "351fc86f-603b-435e-fb0e-89e0b0d3291c"
      },
      "execution_count": 12,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "======================================================================\n",
            "                             Bit Group 1\n",
            "======================================================================\n",
            "\n",
            "Undefined Bits:\n",
            "------------------------------\n",
            "bit_0000151a_030_01 (0->1)\n",
            "\tPotential Affected Resources:\n",
            "\t\tCMT_TOP_L_LOWER_B_X106Y61:\n",
            "\t\t\tMMCME2_ADV_X1Y1/MMCME2_ADV: clk_wiz_i/inst/mmcm_adv_inst\n",
            "\t\tINT_L_X42Y65:\n",
            "\t\t\tNo resources found for this tile\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 0 (0.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 2\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400f06_057_18 (0->1)\n",
            "\tINT_L_X30Y28 - NW6BEG1 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X30Y28/NW6BEG1\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta_TMR_1[5] (initially connected), Unconnected Wire(LOGIC_OUTS_L9)\n",
            "\tAffected PIPs:\n",
            "\t\tLOGIC_OUTS_L9->>NW6BEG1 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch[ir][29]_i_1_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch_reg[ir]_TMR_1[29]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/skid_buffer_reg_TMR_1[29]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate[29]_i_1_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate[9]_i_1_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate_reg_TMR_1[29]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate_reg_TMR_1[9]\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X30Y28/INT_L.LOGIC_OUTS_L9->>NW6BEG1}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta_TMR_1[5]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch[ir][29]_i_1_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch_reg[ir]_TMR_1[29] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/skid_buffer_reg_TMR_1[29] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate[29]_i_1_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate[9]_i_1_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate_reg_TMR_1[29] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate_reg_TMR_1[9]}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 3\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400b14_062_08 (1->0)\n",
            "\tINT_L_X22Y30 - FAN_ALT5 5-24 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_L_X22Y30/FAN_ALT5\n",
            "\tOpens created for net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg[31]_1_TMR_0[10]\n",
            "\tAffected PIPs:\n",
            "\t\tBYP_BOUNCE5->>FAN_ALT5 (deactivated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_6_11_TMR_0/RAMC\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X22Y30/INT_L.BYP_BOUNCE5->>FAN_ALT5}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg[31]_1_TMR_0[10]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_6_11_TMR_0/RAMC}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 4\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400c0b_041_06 (0->1)\n",
            "\tINT_L_X24Y20 - EE2BEG2 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X24Y20/EE2BEG2\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[op1][31]_0_TMR_1[5] (initially connected), Unconnected Wire(EE4END2)\n",
            "\tAffected PIPs:\n",
            "\t\tEE4END2->>EE2BEG2 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/u_alu/regwr_data[7]_i_9_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/mtvec[base][4]_i_1_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/regwr_data[6]_i_2_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/regwr_data[6]_i_3_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/regwr_data[6]_i_5_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/regwr_data_reg[7]_i_5_TMR_1\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X24Y20/INT_L.EE4END2->>EE2BEG2}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[op1][31]_0_TMR_1[5]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/u_alu/regwr_data[7]_i_9_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/mtvec[base][4]_i_1_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/regwr_data[6]_i_2_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/regwr_data[6]_i_3_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/regwr_data[6]_i_5_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/regwr_data_reg[7]_i_5_TMR_1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 5\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400f98_065_17 (1->0)\n",
            "\tINT_R_X31Y32 - IMUX2 5-24 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_R_X31Y32/IMUX2\n",
            "\tOpens created for net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/Q_TMR_2[10]\n",
            "\tAffected PIPs:\n",
            "\t\tER1END0->>IMUX2 (deactivated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/imem_addr[11]_INST_0_TMR_2\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_R_X31Y32/INT_R.ER1END0->>IMUX2}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/Q_TMR_2[10]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/imem_addr[11]_INST_0_TMR_2}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 6\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400c1c_092_30 (1->0)\n",
            "\tCLBLL_L_X24Y45 - SLICEL_X1 - DLUT - INIT[11]\n",
            "\tResource Design Name: GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_hcu/FSM_sequential_state[1]_i_2_TMR_1\n",
            "\tINIT[11] bit altered for GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_hcu/FSM_sequential_state[1]_i_2_TMR_1\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_hcu/FSM_sequential_state[1]_i_2_TMR_1\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_hcu/FSM_sequential_state[1]_i_2_TMR_1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 7\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400b10_073_24 (0->1)\n",
            "\tINT_L_X22Y36 - FAN_ALT6 5-24 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_L_X22Y36/FAN_ALT6\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regrd_rs1_reg_TMR_1[25] (initially connected), GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg[31]_1_TMR_1[26]\n",
            "\tAffected PIPs:\n",
            "\t\tEE2END1->>FAN_ALT6 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_branch/eq_carry__1_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/eq_carry__1_i_3_TMR_1\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X22Y36/INT_L.EE2END1->>FAN_ALT6}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regrd_rs1_reg_TMR_1[25] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg[31]_1_TMR_1[26]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_branch/eq_carry__1_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/eq_carry__1_i_3_TMR_1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 8\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400d84_044_01 (0->1)\n",
            "\tINT_R_X27Y22 - WW4BEG0 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_R_X27Y22/WW4BEG0\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg_TMR_1[10]_Q_VOTER (initially connected), Unconnected Wire(SW2END_N0_3)\n",
            "\tAffected PIPs:\n",
            "\t\tSW2END_N0_3->>WW4BEG0 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg_TMR_0[10]_Q_VOTER\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg_TMR_1[10]_Q_VOTER\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg_TMR_2[10]_Q_VOTER\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_R_X27Y22/INT_R.SW2END_N0_3->>WW4BEG0}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg_TMR_1[10]_Q_VOTER}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg_TMR_0[10]_Q_VOTER GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg_TMR_1[10]_Q_VOTER GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg_TMR_2[10]_Q_VOTER}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 9\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400d05_073_01 (0->1)\n",
            "\tINT_L_X26Y36 - NW6BEG0 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X26Y36/NW6BEG0\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/douta_TMR_1[0] (initially connected), GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[addr][31]_0_TMR_2[14]\n",
            "\tAffected PIPs:\n",
            "\t\tLOGIC_OUTS_L18->>NW6BEG0 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch[ir][16]_i_1_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch_reg[ir]_TMR_1[16]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/skid_buffer_reg_TMR_1[16]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate[16]_i_1_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1[1]_i_1_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_12_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_4_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_9_TMR_1\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X26Y36/INT_L.LOGIC_OUTS_L18->>NW6BEG0}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/douta_TMR_1[0] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[addr][31]_0_TMR_2[14]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch[ir][16]_i_1_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch_reg[ir]_TMR_1[16] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/skid_buffer_reg_TMR_1[16] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate[16]_i_1_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1[1]_i_1_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_12_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_4_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_9_TMR_1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 10\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400312_074_26 (0->1)\n",
            "\tINT_L_X6Y36 - IMUX_L23 5-24 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_L_X6Y36/IMUX_L23\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/imem_addr_TMR_0[12] (initially connected), GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs2_TMR_1[23]\n",
            "\tAffected PIPs:\n",
            "\t\tNE2END3->>IMUX_L23 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_0\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X6Y36/INT_L.NE2END3->>IMUX_L23}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/imem_addr_TMR_0[12] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs2_TMR_1[23]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_0}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 11\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400c01_040_16 (0->1)\n",
            "\tINT_L_X24Y20 - GFAN0 5-16 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_L_X24Y20/GFAN0\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/regwr_data[5]_i_3_n_0_TMR_1 (initially connected), clk_wiz_i/inst/clk_out1_TMR_1\n",
            "\tAffected PIPs:\n",
            "\t\tGCLK_L_B10_WEST->>GFAN0 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg_TMR_1[5]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_hcu/regwr_data[5]_i_1_TMR_1\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X24Y20/INT_L.GCLK_L_B10_WEST->>GFAN0}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/regwr_data[5]_i_3_n_0_TMR_1 clk_wiz_i/inst/clk_out1_TMR_1}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg_TMR_1[5] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_hcu/regwr_data[5]_i_1_TMR_1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 12\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400a1a_090_04 (0->1)\n",
            "\tCLBLM_L_X20Y44 - SLICEL_X1 - CLUT - INIT[38]\n",
            "\tResource Design Name: GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1[2]_i_1_TMR_0, GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_8_TMR_0\n",
            "\tINIT[38] bit altered for GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1[2]_i_1_TMR_0, GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_8_TMR_0\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1[2]_i_1_TMR_0\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_8_TMR_0\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1[2]_i_1_TMR_0 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_8_TMR_0}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 13\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400c00_040_22 (0->1)\n",
            "\tINT_L_X24Y20 - CLK_L0 5-16 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_L_X24Y20/CLK_L0\n",
            "\tShorts formed between net(s): Unconnected Wire(SR1END1), clk_wiz_i/inst/clk_out1_TMR_1 (initially connected)\n",
            "\tAffected PIPs:\n",
            "\t\tSR1END1->>CLK_L0 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg_TMR_1[4]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg_TMR_1[5]\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X24Y20/INT_L.SR1END1->>CLK_L0}]\n",
            "\t\tselect_objects [get_nets {clk_wiz_i/inst/clk_out1_TMR_1}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg_TMR_1[4] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg_TMR_1[5]}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 14\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400b18_061_23 (1->0)\n",
            "\tINT_L_X22Y30 - BYP_ALT4 5-24 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X22Y30/BYP_ALT4\n",
            "\tOpens created for net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg[31]_1_TMR_0[9]\n",
            "\tAffected PIPs:\n",
            "\t\tSS2END1->>BYP_ALT4 (deactivated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_6_11_TMR_0/RAMB_D1\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X22Y30/INT_L.SS2END1->>BYP_ALT4}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg[31]_1_TMR_0[9]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_6_11_TMR_0/RAMB_D1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 15\n",
            "======================================================================\n",
            "\n",
            "Non-Failure Bits:\n",
            "------------------------------\n",
            "bit_00400b9b_051_26 (1->0): CLK_HROW_BOT_R_X60Y26 - CLK_HROW_CK_MUX_OUT_L8 - CLK_HROW_R_CK_GCLK16 - NA\n",
            "\tFault evaluation not yet supported for this bit\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 0 (0.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 16\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_0040019e_015_14 (0->1)\n",
            "\tCLBLM_R_X3Y7 - SLICEM_X0 - CLUT - SRL\n",
            "\tResource Design Name: gen_uart.uart_port_i/TX_i/FSM_sequential_state_reg_TMR_0[2]_Q_VOTER, gen_uart.uart_port_i/TX_i/FSM_sequential_state_reg_TMR_1[2]_Q_VOTER\n",
            "\tSRL bit altered for gen_uart.uart_port_i/TX_i/FSM_sequential_state_reg_TMR_0[2]_Q_VOTER, gen_uart.uart_port_i/TX_i/FSM_sequential_state_reg_TMR_1[2]_Q_VOTER\n",
            "\tAffected Resources:\n",
            "\t\tgen_uart.uart_port_i/TX_i/FSM_sequential_state_reg_TMR_0[2]_Q_VOTER\n",
            "\t\tgen_uart.uart_port_i/TX_i/FSM_sequential_state_reg_TMR_1[2]_Q_VOTER\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_cells {gen_uart.uart_port_i/TX_i/FSM_sequential_state_reg_TMR_0[2]_Q_VOTER gen_uart.uart_port_i/TX_i/FSM_sequential_state_reg_TMR_1[2]_Q_VOTER}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 17\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400999_095_07 (1->0)\n",
            "\tINT_R_X19Y47 - BYP_ALT0 5-24 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_R_X19Y47/BYP_ALT0\n",
            "\tOpens created for net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/next_instr_TMR_1[19]\n",
            "\tAffected PIPs:\n",
            "\t\tWL1END0->>BYP_ALT0 (deactivated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1_reg_TMR_0[4]_Q_VOTER\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1_reg_TMR_1[4]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1_reg_TMR_1[4]_Q_VOTER\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1_reg_TMR_2[4]_Q_VOTER\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_R_X19Y47/INT_R.WL1END0->>BYP_ALT0}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/next_instr_TMR_1[19]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1_reg_TMR_0[4]_Q_VOTER GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1_reg_TMR_1[4] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1_reg_TMR_1[4]_Q_VOTER GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1_reg_TMR_2[4]_Q_VOTER}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 18\n",
            "======================================================================\n",
            "\n",
            "Non-Failure Bits:\n",
            "------------------------------\n",
            "bit_00400c15_096_07 (0->1): INT_L_X24Y47 - BYP_ALT2 5-24 Routing Mux - Row Bit - INT_L_X24Y47/BYP_ALT2\n",
            "\tNot able to find any failures caused by this fault\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 0 (0.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 19\n",
            "======================================================================\n",
            "\n",
            "Non-Failure Bits:\n",
            "------------------------------\n",
            "bit_00400f1b_041_05 (0->1): BRAM_L_X30Y20 - RAMB18_Y0 - READ_WIDTH_A_1 - NA\n",
            "\tFault evaluation not yet supported for this bit\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 0 (0.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 20\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400d16_057_24 (0->1)\n",
            "\tINT_L_X26Y28 - FAN_ALT6 5-24 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X26Y28/FAN_ALT6\n",
            "\tOpens created for net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_1_n_0_TMR_1\n",
            "\tAffected PIPs:\n",
            "\t\tSS2END1->>FAN_ALT6 (deactivated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1_reg_TMR_1[0]\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X26Y28/INT_L.SS2END1->>FAN_ALT6}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_1_n_0_TMR_1}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1_reg_TMR_1[0]}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 21\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400b01_085_27 (0->1)\n",
            "\tCLBLM_L_X22Y42 - SLICEM_X0 - WA8USED\n",
            "\tResource Design Name: WA8USED\n",
            "\tWA8USED bit altered for WA8USED\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMA\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMA_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMB\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMB_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMC\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMC_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMD\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMD_D1\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMA GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMA_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMB GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMB_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMC GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMC_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMD GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_24_29_TMR_1/RAMD_D1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 22\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_0040090a_085_20 (1->0)\n",
            "\tINT_L_X18Y42 - NE2BEG1 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X18Y42/NE2BEG1\n",
            "\tOpens created for net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_sel_reg[4]_0_TMR_0[0]\n",
            "\tAffected PIPs:\n",
            "\t\tNW6END1->>NE2BEG1 (deactivated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_30_31_TMR_0/DP\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_30_31_TMR_0/SP\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_30_31__0_TMR_0/DP\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_30_31__0_TMR_0/SP\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMA\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMA_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMB\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMB_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMC\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMC_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMD\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMD_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMA\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMA_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMB\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMB_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMC\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMC_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMD\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMD_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMA\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMA_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMB\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMB_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMC\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMC_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMD\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMD_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMA\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMA_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMB\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMB_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMC\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMC_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMD\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMD_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_30_31_TMR_0/DP\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_30_31_TMR_0/SP\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_30_31__0_TMR_0/DP\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_30_31__0_TMR_0/SP\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMA\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMA_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMB\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMB_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMC\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMC_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMD\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMD_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_10_TMR_0\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_1_TMR_0\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs2[31]_i_1_TMR_0\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs2[31]_i_9_TMR_0\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X18Y42/INT_L.NW6END1->>NE2BEG1}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_sel_reg[4]_0_TMR_0[0]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_30_31_TMR_0/DP GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_30_31_TMR_0/SP GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_30_31__0_TMR_0/DP GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_30_31__0_TMR_0/SP GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMA GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMA_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMB GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMB_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMC GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMC_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMD GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_0_5_TMR_0/RAMD_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMA GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMA_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMB GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMB_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMC GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMC_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMD GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_12_17_TMR_0/RAMD_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMA GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMA_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMB GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMB_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMC GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMC_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMD GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_18_23_TMR_0/RAMD_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMA GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMA_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMB GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMB_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMC GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMC_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMD GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_24_29_TMR_0/RAMD_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_30_31_TMR_0/DP GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_30_31_TMR_0/SP GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_30_31__0_TMR_0/DP GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_30_31__0_TMR_0/SP GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMA GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMA_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMB GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMB_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMC GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMC_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMD GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMD_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_10_TMR_0 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_1_TMR_0 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs2[31]_i_1_TMR_0 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs2[31]_i_9_TMR_0}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 23\n",
            "======================================================================\n",
            "\n",
            "Non-Failure Bits:\n",
            "------------------------------\n",
            "bit_00400a9f_092_08 (0->1): CLBLL_R_X21Y45 - SLICEL_X1 - COUTMUX - C5Q - NA\n",
            "\tNo instanced resource found for this bit\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 0 (0.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 24\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400c81_072_03 (0->1)\n",
            "\tCLBLM_R_X25Y35 - SLICEM_X0 - SRUSEDMUX\n",
            "\tResource Design Name: SRUSEDMUX\n",
            "\tSRUSEDMUX bit altered for SRUSEDMUX\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[op1]_TMR_2[20]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[op1]_TMR_2[21]\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[op1]_TMR_2[20] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[op1]_TMR_2[21]}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 25\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_0040020b_076_25 (0->1)\n",
            "\tINT_L_X4Y37 - SL1BEG3 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X4Y37/SL1BEG3\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_TMR_0[aluop][2], GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_TMR_0[ir][13] (initially connected)\n",
            "\tAffected PIPs:\n",
            "\t\tSW2END3->>SL1BEG3 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/regwr_data[15]_i_7_TMR_0\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/regwr_data[31]_i_13_TMR_0\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X4Y37/INT_L.SW2END3->>SL1BEG3}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_TMR_0[aluop][2] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_TMR_0[ir][13]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/regwr_data[15]_i_7_TMR_0 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/regwr_data[31]_i_13_TMR_0}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 26\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400a8b_086_22 (1->0)\n",
            "\tINT_R_X21Y42 - EE2BEG3 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_R_X21Y42/EE2BEG3\n",
            "\tOpens created for net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch_reg[ir][31]_0_TMR_0[19]\n",
            "\tAffected PIPs:\n",
            "\t\tLOGIC_OUTS15->>EE2BEG3 (deactivated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[ir]_TMR_0[19]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/decode[sysop][1]_i_4_TMR_0\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/FSM_sequential_state[1]_i_6_TMR_0\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_R_X21Y42/INT_R.LOGIC_OUTS15->>EE2BEG3}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch_reg[ir][31]_0_TMR_0[19]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[ir]_TMR_0[19] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/decode[sysop][1]_i_4_TMR_0 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/FSM_sequential_state[1]_i_6_TMR_0}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 27\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400d8a_070_20 (0->1)\n",
            "\tINT_R_X27Y34 - NE2BEG3 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_R_X27Y34/NE2BEG3\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[addr][31]_0_TMR_2[6] (initially connected), GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[op1][31]_0_TMR_1[17]\n",
            "\tAffected PIPs:\n",
            "\t\tLOGIC_OUTS21->>NE2BEG3 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_2\n",
            "\t\tGEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_2\n",
            "\t\tGEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_2\n",
            "\t\tGEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_2\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/trap_value_reg_TMR_0[8]_Q_VOTER\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/trap_value_reg_TMR_1[8]_Q_VOTER\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/trap_value_reg_TMR_2[8]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/trap_value_reg_TMR_2[8]_Q_VOTER\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/u_csr/i__carry__0_i_1__0_TMR_2\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/imem_addr[8]_INST_0_TMR_2\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_hcu/trap_value[8]_i_1_TMR_2\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/pc0_inferred__0/i__carry__0_TMR_2\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_R_X27Y34/INT_R.LOGIC_OUTS21->>NE2BEG3}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[addr][31]_0_TMR_2[6] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[op1][31]_0_TMR_1[17]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_2 GEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_2 GEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_2 GEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_2 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/trap_value_reg_TMR_0[8]_Q_VOTER GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/trap_value_reg_TMR_1[8]_Q_VOTER GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/trap_value_reg_TMR_2[8] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/trap_value_reg_TMR_2[8]_Q_VOTER GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/u_csr/i__carry__0_i_1__0_TMR_2 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/imem_addr[8]_INST_0_TMR_2 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_hcu/trap_value[8]_i_1_TMR_2 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/pc0_inferred__0/i__carry__0_TMR_2}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 28\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00000002_033_06 (1->0)\n",
            "\tINT_L_X0Y66 - NN6BEG2 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X0Y66/NN6BEG2\n",
            "\tOpens created for net(s): gen_uart.uart_port_i/TX_i/TX_i/tx_OBUF\n",
            "\tAffected PIPs:\n",
            "\t\tNN6END2->>NN6BEG2 (deactivated)\n",
            "\tAffected Resources:\n",
            "\t\ttx_OBUF_inst\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X0Y66/INT_L.NN6END2->>NN6BEG2}]\n",
            "\t\tselect_objects [get_nets {gen_uart.uart_port_i/TX_i/TX_i/tx_OBUF}]\n",
            "\t\tselect_objects [get_cells {tx_OBUF_inst}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 29\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400b07_057_12 (0->1)\n",
            "\tINT_L_X22Y28 - WL1BEG_N3 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X22Y28/WL1BEG_N3\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch_reg[ir][19]_0_TMR_2 (initially connected), GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/DI_TMR_2[0]\n",
            "\tAffected PIPs:\n",
            "\t\tSR1BEG_S0->>WL1BEG_N3 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/i__carry__0_i_3__0_TMR_2\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_branch/eq_carry__1_TMR_2\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_branch/lt0_inferred__0/i__carry__0_TMR_2\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/eq_carry__1_i_3_TMR_2\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X22Y28/INT_L.SR1BEG_S0->>WL1BEG_N3}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch_reg[ir][19]_0_TMR_2 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/DI_TMR_2[0]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/i__carry__0_i_3__0_TMR_2 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_branch/eq_carry__1_TMR_2 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_branch/lt0_inferred__0/i__carry__0_TMR_2 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/eq_carry__1_i_3_TMR_2}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 30\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400a94_091_12 (0->1)\n",
            "\tINT_R_X21Y45 - IMUX25 5-24 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_R_X21Y45/IMUX25\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate[31]_i_4_n_0_TMR_1 (initially connected), Unconnected Wire(BYP_BOUNCE_N3_3)\n",
            "\tAffected PIPs:\n",
            "\t\tBYP_BOUNCE_N3_3->>IMUX25 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1[3]_i_1_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_11_TMR_1\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_R_X21Y45/INT_R.BYP_BOUNCE_N3_3->>IMUX25}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate[31]_i_4_n_0_TMR_1}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/reg_rs1[3]_i_1_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[31]_i_11_TMR_1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 31\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400c0f_096_21 (0->1)\n",
            "\tINT_L_X24Y47 - EL1BEG2 2-20 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_L_X24Y47/EL1BEG2\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch_vld_TMR_1 (initially connected), GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/state_TMR_2[1]\n",
            "\tAffected PIPs:\n",
            "\t\tNE2END3->>EL1BEG2 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/FSM_sequential_state[0]_i_1_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/FSM_sequential_state[1]_i_1_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/decode[addr][31]_i_2_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch_vld_reg_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/fetch_vld_i_1_TMR_1\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X24Y47/INT_L.NE2END3->>EL1BEG2}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch_vld_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/state_TMR_2[1]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/FSM_sequential_state[0]_i_1_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/FSM_sequential_state[1]_i_1_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/decode[addr][31]_i_2_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch_vld_reg_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/fetch_vld_i_1_TMR_1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 32\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400e0d_070_27 (1->0)\n",
            "\tINT_L_X28Y34 - ER1BEG_S0 2-20 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_L_X28Y34/ER1BEG_S0\n",
            "\tOpens created for net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/imem_addr_TMR_1[6]\n",
            "\tAffected PIPs:\n",
            "\t\tLOGIC_OUTS_L11->>ER1BEG_S0 (deactivated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_1\n",
            "\t\tGEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_1\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X28Y34/INT_L.LOGIC_OUTS_L11->>ER1BEG_S0}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/imem_addr_TMR_1[6]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_1 GEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_1 GEN_DUT[1].design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_TMR_1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 33\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400a05_042_07 (0->1)\n",
            "\tINT_L_X20Y21 - NE6BEG0 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X20Y21/NE6BEG0\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg[31]_1_TMR_2[6] (initially connected), GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[op2][31]_0_TMR_1[9]\n",
            "\tAffected PIPs:\n",
            "\t\tSE2END0->>NE6BEG0 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_6_11_TMR_2/RAMA\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/lt0_carry_i_1_TMR_2\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[6]_i_1_TMR_2\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1_reg_TMR_2[6]\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X20Y21/INT_L.SE2END0->>NE6BEG0}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_data_reg[31]_1_TMR_2[6] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[op2][31]_0_TMR_1[9]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r1_0_31_6_11_TMR_2/RAMA GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/lt0_carry_i_1_TMR_2 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[6]_i_1_TMR_2 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1_reg_TMR_2[6]}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 34\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400c0f_065_13 (0->1)\n",
            "\tINT_L_X24Y32 - WL1BEG_N3 2-20 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_L_X24Y32/WL1BEG_N3\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_en_reg_0_TMR_1, GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_sel_reg[4]_0_TMR_2[4] (initially connected)\n",
            "\tAffected PIPs:\n",
            "\t\tSS2END0->>WL1BEG_N3 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/decode[op1][31]_i_4_TMR_2\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X24Y32/INT_L.SS2END0->>WL1BEG_N3}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_en_reg_0_TMR_1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_sel_reg[4]_0_TMR_2[4]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/decode[op1][31]_i_4_TMR_2}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 35\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400b01_008_14 (1->0)\n",
            "\tINT_L_X22Y4 - GFAN0 5-16 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_L_X22Y4/GFAN0\n",
            "\tOpens created for net(s): <const0>\n",
            "\tAffected PIPs:\n",
            "\t\tGND_WIRE->>GFAN0 (deactivated)\n",
            "\tAffected Resources:\n",
            "\t\tgen_uart.uart_port_i/plusOp_carry__3_TMR_0\n",
            "\t\tgen_uart.uart_port_i/plusOp_carry__3_TMR_1\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X22Y4/INT_L.GND_WIRE->>GFAN0}]\n",
            "\t\tselect_objects [get_nets {<const0>}]\n",
            "\t\tselect_objects [get_cells {gen_uart.uart_port_i/plusOp_carry__3_TMR_0 gen_uart.uart_port_i/plusOp_carry__3_TMR_1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 36\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400d16_079_29 (1->0)\n",
            "\tINT_L_X26Y39 - IMUX_L35 5-24 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X26Y39/IMUX_L35\n",
            "\tOpens created for net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_TMR_2[load]\n",
            "\tAffected PIPs:\n",
            "\t\tFAN_BOUNCE3->>IMUX_L35 (deactivated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_hcu/regwr_data[31]_i_3_TMR_2\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X26Y39/INT_L.FAN_BOUNCE3->>IMUX_L35}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_TMR_2[load]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_hcu/regwr_data[31]_i_3_TMR_2}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 37\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400c91_090_04 (0->1)\n",
            "\tINT_R_X25Y44 - IMUX28 5-24 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_R_X25Y44/IMUX28\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[addr]_TMR_0[29]_Q_VOTER, GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch_reg[ir][31]_0_TMR_1[15] (initially connected)\n",
            "\tAffected PIPs:\n",
            "\t\tSE2END2->>IMUX28 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/FSM_sequential_state[1]_i_6_TMR_1\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_R_X25Y44/INT_R.SE2END2->>IMUX28}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[addr]_TMR_0[29]_Q_VOTER GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/fetch_reg[ir][31]_0_TMR_1[15]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/FSM_sequential_state[1]_i_6_TMR_1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 38\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400b82_090_14 (1->0)\n",
            "\tINT_R_X23Y44 - SS6BEG2 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_R_X23Y44/SS6BEG2\n",
            "\tOpens created for net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate[31]_i_3_n_0_TMR_0\n",
            "\tAffected PIPs:\n",
            "\t\tSS2END2->>SS6BEG2 (deactivated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[12]_i_1_TMR_0\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[15]_i_1_TMR_0\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[17]_i_1_TMR_0\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[8]_i_1_TMR_0\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1_reg_TMR_0[12]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1_reg_TMR_0[15]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1_reg_TMR_0[17]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1_reg_TMR_0[8]\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_R_X23Y44/INT_R.SS2END2->>SS6BEG2}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate[31]_i_3_n_0_TMR_0}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[12]_i_1_TMR_0 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[15]_i_1_TMR_0 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[17]_i_1_TMR_0 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1[8]_i_1_TMR_0 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1_reg_TMR_0[12] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1_reg_TMR_0[15] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1_reg_TMR_0[17] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs1_reg_TMR_0[8]}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 39\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400393_058_01 (0->1)\n",
            "\tINT_R_X7Y28 - FAN_ALT7 5-24 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_R_X7Y28/FAN_ALT7\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_en_TMR_0 (initially connected), GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs2[31]_i_6_n_0_TMR_1\n",
            "\tAffected PIPs:\n",
            "\t\tSE2END2->>FAN_ALT7 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMA\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMA_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMB\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMB_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMC\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMC_D1\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMD\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMD_D1\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_R_X7Y28/INT_R.SE2END2->>FAN_ALT7}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_ex/regwr_en_TMR_0 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs2[31]_i_6_n_0_TMR_1}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMA GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMA_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMB GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMB_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMC GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMC_D1 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMD GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/REG_reg_r2_0_31_6_11_TMR_0/RAMD_D1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 40\n",
            "======================================================================\n",
            "\n",
            "Failure Bits:\n",
            "------------------------------\n",
            "bit_00400506_064_21 (0->1)\n",
            "\tINT_L_X10Y31 - NE2BEG3 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X10Y31/NE2BEG3\n",
            "\tShorts formed between net(s): GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate_TMR_0[3] (initially connected), GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs2_TMR_1[0]\n",
            "\tAffected PIPs:\n",
            "\t\tNN2END3->>NE2BEG3 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[addr]_TMR_0[1]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[addr]_TMR_0[2]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[addr]_TMR_0[3]\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_agu/addr0_carry_TMR_0\n",
            "\t\tGEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/addr0_carry_i_5_TMR_0\n",
            "\n",
            "\tVivado Tcl Commands:\n",
            "\t\tselect_objects [get_pips {INT_L_X10Y31/INT_L.NN2END3->>NE2BEG3}]\n",
            "\t\tselect_objects [get_nets {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/immediate_TMR_0[3] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/regrd_rs2_TMR_1[0]}]\n",
            "\t\tselect_objects [get_cells {GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[addr]_TMR_0[1] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[addr]_TMR_0[2] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/decode_reg[addr]_TMR_0[3] GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_id/u_agu/addr0_carry_TMR_0 GEN_DUT[1].design_1_i/kronos_v_0/U0/core/u_if/u_rf/addr0_carry_i_5_TMR_0}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "\n",
            "======================================================================\n",
            "                    Design modeled: kronos_tmr.dcp\n",
            "                    Design query used: RapidWright\n",
            "\t\t\t\tTotal time elapsed: 218.16 sec\t(3 min)\n",
            "----------------------------------------------------------------------\n",
            "\n",
            "Bit Groups: 40\n",
            "Bit Groups w/ Errors: 35 (87.5%)\n",
            "\n",
            "Fault Bits: 40\n",
            "INT Fault Bits: 31 (77.5%)\n",
            "CLB Fault Bits: 6 (15.0%)\n",
            "IOI3 Fault Bits: 0 (0.0%)\n",
            "HCLK Fault Bits: 0 (0.0%)\n",
            "Non-Failure Fault Bits: 4 (10.0%)\n",
            "Undefined Fault Bits: 1 (2.5%)\n",
            "Bits Driven High: 27 (67.5%)\n",
            "Bits Driven Low: 13 (32.5%)\n",
            "\n",
            "Found Errors: 35 (87.5%)\n",
            "PIP Open Errors: 12 (30.0%)\n",
            "PIP Short Errors: 18 (45.0%)\n",
            "CLB Altered Bit Errors: 5 (12.5%)\n",
            "IOI3 Altered Bit Errors: 0 (0.0%)\n",
            "IOI3 Routing Errors: 0 (0.0%)\n",
            "HCLK Routing Errors: 0 (0.0%)\n"
          ]
        }
      ]
    }
  ]
}