
module top_module(
    input a, 
    input b,
    output wire out_assign,
    output reg out_alwaysblock
);
    and(out_assign, a,b);
    always@(*) out_alwaysblock = a & b;
    
endmodule
