// Seed: 3102209733
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2
);
  initial id_1 = id_0;
endmodule
`timescale 1ps / 1ps
