/*
 * kernel/private/drivers/ambarella/vin/sensors/sony_imx185/imx185_arch_reg_tbl.c
 *
 * History:
 *    2013/04/02 - [Ken He] Create
 *
 * Copyright (C) 2012-2016, Ambarella, Inc.
 *
 * All rights reserved. No Part of this file may be reproduced, stored
 * in a retrieval system, or transmitted, in any form, or by any means,
 * electronic, mechanical, photocopying, recording, or otherwise,
 * without the prior consent of Ambarella, Inc.
 *
 */

/* ========================================================================== */
static const struct imx185_reg_table imx185_share_regs[] = {
	/* chip ID = 02h, do not change */
	{0x301D, 0x08},
	{0x301E, 0x02},
	{0x3048, 0x33},

	/* chip ID = 03h, do not change */
	{0x311D, 0x0A},
	{0x3123, 0x0F},
	{0x3147, 0x87},
	{0x31E1, 0x9E},
	{0x31E2, 0x01},
	{0x31E5, 0x05},
	{0x31E6, 0x05},
	{0x31E7, 0x3A},
	{0x31E8, 0x3A},

	/* chip ID = 04h, do not change */
	{0x3203, 0xC8},
	{0x3207, 0x54},
	{0x3213, 0x16},
	{0x3215, 0xF6},
	{0x321A, 0x14},
	{0x321B, 0x51},
	{0x3229, 0xE7},
	{0x322A, 0xF0},
	{0x322B, 0x10},
	{0x3231, 0xE7},
	{0x3232, 0xF0},
	{0x3233, 0x10},
	{0x323C, 0xE8},
	{0x323D, 0x70},
	{0x3243, 0x08},
	{0x3244, 0xE1},
	{0x3245, 0x10},
	{0x3247, 0xE7},
	{0x3248, 0x60},
	{0x3249, 0x1E},
	{0x324B, 0x00},
	{0x324C, 0x41},
	{0x3250, 0x30},
	{0x3251, 0x0A},
	{0x3252, 0xFF},
	{0x3253, 0xFF},
	{0x3254, 0xFF},
	{0x3255, 0x02},
	{0x3257, 0xF0},
	{0x325A, 0xA6},
	{0x325D, 0x14},
	{0x325E, 0x51},
	{0x3260, 0x00},
	{0x3261, 0x61},
	{0x3266, 0x30},
	{0x3267, 0x05},
	{0x3275, 0xE7},
	{0x3281, 0xEA},
	{0x3282, 0x70},
	{0x3285, 0xFF},
	{0x328A, 0xF0},
	{0x328D, 0xB6},
	{0x328E, 0x40},
	{0x3290, 0x42},
	{0x3291, 0x51},
	{0x3292, 0x1E},
	{0x3294, 0xC4},
	{0x3295, 0x20},
	{0x3297, 0x50},
	{0x3298, 0x31},
	{0x3299, 0x1F},
	{0x329B, 0xC0},
	{0x329C, 0x60},
	{0x329E, 0x4C},
	{0x329F, 0x71},
	{0x32A0, 0x1F},
	{0x32A2, 0xB6},
	{0x32A3, 0xC0},
	{0x32A4, 0x0B},
	{0x32A9, 0x24},
	{0x32AA, 0x41},
	{0x32B0, 0x25},
	{0x32B1, 0x51},
	{0x32B7, 0x1C},
	{0x32B8, 0xC1},
	{0x32B9, 0x12},
	{0x32BE, 0x1D},
	{0x32BF, 0xD1},
	{0x32C0, 0x12},
	{0x32C2, 0xA8},
	{0x32C3, 0xC0},
	{0x32C4, 0x0A},
	{0x32C5, 0x1E},
	{0x32C6, 0x21},
	{0x32C9, 0xB0},
	{0x32CA, 0x40},
	{0x32CC, 0x26},
	{0x32CD, 0xA1},
	{0x32D0, 0xB6},
	{0x32D1, 0xC0},
	{0x32D2, 0x0B},
	{0x32D4, 0xE2},
	{0x32D5, 0x40},
	{0x32D8, 0x4E},
	{0x32D9, 0xA1},
	{0x32EC, 0xF0},
};
#define IMX185_SHARE_REG_SIZE		ARRAY_SIZE(imx185_share_regs)

static const struct imx185_pll_reg_table imx185_pll_tbl[] = {
	[0] = {
		.pixclk = PLL_CLK_148_5MHZ,
		.extclk = PLL_CLK_37_125MHZ,
		.regs = {
			{IMX185_INCKSEL1, 0x20},
			{IMX185_INCKSEL2, 0x00},
			{IMX185_INCKSEL3, 0x20},
			{IMX185_INCKSEL4, 0x00},
			{IMX185_INCKSEL5, 0x74},
		}
	},
};
