<root><simulation><result_generated_time />2023-05-17 18:47:42<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 5, 'OX': 5, 'IY': 11, 'IX': 11, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />29491200<total_data_size_element />{'W': 1179648, 'I': 30976, 'O': 12800}<total_data_reuse />{'W': 25, 'I': 952.0661157024794, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'K_16']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [320, 1, 1], 'O': [10, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 5)]], [[('C', 16), ('K', 2)], [('C', 4)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 4), ('OY', 5)]], [], []]<O />[[[('C', 16)], [('C', 4)]], [[('K', 2)], [('OY', 5)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('C', 2), ('OX', 5), ('FX', 3)], [('C', 2), ('K', 64), ('FY', 3)], []]<I />[[('K', 4), ('C', 2), ('OX', 5), ('FX', 3), ('C', 2), ('K', 64)], [('FY', 3)], []]<O />[[('K', 4), ('C', 2), ('OX', 5), ('FX', 3), ('C', 2)], [('K', 64), ('FY', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [5.0, 5, 1, 1], 'I': [2.0, 349.09, 1.36, 1.0], 'O': [64.0, 12, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [192, 9437184, 9437184], 'I': [352, 247808, 247808], 'O': [160, 102400, 102400], 'O_partial': [160, 102400, 0], 'O_final': [0, 0, 102400]}<actual_mem_utilization_individual />{'W': [0.38, 0.28, 0.0], 'I': [0.69, 0.01, 0.0], 'O': [0.31, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.29, 0.0], 'I': [0.69, 0.29, 0.0], 'O': [0.31, 0.29, 0.0]}<effective_mem_size_bit />{'W': [64, 4718592, 9437184], 'I': [352, 247808, 247808], 'O': [160, 102400, 102400], 'O_partial': [160, 102400, 0], 'O_final': [0, 0, 102400]}<total_unit_count />{'W': [640, 128, 1, 1], 'I': [640, 320, 1, 1], 'O': [640, 10, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [320, 320, 1, 1], 'O': [10, 10, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[5898240, 1179648], [1179648, 1179648], [1179648, 0]]<I />[[3686400, 42240], [42240, 30976], [30976, 0]]<O />[[(448000, 460800), (38400, 25600)], [(25600, 38400), (12800, 0)], [(0, 12800), (0, 0)]]<O_partial />[[(448000, 460800), (38400, 25600)], [(25600, 38400), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12800, 0)], [(0, 12800), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[737280, 147456], [18432, 18432], [4608, 0]]<I />[[460800, 5280], [660, 484], [121, 0]]<O />[[(56000, 57600), (4800, 3200)], [(400, 600), (200, 0)], [(0, 50), (0, 0)]]<O_partial />[([56000, 57600], [4800, 3200]), ([400, 600], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [200, 0]), ([0, 50], [0, 0])]</mem_access_count_word><mac_count><active />29491200<idle />17694720</mac_count></basic_info><energy><total_energy />65363251.3<mem_energy_breakdown><W />[301.5, 3653.0, 6137.2]<I />[156.8, 114.5, 161.2]<O />[42.6, 118.9, 66.6]</mem_energy_breakdown><MAC_energy><active_MAC />64467763.2<idle_MAC />884736.0<total />65352499.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4428<utilization_without_data_loading />0.625<utilization_spatial />0.625<utilization_temporal_with_data_loading />0.7084<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />65044<latency_cycle_without_data_loading />46080<ideal_computing_cycle />46080<data_loading><load_cycle_total />18964<load_cycle_individual />{'W': [48, 18432, 0], 'I': [220, 484, 0]}<load_cycle_combined />{'W': 18432, 'I': 484}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-46079], [-44811, -27576], [-46080, -46080]], 'I': [[-46079], [-468, -40], [-46080, -46080]], 'O': [[-46080], [-45696, -45504], [-45880, -46030]]}<mem_stall_cycle_shared />{'W': [[-46079], [-44811, 0], [0, 0]], 'I': [[-46079], [-468, 0], [0, 0]], 'O': [[-46080], [-45696, -45504], [-45880, -46030]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 9437184, 9437184], 'I': [352, 247808, 247808], 'O': [160, 102400, 102400], 'O_partial': [160, 102400, 0], 'O_final': [0, 0, 102400]}<data_size_each_level_total />{'W': [24576, 9437184, 9437184], 'I': [112640, 247808, 247808], 'O': [1600, 102400, 102400]}<loop_cycles_each_level />{'W': [120, 46080, 46080], 'I': [15360, 46080, 46080], 'O': [240, 46080, 46080]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [64, 3, 1], 'O': [6, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.6], [204.8, 204.8], [204.8, 204.8]], 'I': [[8.0, 0.0], [7.3, 5.4], [5.4, 5.4]], 'O': [[8.0, 0.7], [6.7, 2.2], [2.2, 2.2]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [204.8, 204.8], [204.8, 204.8]], 'I': [[8.0, 1.5], [469.3, 16.1], [16.1, 5.4]], 'O': [[8.0, 4.0], [40.0, 6.7], [6.7, 2.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.6], [204.8, 204.8], [204.8, 0]], 'I': [[8.0, 1.5], [469.3, 5.4], [5.4, 0]], 'O': [[8.0, 0.7], [6.7, 2.2], [2.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.6], [683.0, 216.8], [210.2, 2.2]], 'I': [[8.0, 1.5], [683.0, 216.8], [210.2, 2.2]], 'O': [[8.0, 0.7], [683.0, 216.8], [210.2, 2.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 46080], [120, 120, 384], [46080, 46080, 1]], 'I': [[1, 1, 46080], [240, 15360, 3], [46080, 46080, 1]], 'O': [[1, 1, 46080], [240, 240, 192], [46080, 46080, 1]]}<trans_time_real />{'W': [[0, 1, 46080], [[3, 120, 384], [48, 120, 384]], [[18432, 46080, 1], [4608, 46080, 1]]], 'I': [[0, 1, 46080], [[6, 15360, 3], [220, 15360, 3]], [[484, 46080, 1], [121, 46080, 1]]], 'O': [[0, 1, 46080], [[2, 240, 192], [3, 240, 192]], [[200, 46080, 1], [50, 46080, 1]]]}<single_stall_cycle />{'W': [[-1], [-117, -72], [-27648, -41472]], 'I': [[-1], [-234, -20], [-45596, -45959]], 'O': [[-1], [-238, -237], [-45880, -46030]]}<single_stall_count />{'W': [46079, 383, 0], 'I': [46079, 2, 0], 'O': [46080, 192, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [200, 0]}, 1: {'W': [18384, 0], 'I': [440, 0], 'O': [576, 200]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-46080, -46080], [-45880, -46080]], 1: [[-26680, -46080], [-45504, -45880]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.6<mem_area_percentage />99.8 %</area></results><elapsed_time_second />1</simulation></root>