m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/Testbench
Espacewire_channel_top
Z0 w1576892574
Z1 DPx4 work 6 spwpkg 0 22 X0V^]0k6^b0BBTEk>VVP>0
Z2 DPx4 work 13 spw_codec_pkg 0 22 8cXa^iN6WLUHQT46aNPhO1
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z6 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/Testbench
Z7 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spacewire_channel_top.vhd
Z8 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spacewire_channel_top.vhd
l0
L17
Vjc>QJE`MUfOG0lg1HK;M^1
!s100 8IPYRR?zK=dULkCaFPheE3
Z9 OV;C;10.5b;63
32
Z10 !s110 1576894148
!i10b 1
Z11 !s108 1576894148.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spacewire_channel_top.vhd|
Z13 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spacewire_channel_top.vhd|
!i113 1
Z14 o-work work -2002 -explicit
Z15 tExplicit 1 CvgOpt 0
Artl
Z16 DEx4 work 13 spw_codec_ent 0 22 ][UJS<NXF5KjFA[JI5<bd2
Z17 DEx4 work 27 spw_clk_synchronization_ent 0 22 ?BG_W1GmBIJ`9NQE2b3WL1
R1
R2
R3
R4
R5
DEx4 work 21 spacewire_channel_top 0 22 jc>QJE`MUfOG0lg1HK;M^1
l80
L56
V[kE7XIZoUFCoZl?>ff7Yh0
!s100 W5]]fJ]eb:k54nhc1gfYf2
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Espw_clk_synchronization_ent
Z18 w1565836471
R1
R2
R3
R4
R5
R6
Z19 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
Z20 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
l0
L7
V?BG_W1GmBIJ`9NQE2b3WL1
!s100 I7aTln>4TM^FcL8HK>BX[1
R9
32
R10
!i10b 1
R11
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
Z22 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
!i113 1
R14
R15
Artl
Z23 DEx4 work 20 spw_timecode_dc_fifo 0 22 G>XDQFiRglK[KUzK5SMGb0
Z24 DEx4 work 16 spw_data_dc_fifo 0 22 I<6zf3<^8n7:`Kbadk85z3
R1
R2
R3
R4
R5
R17
l91
L33
VKXkEN@ZOi6RmfC6?41K?O2
!s100 hR4m^E5[?=Sd`Rln6O`m61
R9
32
R10
!i10b 1
R11
R21
R22
!i113 1
R14
R15
Espw_codec_ent
Z25 w1550897189
R2
R1
R3
R4
R5
R6
Z26 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec.vhd
Z27 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec.vhd
l0
L8
V][UJS<NXF5KjFA[JI5<bd2
!s100 aD5^biCRN@?4_a0mScUOi2
R9
32
Z28 !s110 1576894147
!i10b 1
Z29 !s108 1576894147.000000
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec.vhd|
Z31 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec.vhd|
!i113 1
R14
R15
Artl
Z32 DEx4 work 9 spwstream 0 22 QCaVQ_FYNZUeIUKT3GSc90
R2
R1
R3
R4
R5
R16
l28
L26
Vei>bCdd9EY>Z<NAP93a>O2
!s100 Bh?1i:AmId3dj0dK9fz=k2
R9
32
R28
!i10b 1
R29
R30
R31
!i113 1
R14
R15
Pspw_codec_pkg
R1
R3
R4
R5
R25
R6
8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec_pkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec_pkg.vhd
l0
L7
V8cXa^iN6WLUHQT46aNPhO1
!s100 ]:kiVoGH?3nJ`9IaciU_Q1
R9
32
R28
!i10b 1
R29
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec_pkg.vhd|
!i113 1
R14
R15
Espw_data_dc_fifo
Z33 w1574393811
R4
R5
R6
Z34 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
Z35 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
l0
L42
VI<6zf3<^8n7:`Kbadk85z3
!s100 RP3OUQ^5Rgb[2g6[olbW`3
R9
32
R28
!i10b 1
R29
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
Z37 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
!i113 1
R14
R15
Asyn
R4
R5
R24
l101
L60
VAjGhRN_WQG>jDEa0YBUcK2
!s100 ^[GUkD9caOW]H`dCjbjLV2
R9
32
R28
!i10b 1
R29
R36
R37
!i113 1
R14
R15
Espw_timecode_dc_fifo
R33
R4
R5
R6
Z38 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
Z39 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
l0
L42
VG>XDQFiRglK[KUzK5SMGb0
!s100 8FW;7V79ICVJ5W[PW77i>2
R9
32
R10
!i10b 1
R29
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
Z41 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
!i113 1
R14
R15
Asyn
R4
R5
R23
l101
L60
V_R8TJm::g06W6A2BhUlzJ0
!s100 L@l7SL8>jTVPRUlYXHK1U0
R9
32
R10
!i10b 1
R29
R40
R41
!i113 1
R14
R15
Espwc_clk_synchronization_ent
Z42 w1585327458
R1
Z43 DPx4 work 14 spwc_codec_pkg 0 22 ?ef1B>21aYHNN`n8<3?:a2
R3
R4
R5
R6
Z44 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_ent.vhd
Z45 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_ent.vhd
l0
L7
VZOKa`PWc<<Kb^80I@8m^?1
!s100 1Z]cP:nXHPIkljG:IMBlf3
R9
32
Z46 !s110 1585327495
!i10b 1
Z47 !s108 1585327495.000000
Z48 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_ent.vhd|
Z49 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_ent.vhd|
!i113 1
R14
R15
Artl
Z50 DEx4 work 19 spwc_status_dc_fifo 0 22 [nVGgz_9aBWW^AW[HEmLd2
Z51 DEx4 work 21 spwc_timecode_dc_fifo 0 22 iOi?ojzi1BKbfkff@eI5l0
Z52 DEx4 work 17 spwc_data_dc_fifo 0 22 MRNhgaTjkQ0Dj]oTS=5Dh2
Z53 DEx4 work 20 spwc_command_dc_fifo 0 22 QUai`z87>e9<Q`kQehice0
R1
R43
R3
R4
R5
Z54 DEx4 work 28 spwc_clk_synchronization_ent 0 22 ZOKa`PWc<<Kb^80I@8m^?1
l103
L33
VmDW58oolj6C]gL4jYCbN>1
!s100 cFjQBLS0LK]_l09;j`ag`3
R9
32
R46
!i10b 1
R47
R48
R49
!i113 1
R14
R15
Espwc_codec_ent
Z55 w1585290017
R43
R1
R3
R4
R5
R6
Z56 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec.vhd
Z57 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec.vhd
l0
L8
Vl@H2MACO:3CMRW`4h_Gzm1
!s100 VU0P>TjEnCLoSV@[=dfc62
R9
32
Z58 !s110 1585326257
!i10b 1
Z59 !s108 1585326257.000000
Z60 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec.vhd|
Z61 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec.vhd|
!i113 1
R14
R15
Artl
R32
R43
R1
R3
R4
R5
Z62 DEx4 work 14 spwc_codec_ent 0 22 l@H2MACO:3CMRW`4h_Gzm1
l28
L26
V6I@Fg1M6RX_S9Dgm9`_EI1
!s100 WX6EW@O3l=Qjgm]LYg6VT0
R9
32
R58
!i10b 1
R59
R60
R61
!i113 1
R14
R15
Pspwc_codec_pkg
R1
R3
R4
R5
R55
R6
8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec_pkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec_pkg.vhd
l0
L7
V?ef1B>21aYHNN`n8<3?:a2
!s100 48[mFP;3YCob;Bz1<S0Dj1
R9
32
R58
!i10b 1
R59
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec_pkg.vhd|
!i113 1
R14
R15
Espwc_command_dc_fifo
R55
R4
R5
R6
Z63 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_command_dc_fifo/spwc_command_dc_fifo.vhd
Z64 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_command_dc_fifo/spwc_command_dc_fifo.vhd
l0
L40
VQUai`z87>e9<Q`kQehice0
!s100 T^1>>@o:1C3<@SWS2]<>d0
R9
32
R58
!i10b 1
R59
Z65 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_command_dc_fifo/spwc_command_dc_fifo.vhd|
Z66 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_command_dc_fifo/spwc_command_dc_fifo.vhd|
!i113 1
R14
R15
Asyn
R4
R5
R53
l95
L56
VNd5G@4jEFdl1h289OEHWk1
!s100 :`GJd11Tzoao>YHKB;bM03
R9
32
R58
!i10b 1
R59
R65
R66
!i113 1
R14
R15
Espwc_data_dc_fifo
R55
R4
R5
R6
Z67 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_data_dc_fifo/spwc_data_dc_fifo.vhd
Z68 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_data_dc_fifo/spwc_data_dc_fifo.vhd
l0
L42
VMRNhgaTjkQ0Dj]oTS=5Dh2
!s100 SbIfMBAaG4gihOQD1jzl70
R9
32
Z69 !s110 1585326258
!i10b 1
Z70 !s108 1585326258.000000
Z71 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_data_dc_fifo/spwc_data_dc_fifo.vhd|
Z72 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_data_dc_fifo/spwc_data_dc_fifo.vhd|
!i113 1
R14
R15
Asyn
R4
R5
R52
l101
L60
VZ2ghAlf;>Nda7cO89SzRZ2
!s100 `DdhFY5bV<LLNLiOeBJP63
R9
32
R69
!i10b 1
R70
R71
R72
!i113 1
R14
R15
Pspwc_leds_controller_pkg
R3
R4
R5
R55
R6
Z73 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_leds_controller_pkg.vhd
Z74 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_leds_controller_pkg.vhd
l0
L5
V7EDoR65aJ@7iW0=;@>^3n0
!s100 ni5Y?@<INZPP[4kGVb_fQ2
R9
32
R69
!i10b 1
R70
Z75 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_leds_controller_pkg.vhd|
Z76 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_leds_controller_pkg.vhd|
!i113 1
R14
R15
Bbody
Z77 DPx4 work 24 spwc_leds_controller_pkg 0 22 7EDoR65aJ@7iW0=;@>^3n0
R3
R4
R5
l0
L26
V6TRc[3b:=E1V?9bY2E1U91
!s100 DImS1hb^7oePh^MUDZ3Qi0
R9
32
R69
!i10b 1
R70
R75
R76
!i113 1
R14
R15
Espwc_spacewire_channel_top
R55
R77
R1
R43
R3
R4
R5
R6
Z78 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spwc_spacewire_channel_top.vhd
Z79 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spwc_spacewire_channel_top.vhd
l0
L18
VkTE[VoIGc>]<aJWn36Ie:0
!s100 _J2cLgNS?B:zSN@mXZY762
R9
32
Z80 !s110 1585326259
!i10b 1
Z81 !s108 1585326259.000000
Z82 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spwc_spacewire_channel_top.vhd|
Z83 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spwc_spacewire_channel_top.vhd|
!i113 1
R14
R15
Artl
Z84 DEx4 work 28 spwc_spw_leds_controller_ent 0 22 zAQ[EMPS0lY<8[j=Mjb?D1
R62
R54
R77
R1
R43
R3
R4
R5
Z85 DEx4 work 26 spwc_spacewire_channel_top 0 22 kTE[VoIGc>]<aJWn36Ie:0
l83
L59
V^_Z`L<7bbhF7?T@@L;EbE1
!s100 NP4V9C9CQK0MaT6V6Fn?e0
R9
32
R80
!i10b 1
R81
R82
R83
!i113 1
R14
R15
Espwc_spw_leds_controller_ent
Z86 w1585203996
R77
R3
R4
R5
R6
Z87 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_spw_leds_controller_ent.vhd
Z88 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_spw_leds_controller_ent.vhd
l0
L7
VzAQ[EMPS0lY<8[j=Mjb?D1
!s100 4?h<7YGeGHIC]E4h8FL@;2
R9
32
Z89 !s110 1585288183
!i10b 1
Z90 !s108 1585288183.000000
Z91 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_spw_leds_controller_ent.vhd|
Z92 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_spw_leds_controller_ent.vhd|
!i113 1
R14
R15
Artl
R77
R3
R4
R5
R84
l18
L16
VBI>92_jo6dMicMhDn1ggi1
!s100 ;:Al`miRVYzM;mh;H17F83
R9
32
R89
!i10b 1
R90
R91
R92
!i113 1
R14
R15
Espwc_status_dc_fifo
R55
R4
R5
R6
Z93 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_status_dc_fifo/spwc_status_dc_fifo.vhd
Z94 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_status_dc_fifo/spwc_status_dc_fifo.vhd
l0
L42
V[nVGgz_9aBWW^AW[HEmLd2
!s100 3cRT[;hAA4MbIidRVkb`P0
R9
32
R69
!i10b 1
R70
Z95 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_status_dc_fifo/spwc_status_dc_fifo.vhd|
Z96 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_status_dc_fifo/spwc_status_dc_fifo.vhd|
!i113 1
R14
R15
Asyn
R4
R5
R50
l101
L60
VBz:<CcVQd_=EgV`=R^il[1
!s100 i`:fbMP4R_XKTk3z5kFkL0
R9
32
R69
!i10b 1
R70
R95
R96
!i113 1
R14
R15
Espwc_timecode_dc_fifo
R55
R4
R5
R6
Z97 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_timecode_dc_fifo/spwc_timecode_dc_fifo.vhd
Z98 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_timecode_dc_fifo/spwc_timecode_dc_fifo.vhd
l0
L42
ViOi?ojzi1BKbfkff@eI5l0
!s100 O]hJ9MYofe17`4nEOzDVO2
R9
32
R69
!i10b 1
R70
Z99 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_timecode_dc_fifo/spwc_timecode_dc_fifo.vhd|
Z100 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_timecode_dc_fifo/spwc_timecode_dc_fifo.vhd|
!i113 1
R14
R15
Asyn
R4
R5
R51
l101
L60
VP^6k^WY]ADC9Pjk6c4ikS3
!s100 mFH09a:OMZS?E<fKVH9:B2
R9
32
R69
!i10b 1
R70
R99
R100
!i113 1
R14
R15
Espwlink
R86
R1
R3
R4
R5
R6
Z101 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwlink.vhd
Z102 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwlink.vhd
l0
L13
VDVV9f:bl>X1SaBYD^hBg01
!s100 AbCKSf6NUYHaeJ^N`>De13
R9
32
Z103 !s110 1585288179
!i10b 1
Z104 !s108 1585288179.000000
Z105 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
Z106 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
!i113 1
R14
R15
Aspwlink_arch
R1
R3
R4
R5
DEx4 work 7 spwlink 0 22 DVV9f:bl>X1SaBYD^hBg01
l89
L51
VRDMUL1C;MaQif@oGQg5E<1
!s100 I2Rm4`I9^2o`hJ6T[blUR3
R9
32
R103
!i10b 1
R104
R105
R106
!i113 1
R14
R15
Pspwpkg
R4
R5
R86
R6
8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
l0
L8
VX0V^]0k6^b0BBTEk>VVP>0
!s100 _:]e>`=coA7N4KIDH^?jo1
R9
32
R103
!i10b 1
R104
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!i113 1
R14
R15
Espwram
R86
R3
R4
R5
R6
Z107 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwram.vhd
Z108 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwram.vhd
l0
L10
Vio9em64ZTWROlDce^iN>C2
!s100 EUQJ1>]QNWjIj6Zn>4WQh1
R9
32
R103
!i10b 1
R104
Z109 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwram.vhd|
Z110 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwram.vhd|
!i113 1
R14
R15
Aspwram_arch
R3
R4
R5
DEx4 work 6 spwram 0 22 io9em64ZTWROlDce^iN>C2
l35
L28
V]Ea3=B_9;5YVZ>JM20JKS2
!s100 okl6iPF>3QaCh2Ldczd@T2
R9
32
R103
!i10b 1
R104
R109
R110
!i113 1
R14
R15
Espwrecv
R86
R1
R3
R4
R5
R6
Z111 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
Z112 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
l0
L16
VnElH@Q?YVh1CAIm5BaGHT1
!s100 MI=YX3oiWafcI@TofD^@]1
R9
32
Z113 !s110 1585288180
!i10b 1
R104
Z114 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
Z115 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
!i113 1
R14
R15
Aspwrecv_arch
R1
R3
R4
R5
DEx4 work 7 spwrecv 0 22 nElH@Q?YVh1CAIm5BaGHT1
l101
L49
Vnl_6EJj_Mfe`jb1=8h]bU3
!s100 ^c3WTJ4Ao3z@Jg7kh6P:=2
R9
32
R113
!i10b 1
R104
R114
R115
!i113 1
R14
R15
Espwrecvfront_fast
R86
R1
R3
R4
R5
R6
Z116 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
Z117 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
l0
L70
V_fDO<4<WND<?kUVcC0:ZY3
!s100 HVf=b37B5G;[TGUR<nXmQ2
R9
32
R113
!i10b 1
Z118 !s108 1585288180.000000
Z119 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
Z120 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
!i113 1
R14
R15
Aspwrecvfront_arch
R1
R3
R4
R5
DEx4 work 17 spwrecvfront_fast 0 22 _fDO<4<WND<?kUVcC0:ZY3
l199
L110
V_^9R1b`C]Qm;l^c6fR=7S0
!s100 edW5LU7X:j>mGgNM1jo>Q1
R9
32
R113
!i10b 1
R118
R119
R120
!i113 1
R14
R15
Espwrecvfront_generic
R86
R3
R4
R5
R6
Z121 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
Z122 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
l0
L16
VEl06nCMSZ=?6GcFiGIA;D3
!s100 cQd9MjILFQD4L=2ST@9`j1
R9
32
R113
!i10b 1
R118
Z123 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
Z124 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
!i113 1
R14
R15
Aspwrecvfront_arch
R3
R4
R5
DEx4 work 20 spwrecvfront_generic 0 22 El06nCMSZ=?6GcFiGIA;D3
l59
L44
VY?X;jNeQ`i00595];L?CD1
!s100 @Qjz2IQjaJ]eejN]K`WIM3
R9
32
R113
!i10b 1
R118
R123
R124
!i113 1
R14
R15
Espwstream
R86
R1
R3
R4
R5
R6
Z125 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwstream.vhd
Z126 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwstream.vhd
l0
L23
VQCaVQ_FYNZUeIUKT3GSc90
!s100 ZNia^zR_8XcEL]8RUbP3P1
R9
32
R113
!i10b 1
R118
Z127 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
Z128 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
!i113 1
R14
R15
Aspwstream_arch
R1
R3
R4
R5
R32
l275
L189
V:kZzohgV4>@<RW34`LdXf0
!s100 C5UHXeODgY=lfP]3QzVCJ3
R9
32
R113
!i10b 1
R118
R127
R128
!i113 1
R14
R15
Espwxmit
R86
R1
R3
R4
R5
R6
Z129 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
Z130 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
l0
L13
V0[CGLQJbUNZ37OLkdh=Ea3
!s100 kd;DUhQR]86fMJ0WDD`c?2
R9
32
R113
!i10b 1
R118
Z131 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
Z132 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
!i113 1
R14
R15
Aspwxmit_arch
R1
R3
R4
R5
DEx4 work 7 spwxmit 0 22 0[CGLQJbUNZ37OLkdh=Ea3
l88
L43
V3lS20dBH09XK4;hj[Y0?;3
!s100 1KG5JXQKLP61KfiiYLWD61
R9
32
R113
!i10b 1
R118
R131
R132
!i113 1
R14
R15
Espwxmit_fast
R86
R1
R3
R4
R5
R6
Z133 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
Z134 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
l0
L150
Vb02QZKFLXHS9b<dCnj];61
!s100 fJ>eURSKh1MkMPIPNFLfC1
R9
32
Z135 !s110 1585288181
!i10b 1
R118
Z136 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
Z137 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
!i113 1
R14
R15
Aspwxmit_fast_arch
R1
R3
R4
R5
DEx4 work 12 spwxmit_fast 0 22 b02QZKFLXHS9b<dCnj];61
l328
L188
VPo^4@PUXb_k0eKb:o=aD12
!s100 UhR1WOiM6e@gLz;aKC0A:0
R9
32
R135
!i10b 1
R118
R136
R137
!i113 1
R14
R15
Estreamtest
R86
R1
R3
R4
R5
R6
Z138 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/streamtest.vhd
Z139 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/streamtest.vhd
l0
L28
VKH2f^M0C?OfK6;?^fjkba2
!s100 oBz1R7fU=hnfCg^ak7HKm1
R9
32
R135
!i10b 1
Z140 !s108 1585288181.000000
Z141 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
Z142 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
!i113 1
R14
R15
Astreamtest_arch
R1
R3
R4
R5
DEx4 work 10 streamtest 0 22 KH2f^M0C?OfK6;?^fjkba2
l209
L115
V=6_B@Moi;`V3[AGMhKYjb1
!s100 Pl=_Z[F6CNa?@_oz?^YI71
R9
32
R135
!i10b 1
R140
R141
R142
!i113 1
R14
R15
Esyncdff
R86
R4
R5
R6
Z143 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/syncdff.vhd
Z144 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/syncdff.vhd
l0
L16
VI]G>AQfHR4^`PCB7]6X^;3
!s100 jmnDgZK4I8fKM9T6giQB?2
R9
32
R135
!i10b 1
R140
Z145 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
Z146 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
!i113 1
R14
R15
Asyncdff_arch
R4
R5
DEx4 work 7 syncdff 0 22 I]G>AQfHR4^`PCB7]6X^;3
l52
L31
VEVT_@k:Czz>^_@VAm4c5z1
!s100 ;P9@79nVHoRZ2GXS^7Ulh1
R9
32
R135
!i10b 1
R140
R145
R146
!i113 1
R14
R15
Etestbench_top
Z147 w1585327547
R1
R3
R4
R5
R6
Z148 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/Testbench/testbench_top.vhd
Z149 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/Testbench/testbench_top.vhd
l0
L7
VRJ5AC[:lD0K]`OKXJmEPF1
!s100 5>]]FMBPPS<i0Og4;nlF90
R9
32
Z150 !s110 1585327550
!i10b 1
Z151 !s108 1585327549.000000
Z152 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/Testbench/testbench_top.vhd|
Z153 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/Testbench/testbench_top.vhd|
!i113 1
R14
R15
Artl
R32
R77
R43
R85
R1
R3
R4
R5
Z154 DEx4 work 13 testbench_top 0 22 RJ5AC[:lD0K]`OKXJmEPF1
l46
L10
VD_eLzjQLS8>BQlM^faTWN0
!s100 VM_M<5MU0FIX<b;8MSENB0
R9
32
R150
!i10b 1
R151
R152
R153
!i113 1
R14
R15
