TimeQuest Timing Analyzer report for pdp8
Mon May 17 14:24:01 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 15. Slow Model Recovery: 'clk'
 16. Slow Model Removal: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk'
 18. Slow Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 30. Fast Model Hold: 'clk'
 31. Fast Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 32. Fast Model Recovery: 'clk'
 33. Fast Model Removal: 'clk'
 34. Fast Model Minimum Pulse Width: 'clk'
 35. Fast Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; pdp8                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------+
; Clock Name                                                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                    ;
+------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------+
; clk                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                    ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 } ;
+------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                      ;
+------------+-----------------+------------------------------------------------------------------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                             ; Note                                                 ;
+------------+-----------------+------------------------------------------------------------------------+------------------------------------------------------+
; 52.12 MHz  ; 52.12 MHz       ; clk                                                                    ;                                                      ;
; 477.33 MHz ; 402.58 MHz      ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; limit due to low minimum pulse width violation (tcl) ;
+------------+-----------------+------------------------------------------------------------------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                         ;
+------------------------------------------------------------------------+---------+---------------+
; Clock                                                                  ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------+---------+---------------+
; clk                                                                    ; -18.188 ; -6082.242     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -1.095  ; -8.760        ;
+------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -0.879 ; -3.044        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.365 ; -0.365        ;
+------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.912 ; -6.096        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 1.346 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -2.567 ; -3213.665     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.742 ; -13.356       ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                        ;
+---------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -18.188 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.173      ; 19.315     ;
; -18.166 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.184      ; 19.304     ;
; -18.159 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.185      ; 19.298     ;
; -18.157 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.181      ; 19.292     ;
; -17.950 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.185      ; 19.089     ;
; -17.940 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.173      ; 19.067     ;
; -17.938 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.184      ; 19.076     ;
; -17.936 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.181      ; 19.071     ;
; -17.929 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.185      ; 19.068     ;
; -17.890 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.185      ; 19.029     ;
; -17.887 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.135      ; 18.976     ;
; -17.885 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.185      ; 19.024     ;
; -17.877 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.184      ; 19.015     ;
; -17.873 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.184      ; 19.011     ;
; -17.865 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.146      ; 18.965     ;
; -17.860 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.173      ; 18.987     ;
; -17.858 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.147      ; 18.959     ;
; -17.856 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.143      ; 18.953     ;
; -17.847 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.173      ; 18.974     ;
; -17.844 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.184      ; 18.982     ;
; -17.840 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.181      ; 18.975     ;
; -17.790 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.173      ; 18.917     ;
; -17.768 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.184      ; 18.906     ;
; -17.767 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.178      ; 18.899     ;
; -17.761 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.185      ; 18.900     ;
; -17.759 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.181      ; 18.894     ;
; -17.649 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.147      ; 18.750     ;
; -17.639 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.135      ; 18.728     ;
; -17.637 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.146      ; 18.737     ;
; -17.635 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.143      ; 18.732     ;
; -17.628 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.147      ; 18.729     ;
; -17.589 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.147      ; 18.690     ;
; -17.584 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.147      ; 18.685     ;
; -17.576 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.146      ; 18.676     ;
; -17.572 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.146      ; 18.672     ;
; -17.568 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.135      ; 18.657     ;
; -17.559 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.135      ; 18.648     ;
; -17.552 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.185      ; 18.691     ;
; -17.546 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.173      ; 18.673     ;
; -17.546 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.146      ; 18.646     ;
; -17.546 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.135      ; 18.635     ;
; -17.543 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.146      ; 18.643     ;
; -17.542 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.173      ; 18.669     ;
; -17.541 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.181      ; 18.676     ;
; -17.540 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.184      ; 18.678     ;
; -17.539 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.147      ; 18.640     ;
; -17.539 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.143      ; 18.636     ;
; -17.538 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.181      ; 18.673     ;
; -17.537 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.185      ; 18.676     ;
; -17.537 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.143      ; 18.634     ;
; -17.534 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.184      ; 18.672     ;
; -17.533 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.181      ; 18.668     ;
; -17.533 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.173      ; 18.660     ;
; -17.531 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.181      ; 18.666     ;
; -17.531 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.185      ; 18.670     ;
; -17.527 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.181      ; 18.662     ;
; -17.526 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.178      ; 18.658     ;
; -17.525 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.173      ; 18.652     ;
; -17.523 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.184      ; 18.661     ;
; -17.522 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.185      ; 18.661     ;
; -17.513 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.161      ; 18.628     ;
; -17.507 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.177      ; 18.638     ;
; -17.492 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.185      ; 18.631     ;
; -17.487 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.185      ; 18.626     ;
; -17.483 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.135      ; 18.572     ;
; -17.480 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.178      ; 18.612     ;
; -17.479 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.184      ; 18.617     ;
; -17.475 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.184      ; 18.613     ;
; -17.466 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.140      ; 18.560     ;
; -17.462 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.173      ; 18.589     ;
; -17.461 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.146      ; 18.561     ;
; -17.454 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.147      ; 18.555     ;
; -17.452 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.143      ; 18.549     ;
; -17.449 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.173      ; 18.576     ;
; -17.446 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.184      ; 18.584     ;
; -17.442 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.181      ; 18.577     ;
; -17.369 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.178      ; 18.501     ;
; -17.364 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.135      ; 18.453     ;
; -17.342 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.146      ; 18.442     ;
; -17.335 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.147      ; 18.436     ;
; -17.333 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.143      ; 18.430     ;
; -17.330 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.147      ; 18.431     ;
; -17.320 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.135      ; 18.409     ;
; -17.318 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.146      ; 18.418     ;
; -17.316 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.143      ; 18.413     ;
; -17.309 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.147      ; 18.410     ;
; -17.307 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~porta_address_reg6    ; clk          ; clk         ; 1.000        ; 0.080      ; 18.341     ;
; -17.277 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[8]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.135      ; 18.366     ;
; -17.272 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.177      ; 18.403     ;
; -17.270 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.147      ; 18.371     ;
; -17.265 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.147      ; 18.366     ;
; -17.257 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.146      ; 18.357     ;
; -17.255 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[8]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.146      ; 18.355     ;
; -17.254 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk         ; 1.000        ; 0.085      ; 18.293     ;
; -17.253 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.146      ; 18.353     ;
; -17.249 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.177      ; 18.380     ;
; -17.248 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[8]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.147      ; 18.349     ;
; -17.247 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.166      ; 18.367     ;
; -17.246 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.161      ; 18.361     ;
; -17.246 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[8]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.143      ; 18.343     ;
+---------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                     ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; -1.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.135      ;
; -1.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.135      ;
; -1.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.135      ;
; -1.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.135      ;
; -1.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.135      ;
; -1.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.135      ;
; -1.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.135      ;
; -1.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.135      ;
; -0.243 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.475      ; 3.258      ;
; -0.243 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.475      ; 3.258      ;
; -0.243 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.475      ; 3.258      ;
; -0.243 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.475      ; 3.258      ;
; -0.243 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.475      ; 3.258      ;
; -0.243 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.475      ; 3.258      ;
; -0.243 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.475      ; 3.258      ;
; -0.243 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.475      ; 3.258      ;
; 0.066  ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.478      ; 2.952      ;
; 0.597  ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.471      ; 2.414      ;
; 0.627  ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.460      ; 2.373      ;
; 0.634  ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.460      ; 2.366      ;
; 0.643  ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.471      ; 2.368      ;
; 0.645  ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.460      ; 2.355      ;
; 0.649  ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.460      ; 2.351      ;
; 0.649  ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.478      ; 2.369      ;
; 1.099  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.475      ; 1.916      ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                  ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.879 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.748      ; 2.479      ;
; -0.847 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.748      ; 2.511      ;
; -0.557 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.737      ; 2.790      ;
; -0.479 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.748      ; 2.879      ;
; -0.379 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.748      ; 2.479      ;
; -0.347 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.748      ; 2.511      ;
; -0.182 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[0]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.748      ; 3.176      ;
; -0.100 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[5]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.730      ; 3.240      ;
; -0.057 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.737      ; 2.790      ;
; 0.021  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.748      ; 2.879      ;
; 0.140  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[1]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.737      ; 3.487      ;
; 0.204  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.740      ; 3.554      ;
; 0.209  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.740      ; 3.559      ;
; 0.234  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[6]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.730      ; 3.574      ;
; 0.318  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[0]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.748      ; 3.176      ;
; 0.353  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[1]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.731      ; 3.694      ;
; 0.354  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[2]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.731      ; 3.695      ;
; 0.359  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[7]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.731      ; 3.700      ;
; 0.360  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[9]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.731      ; 3.701      ;
; 0.360  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[6]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.731      ; 3.701      ;
; 0.360  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[4]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.731      ; 3.701      ;
; 0.361  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[3]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.731      ; 3.702      ;
; 0.362  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[5]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.731      ; 3.703      ;
; 0.364  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[8]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.731      ; 3.705      ;
; 0.365  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[0]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.731      ; 3.706      ;
; 0.400  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[5]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.730      ; 3.240      ;
; 0.488  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.747      ; 3.845      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|vActive                                    ; SBCTextDisplayRGB:Inst5_VDU|vActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|hActive                                    ; SBCTextDisplayRGB:Inst5_VDU|hActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                              ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|dig_counter[0]                                        ; Panel:Inst_Panel|dig_counter[0]                                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|rsdb                                                  ; Panel:Inst_Panel|rsdb                                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|counter[8]                                              ; UART:Inst_UART|counter[8]                                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[1]                                            ; UART:Inst_UART|rxcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[2]                                            ; UART:Inst_UART|rxcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[3]                                            ; UART:Inst_UART|rxcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[4]                                            ; UART:Inst_UART|rxcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[5]                                            ; UART:Inst_UART|rxcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[6]                                            ; UART:Inst_UART|rxcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[7]                                            ; UART:Inst_UART|rxcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[0]                                            ; UART:Inst_UART|rxcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txstart                                                 ; UART:Inst_UART|txstart                                                   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[0]                                            ; UART:Inst_UART|txcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[1]                                            ; UART:Inst_UART|txcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[2]                                            ; UART:Inst_UART|txcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[3]                                            ; UART:Inst_UART|txcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[4]                                            ; UART:Inst_UART|txcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[6]                                            ; UART:Inst_UART|txcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[7]                                            ; UART:Inst_UART|txcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[5]                                            ; UART:Inst_UART|txcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|tx_ready_flag                                           ; UART:Inst_UART|tx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rx_ready_flag                                           ; UART:Inst_UART|rx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|rs_state.RSSTOPPING                                   ; Panel:Inst_Panel|rs_state.RSSTOPPING                                     ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|rs_state.RSSTOPPED                                    ; Panel:Inst_Panel|rs_state.RSSTOPPED                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Memory:Inst_Memory|curr_state.S0                                       ; Memory:Inst_Memory|curr_state.S0                                         ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param1[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param1[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                        ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                     ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[3]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[3]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[4]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[4]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|dispState.idle                             ; SBCTextDisplayRGB:Inst5_VDU|dispState.idle                               ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|paramCount[2]                              ; SBCTextDisplayRGB:Inst5_VDU|paramCount[2]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|paramCount[0]                              ; SBCTextDisplayRGB:Inst5_VDU|paramCount[0]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|paramCount[1]                              ; SBCTextDisplayRGB:Inst5_VDU|paramCount[1]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent                               ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent                                 ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|attInverse                                 ; SBCTextDisplayRGB:Inst5_VDU|attInverse                                   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|attBold                                    ; SBCTextDisplayRGB:Inst5_VDU|attBold                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[0]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[0]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[1]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[1]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[2]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[2]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[3]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[3]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[4]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[4]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[5]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[5]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[6]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[6]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[7]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[7]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[8]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[8]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[9]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[9]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[10]                           ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[10]                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[11]                           ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[11]                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[12]                           ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[12]                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                      ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; -0.365 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.475      ; 1.916      ;
; 0.085  ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.460      ; 2.351      ;
; 0.085  ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.478      ; 2.369      ;
; 0.089  ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.460      ; 2.355      ;
; 0.091  ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.471      ; 2.368      ;
; 0.100  ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.460      ; 2.366      ;
; 0.107  ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.460      ; 2.373      ;
; 0.137  ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.471      ; 2.414      ;
; 0.668  ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.478      ; 2.952      ;
; 0.977  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.475      ; 3.258      ;
; 0.977  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.475      ; 3.258      ;
; 0.977  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.475      ; 3.258      ;
; 0.977  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.475      ; 3.258      ;
; 0.977  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.475      ; 3.258      ;
; 0.977  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.475      ; 3.258      ;
; 0.977  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.475      ; 3.258      ;
; 0.977  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.475      ; 3.258      ;
; 1.829  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.135      ;
; 1.829  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.135      ;
; 1.829  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.135      ;
; 1.829  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.135      ;
; 1.829  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.135      ;
; 1.829  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.135      ;
; 1.829  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.135      ;
; 1.829  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.135      ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                              ;
+--------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.912 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 1.000        ; -0.002     ; 1.950      ;
; -0.912 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 1.000        ; -0.002     ; 1.950      ;
; -0.912 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 1.000        ; -0.002     ; 1.950      ;
; -0.912 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 1.000        ; -0.002     ; 1.950      ;
; -0.612 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.652      ;
; -0.612 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.652      ;
; -0.612 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.652      ;
; -0.612 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.652      ;
+--------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                              ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.346 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.652      ;
; 1.346 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.652      ;
; 1.346 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.652      ;
; 1.346 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.652      ;
; 1.646 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.950      ;
; 1.646 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.950      ;
; 1.646 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.950      ;
; 1.646 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.950      ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; RsRx        ; clk        ; 5.117 ; 5.117 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; 5.273 ; 5.273 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; 7.014 ; 7.014 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; 6.023 ; 6.023 ; Rise       ; clk             ;
; runSwitch   ; clk        ; 4.544 ; 4.544 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; RsRx        ; clk        ; -4.851 ; -4.851 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; -5.007 ; -5.007 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; -3.903 ; -3.903 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; -5.757 ; -5.757 ; Rise       ; clk             ;
; runSwitch   ; clk        ; -4.278 ; -4.278 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 8.515 ; 8.515 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 7.059 ; 7.059 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 7.235 ; 7.235 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 7.728 ; 7.728 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 7.728 ; 7.728 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 7.726 ; 7.726 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 8.107 ; 8.107 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 8.107 ; 8.107 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 7.763 ; 7.763 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 8.946 ; 8.946 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 8.518 ; 8.518 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 8.518 ; 8.518 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 8.479 ; 8.479 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 9.100 ; 9.100 ; Rise       ; clk             ;
; runLED        ; clk        ; 9.452 ; 9.452 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 8.515 ; 8.515 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 7.059 ; 7.059 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 7.235 ; 7.235 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 7.726 ; 7.726 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 7.728 ; 7.728 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 7.726 ; 7.726 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 7.763 ; 7.763 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 8.107 ; 8.107 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 7.763 ; 7.763 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 8.946 ; 8.946 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 8.479 ; 8.479 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 8.518 ; 8.518 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 8.479 ; 8.479 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 9.100 ; 9.100 ; Rise       ; clk             ;
; runLED        ; clk        ; 9.452 ; 9.452 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                        ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -5.048 ; -1416.225     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.086 ; -0.688        ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -0.887 ; -13.495       ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.443  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.212 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.587 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -2.000 ; -2393.604     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500 ; -9.000        ;
+------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.048 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.091      ; 6.138      ;
; -5.038 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.101      ; 6.138      ;
; -5.037 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.103      ; 6.139      ;
; -5.031 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.099      ; 6.129      ;
; -4.988 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.103      ; 6.090      ;
; -4.969 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.103      ; 6.071      ;
; -4.967 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.057      ; 6.023      ;
; -4.964 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.103      ; 6.066      ;
; -4.963 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.103      ; 6.065      ;
; -4.959 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.101      ; 6.059      ;
; -4.958 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.101      ; 6.058      ;
; -4.957 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.091      ; 6.047      ;
; -4.957 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.067      ; 6.023      ;
; -4.956 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.069      ; 6.024      ;
; -4.955 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.101      ; 6.055      ;
; -4.952 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.099      ; 6.050      ;
; -4.950 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.065      ; 6.014      ;
; -4.948 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.091      ; 6.038      ;
; -4.941 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.101      ; 6.041      ;
; -4.940 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.091      ; 6.030      ;
; -4.934 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.099      ; 6.032      ;
; -4.912 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.095      ; 6.006      ;
; -4.907 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.069      ; 5.975      ;
; -4.888 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.069      ; 5.956      ;
; -4.883 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.069      ; 5.951      ;
; -4.882 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.069      ; 5.950      ;
; -4.878 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.067      ; 5.944      ;
; -4.877 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.067      ; 5.943      ;
; -4.876 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.091      ; 5.966      ;
; -4.876 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.057      ; 5.932      ;
; -4.874 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.067      ; 5.940      ;
; -4.871 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.065      ; 5.935      ;
; -4.867 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.091      ; 5.957      ;
; -4.867 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.057      ; 5.923      ;
; -4.866 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.101      ; 5.966      ;
; -4.865 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.103      ; 5.967      ;
; -4.865 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.103      ; 5.967      ;
; -4.864 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.083      ; 5.946      ;
; -4.862 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.101      ; 5.962      ;
; -4.860 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.099      ; 5.958      ;
; -4.860 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.067      ; 5.926      ;
; -4.859 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.091      ; 5.949      ;
; -4.859 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.099      ; 5.957      ;
; -4.859 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.057      ; 5.915      ;
; -4.858 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.091      ; 5.948      ;
; -4.857 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.099      ; 5.955      ;
; -4.857 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.099      ; 5.955      ;
; -4.856 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.103      ; 5.958      ;
; -4.855 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.101      ; 5.955      ;
; -4.855 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.099      ; 5.953      ;
; -4.855 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.095      ; 5.949      ;
; -4.853 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.065      ; 5.917      ;
; -4.835 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.095      ; 5.929      ;
; -4.831 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.061      ; 5.891      ;
; -4.830 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.057      ; 5.886      ;
; -4.820 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.067      ; 5.886      ;
; -4.819 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.069      ; 5.887      ;
; -4.817 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.095      ; 5.911      ;
; -4.816 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.103      ; 5.918      ;
; -4.813 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.065      ; 5.877      ;
; -4.809 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.095      ; 5.903      ;
; -4.797 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.103      ; 5.899      ;
; -4.795 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.057      ; 5.851      ;
; -4.792 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.103      ; 5.894      ;
; -4.791 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.103      ; 5.893      ;
; -4.790 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.083      ; 5.872      ;
; -4.787 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.101      ; 5.887      ;
; -4.786 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.101      ; 5.886      ;
; -4.786 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.057      ; 5.842      ;
; -4.785 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.067      ; 5.851      ;
; -4.785 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.091      ; 5.875      ;
; -4.784 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.083      ; 5.866      ;
; -4.784 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.069      ; 5.852      ;
; -4.784 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.069      ; 5.852      ;
; -4.783 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.101      ; 5.883      ;
; -4.783 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.049      ; 5.831      ;
; -4.781 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.067      ; 5.847      ;
; -4.780 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.099      ; 5.878      ;
; -4.779 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.065      ; 5.843      ;
; -4.778 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.083      ; 5.860      ;
; -4.778 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.065      ; 5.842      ;
; -4.778 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.057      ; 5.834      ;
; -4.777 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.083      ; 5.859      ;
; -4.777 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.057      ; 5.833      ;
; -4.776 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.091      ; 5.866      ;
; -4.776 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.065      ; 5.840      ;
; -4.776 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.065      ; 5.840      ;
; -4.775 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.069      ; 5.843      ;
; -4.774 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.067      ; 5.840      ;
; -4.774 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.065      ; 5.838      ;
; -4.774 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.061      ; 5.834      ;
; -4.772 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.095      ; 5.866      ;
; -4.770 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.069      ; 5.838      ;
; -4.769 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.101      ; 5.869      ;
; -4.768 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.095      ; 5.862      ;
; -4.768 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.091      ; 5.858      ;
; -4.762 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.087      ; 5.848      ;
; -4.762 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.095      ; 5.856      ;
; -4.762 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[6] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.099      ; 5.860      ;
; -4.758 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.095      ; 5.852      ;
+--------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                     ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; -0.086 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.585      ; 1.203      ;
; -0.086 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.585      ; 1.203      ;
; -0.086 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.585      ; 1.203      ;
; -0.086 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.585      ; 1.203      ;
; -0.086 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.585      ; 1.203      ;
; -0.086 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.585      ; 1.203      ;
; -0.086 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.585      ; 1.203      ;
; -0.086 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.585      ; 1.203      ;
; 0.037  ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.591      ; 1.086      ;
; 0.201  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.831      ;
; 0.201  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.831      ;
; 0.201  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.831      ;
; 0.201  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.831      ;
; 0.201  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.831      ;
; 0.201  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.831      ;
; 0.201  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.831      ;
; 0.201  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.831      ;
; 0.235  ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.585      ; 0.882      ;
; 0.235  ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.591      ; 0.888      ;
; 0.250  ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.574      ; 0.856      ;
; 0.254  ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.574      ; 0.852      ;
; 0.259  ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.574      ; 0.847      ;
; 0.262  ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.585      ; 0.855      ;
; 0.269  ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.574      ; 0.837      ;
; 0.437  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.585      ; 0.680      ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                  ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.887 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.433      ; 0.839      ;
; -0.882 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.433      ; 0.844      ;
; -0.799 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.422      ; 0.916      ;
; -0.762 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.433      ; 0.964      ;
; -0.679 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[0]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.433      ; 1.047      ;
; -0.598 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[1]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.422      ; 1.117      ;
; -0.589 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[5]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.416      ; 1.120      ;
; -0.563 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[6]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.416      ; 1.146      ;
; -0.561 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.426      ; 1.158      ;
; -0.555 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.426      ; 1.164      ;
; -0.501 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[2]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.415      ; 1.207      ;
; -0.500 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.432      ; 1.225      ;
; -0.499 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[7]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.415      ; 1.209      ;
; -0.498 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[6]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.415      ; 1.210      ;
; -0.497 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[8]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.415      ; 1.211      ;
; -0.497 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[5]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.415      ; 1.211      ;
; -0.496 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[3]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.415      ; 1.212      ;
; -0.495 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[9]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.415      ; 1.213      ;
; -0.495 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[4]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.415      ; 1.213      ;
; -0.494 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[0]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.415      ; 1.214      ;
; -0.481 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[1]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.415      ; 1.227      ;
; -0.438 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.426      ; 1.281      ;
; -0.387 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.433      ; 0.839      ;
; -0.382 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.433      ; 0.844      ;
; -0.376 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHR       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.426      ; 1.343      ;
; -0.353 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txstart                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.427      ; 1.367      ;
; -0.299 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.422      ; 0.916      ;
; -0.262 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.433      ; 0.964      ;
; -0.179 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[0]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.433      ; 1.047      ;
; -0.098 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[1]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.422      ; 1.117      ;
; -0.089 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[5]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.416      ; 1.120      ;
; -0.063 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[6]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.416      ; 1.146      ;
; -0.061 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.426      ; 1.158      ;
; -0.055 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.426      ; 1.164      ;
; -0.001 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[2]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.415      ; 1.207      ;
; 0.000  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.432      ; 1.225      ;
; 0.001  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[7]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.415      ; 1.209      ;
; 0.002  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[6]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.415      ; 1.210      ;
; 0.003  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[8]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.415      ; 1.211      ;
; 0.003  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[5]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.415      ; 1.211      ;
; 0.004  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[3]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.415      ; 1.212      ;
; 0.005  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[9]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.415      ; 1.213      ;
; 0.005  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[4]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.415      ; 1.213      ;
; 0.006  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[0]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.415      ; 1.214      ;
; 0.019  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[1]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.415      ; 1.227      ;
; 0.062  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.426      ; 1.281      ;
; 0.124  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHR       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.426      ; 1.343      ;
; 0.147  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txstart                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.427      ; 1.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|vActive                                    ; SBCTextDisplayRGB:Inst5_VDU|vActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|hActive                                    ; SBCTextDisplayRGB:Inst5_VDU|hActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                              ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|dig_counter[0]                                        ; Panel:Inst_Panel|dig_counter[0]                                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|rsdb                                                  ; Panel:Inst_Panel|rsdb                                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|counter[8]                                              ; UART:Inst_UART|counter[8]                                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[1]                                            ; UART:Inst_UART|rxcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[2]                                            ; UART:Inst_UART|rxcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[3]                                            ; UART:Inst_UART|rxcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[4]                                            ; UART:Inst_UART|rxcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[5]                                            ; UART:Inst_UART|rxcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[6]                                            ; UART:Inst_UART|rxcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[7]                                            ; UART:Inst_UART|rxcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[0]                                            ; UART:Inst_UART|rxcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txstart                                                 ; UART:Inst_UART|txstart                                                   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[0]                                            ; UART:Inst_UART|txcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[1]                                            ; UART:Inst_UART|txcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[2]                                            ; UART:Inst_UART|txcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[3]                                            ; UART:Inst_UART|txcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[4]                                            ; UART:Inst_UART|txcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[6]                                            ; UART:Inst_UART|txcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[7]                                            ; UART:Inst_UART|txcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[5]                                            ; UART:Inst_UART|txcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|tx_ready_flag                                           ; UART:Inst_UART|tx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rx_ready_flag                                           ; UART:Inst_UART|rx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|rs_state.RSSTOPPING                                   ; Panel:Inst_Panel|rs_state.RSSTOPPING                                     ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|rs_state.RSSTOPPED                                    ; Panel:Inst_Panel|rs_state.RSSTOPPED                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Memory:Inst_Memory|curr_state.S0                                       ; Memory:Inst_Memory|curr_state.S0                                         ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|param1[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param1[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                        ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                     ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[3]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[3]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                     ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.443 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.585      ; 0.680      ;
; 0.611 ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.574      ; 0.837      ;
; 0.618 ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.585      ; 0.855      ;
; 0.621 ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.574      ; 0.847      ;
; 0.626 ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.574      ; 0.852      ;
; 0.630 ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.574      ; 0.856      ;
; 0.645 ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.585      ; 0.882      ;
; 0.645 ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.591      ; 0.888      ;
; 0.679 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.831      ;
; 0.679 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.831      ;
; 0.679 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.831      ;
; 0.679 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.831      ;
; 0.679 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.831      ;
; 0.679 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.831      ;
; 0.679 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.831      ;
; 0.679 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.831      ;
; 0.843 ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.591      ; 1.086      ;
; 0.966 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.585      ; 1.203      ;
; 0.966 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.585      ; 1.203      ;
; 0.966 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.585      ; 1.203      ;
; 0.966 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.585      ; 1.203      ;
; 0.966 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.585      ; 1.203      ;
; 0.966 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.585      ; 1.203      ;
; 0.966 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.585      ; 1.203      ;
; 0.966 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.585      ; 1.203      ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                             ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.212 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 1.000        ; -0.001     ; 0.819      ;
; 0.212 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 1.000        ; -0.001     ; 0.819      ;
; 0.212 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 1.000        ; -0.001     ; 0.819      ;
; 0.212 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 1.000        ; -0.001     ; 0.819      ;
; 0.293 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.739      ;
; 0.293 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.739      ;
; 0.293 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.739      ;
; 0.293 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.739      ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                              ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.587 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.739      ;
; 0.668 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 0.000        ; -0.001     ; 0.819      ;
; 0.668 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 0.000        ; -0.001     ; 0.819      ;
; 0.668 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 0.000        ; -0.001     ; 0.819      ;
; 0.668 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 0.000        ; -0.001     ; 0.819      ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_74g1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; RsRx        ; clk        ; 2.271 ; 2.271 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; 2.373 ; 2.373 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; 2.963 ; 2.963 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; 2.561 ; 2.561 ; Rise       ; clk             ;
; runSwitch   ; clk        ; 2.059 ; 2.059 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; RsRx        ; clk        ; -2.151 ; -2.151 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; -2.253 ; -2.253 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; -1.832 ; -1.832 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; -2.441 ; -2.441 ; Rise       ; clk             ;
; runSwitch   ; clk        ; -1.939 ; -1.939 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 3.852 ; 3.852 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 3.299 ; 3.299 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 3.381 ; 3.381 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 3.625 ; 3.625 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 3.625 ; 3.625 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 3.624 ; 3.624 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 3.737 ; 3.737 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 3.737 ; 3.737 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 3.646 ; 3.646 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 4.043 ; 4.043 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 3.881 ; 3.881 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 3.881 ; 3.881 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 3.861 ; 3.861 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 4.076 ; 4.076 ; Rise       ; clk             ;
; runLED        ; clk        ; 4.076 ; 4.076 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 3.852 ; 3.852 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 3.299 ; 3.299 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 3.381 ; 3.381 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 3.624 ; 3.624 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 3.625 ; 3.625 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 3.624 ; 3.624 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 3.646 ; 3.646 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 3.737 ; 3.737 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 3.646 ; 3.646 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 4.043 ; 4.043 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 3.861 ; 3.861 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 3.881 ; 3.881 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 3.861 ; 3.861 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 4.076 ; 4.076 ; Rise       ; clk             ;
; runLED        ; clk        ; 4.076 ; 4.076 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                      ;
+-------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                   ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                        ; -18.188   ; -0.887  ; -0.912   ; 0.587   ; -2.567              ;
;  CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -1.095    ; -0.365  ; N/A      ; N/A     ; -0.742              ;
;  clk                                                                    ; -18.188   ; -0.887  ; -0.912   ; 0.587   ; -2.567              ;
; Design-wide TNS                                                         ; -6091.002 ; -13.495 ; -6.096   ; 0.0     ; -3227.021           ;
;  CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -8.760    ; -0.365  ; N/A      ; N/A     ; -13.356             ;
;  clk                                                                    ; -6082.242 ; -13.495 ; -6.096   ; 0.000   ; -3213.665           ;
+-------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; RsRx        ; clk        ; 5.117 ; 5.117 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; 5.273 ; 5.273 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; 7.014 ; 7.014 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; 6.023 ; 6.023 ; Rise       ; clk             ;
; runSwitch   ; clk        ; 4.544 ; 4.544 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; RsRx        ; clk        ; -2.151 ; -2.151 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; -2.253 ; -2.253 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; -1.832 ; -1.832 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; -2.441 ; -2.441 ; Rise       ; clk             ;
; runSwitch   ; clk        ; -1.939 ; -1.939 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 8.515 ; 8.515 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 7.059 ; 7.059 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 7.235 ; 7.235 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 7.728 ; 7.728 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 7.728 ; 7.728 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 7.726 ; 7.726 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 8.107 ; 8.107 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 8.107 ; 8.107 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 7.763 ; 7.763 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 8.946 ; 8.946 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 8.518 ; 8.518 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 8.518 ; 8.518 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 8.479 ; 8.479 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 9.100 ; 9.100 ; Rise       ; clk             ;
; runLED        ; clk        ; 9.452 ; 9.452 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 3.852 ; 3.852 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 3.299 ; 3.299 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 3.381 ; 3.381 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 3.624 ; 3.624 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 3.625 ; 3.625 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 3.624 ; 3.624 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 3.646 ; 3.646 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 3.737 ; 3.737 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 3.646 ; 3.646 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 4.043 ; 4.043 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 3.861 ; 3.861 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 3.881 ; 3.881 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 3.861 ; 3.861 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 4.076 ; 4.076 ; Rise       ; clk             ;
; runLED        ; clk        ; 4.076 ; 4.076 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                    ; clk                                                                    ; 30800490 ; 0        ; 0        ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk                                                                    ; 56       ; 13227    ; 0        ; 0        ;
; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 17       ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 0        ; 8        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                              ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                    ; clk                                                                    ; 30800490 ; 0        ; 0        ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk                                                                    ; 56       ; 13227    ; 0        ; 0        ;
; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 17       ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 0        ; 8        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 17 14:23:58 2021
Info: Command: quartus_sta pdp8 -c pdp8
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pdp8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -18.188
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -18.188     -6082.242 clk 
    Info (332119):    -1.095        -8.760 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332146): Worst-case hold slack is -0.879
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.879        -3.044 clk 
    Info (332119):    -0.365        -0.365 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332146): Worst-case recovery slack is -0.912
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.912        -6.096 clk 
Info (332146): Worst-case removal slack is 1.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.346         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567     -3213.665 clk 
    Info (332119):    -0.742       -13.356 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.048
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.048     -1416.225 clk 
    Info (332119):    -0.086        -0.688 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332146): Worst-case hold slack is -0.887
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.887       -13.495 clk 
    Info (332119):     0.443         0.000 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332146): Worst-case recovery slack is 0.212
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.212         0.000 clk 
Info (332146): Worst-case removal slack is 0.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.587         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -2393.604 clk 
    Info (332119):    -0.500        -9.000 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4571 megabytes
    Info: Processing ended: Mon May 17 14:24:01 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


