#[doc = "Register `ECCAGGR_REGS_ded_enable_set_reg0` reader"]
pub type R = crate::R<EccaggrRegsDedEnableSetReg0Spec>;
#[doc = "Register `ECCAGGR_REGS_ded_enable_set_reg0` writer"]
pub type W = crate::W<EccaggrRegsDedEnableSetReg0Spec>;
#[doc = "Field `PKTDMA_CFG_RAMECC_ENABLE_SET` reader - 0:0\\]
Interrupt Enable Set Register for pktdma_cfg_ramecc_pend"]
pub type PktdmaCfgRameccEnableSetR = crate::BitReader;
#[doc = "Field `PKTDMA_CFG_RAMECC_ENABLE_SET` writer - 0:0\\]
Interrupt Enable Set Register for pktdma_cfg_ramecc_pend"]
pub type PktdmaCfgRameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_STATE_RAMECC_ENABLE_SET` reader - 1:1\\]
Interrupt Enable Set Register for pktdma_state_ramecc_pend"]
pub type PktdmaStateRameccEnableSetR = crate::BitReader;
#[doc = "Field `PKTDMA_STATE_RAMECC_ENABLE_SET` writer - 1:1\\]
Interrupt Enable Set Register for pktdma_state_ramecc_pend"]
pub type PktdmaStateRameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_TPCF0_RAMECC_ENABLE_SET` reader - 2:2\\]
Interrupt Enable Set Register for pktdma_tpcf0_ramecc_pend"]
pub type PktdmaTpcf0RameccEnableSetR = crate::BitReader;
#[doc = "Field `PKTDMA_TPCF0_RAMECC_ENABLE_SET` writer - 2:2\\]
Interrupt Enable Set Register for pktdma_tpcf0_ramecc_pend"]
pub type PktdmaTpcf0RameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_TPCF1_RAMECC_ENABLE_SET` reader - 3:3\\]
Interrupt Enable Set Register for pktdma_tpcf1_ramecc_pend"]
pub type PktdmaTpcf1RameccEnableSetR = crate::BitReader;
#[doc = "Field `PKTDMA_TPCF1_RAMECC_ENABLE_SET` writer - 3:3\\]
Interrupt Enable Set Register for pktdma_tpcf1_ramecc_pend"]
pub type PktdmaTpcf1RameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_RPCF0_RAMECC_ENABLE_SET` reader - 4:4\\]
Interrupt Enable Set Register for pktdma_rpcf0_ramecc_pend"]
pub type PktdmaRpcf0RameccEnableSetR = crate::BitReader;
#[doc = "Field `PKTDMA_RPCF0_RAMECC_ENABLE_SET` writer - 4:4\\]
Interrupt Enable Set Register for pktdma_rpcf0_ramecc_pend"]
pub type PktdmaRpcf0RameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_RPCF1_RAMECC_ENABLE_SET` reader - 5:5\\]
Interrupt Enable Set Register for pktdma_rpcf1_ramecc_pend"]
pub type PktdmaRpcf1RameccEnableSetR = crate::BitReader;
#[doc = "Field `PKTDMA_RPCF1_RAMECC_ENABLE_SET` writer - 5:5\\]
Interrupt Enable Set Register for pktdma_rpcf1_ramecc_pend"]
pub type PktdmaRpcf1RameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_RPCF2_RAMECC_ENABLE_SET` reader - 6:6\\]
Interrupt Enable Set Register for pktdma_rpcf2_ramecc_pend"]
pub type PktdmaRpcf2RameccEnableSetR = crate::BitReader;
#[doc = "Field `PKTDMA_RPCF2_RAMECC_ENABLE_SET` writer - 6:6\\]
Interrupt Enable Set Register for pktdma_rpcf2_ramecc_pend"]
pub type PktdmaRpcf2RameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_STS_RAMECC0_ENABLE_SET` reader - 7:7\\]
Interrupt Enable Set Register for pktdma_sts_ramecc0_pend"]
pub type PktdmaStsRamecc0EnableSetR = crate::BitReader;
#[doc = "Field `PKTDMA_STS_RAMECC0_ENABLE_SET` writer - 7:7\\]
Interrupt Enable Set Register for pktdma_sts_ramecc0_pend"]
pub type PktdmaStsRamecc0EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_STS_RAMECC1_ENABLE_SET` reader - 8:8\\]
Interrupt Enable Set Register for pktdma_sts_ramecc1_pend"]
pub type PktdmaStsRamecc1EnableSetR = crate::BitReader;
#[doc = "Field `PKTDMA_STS_RAMECC1_ENABLE_SET` writer - 8:8\\]
Interrupt Enable Set Register for pktdma_sts_ramecc1_pend"]
pub type PktdmaStsRamecc1EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_RNGOCC_RAMECC_ENABLE_SET` reader - 9:9\\]
Interrupt Enable Set Register for pktdma_rngocc_ramecc_pend"]
pub type PktdmaRngoccRameccEnableSetR = crate::BitReader;
#[doc = "Field `PKTDMA_RNGOCC_RAMECC_ENABLE_SET` writer - 9:9\\]
Interrupt Enable Set Register for pktdma_rngocc_ramecc_pend"]
pub type PktdmaRngoccRameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_CFG_RAMECC_ENABLE_SET` reader - 10:10\\]
Interrupt Enable Set Register for bcdma_cfg_ramecc_pend"]
pub type BcdmaCfgRameccEnableSetR = crate::BitReader;
#[doc = "Field `BCDMA_CFG_RAMECC_ENABLE_SET` writer - 10:10\\]
Interrupt Enable Set Register for bcdma_cfg_ramecc_pend"]
pub type BcdmaCfgRameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_STATE_RAMECC_ENABLE_SET` reader - 11:11\\]
Interrupt Enable Set Register for bcdma_state_ramecc_pend"]
pub type BcdmaStateRameccEnableSetR = crate::BitReader;
#[doc = "Field `BCDMA_STATE_RAMECC_ENABLE_SET` writer - 11:11\\]
Interrupt Enable Set Register for bcdma_state_ramecc_pend"]
pub type BcdmaStateRameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCFD0_RAMECC_ENABLE_SET` reader - 12:12\\]
Interrupt Enable Set Register for pcfd0_ramecc_pend"]
pub type Pcfd0RameccEnableSetR = crate::BitReader;
#[doc = "Field `PCFD0_RAMECC_ENABLE_SET` writer - 12:12\\]
Interrupt Enable Set Register for pcfd0_ramecc_pend"]
pub type Pcfd0RameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCFD1_RAMECC_ENABLE_SET` reader - 13:13\\]
Interrupt Enable Set Register for pcfd1_ramecc_pend"]
pub type Pcfd1RameccEnableSetR = crate::BitReader;
#[doc = "Field `PCFD1_RAMECC_ENABLE_SET` writer - 13:13\\]
Interrupt Enable Set Register for pcfd1_ramecc_pend"]
pub type Pcfd1RameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_TPCF0_RAMECC_ENABLE_SET` reader - 14:14\\]
Interrupt Enable Set Register for bcdma_tpcf0_ramecc_pend"]
pub type BcdmaTpcf0RameccEnableSetR = crate::BitReader;
#[doc = "Field `BCDMA_TPCF0_RAMECC_ENABLE_SET` writer - 14:14\\]
Interrupt Enable Set Register for bcdma_tpcf0_ramecc_pend"]
pub type BcdmaTpcf0RameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_TPCF1_RAMECC_ENABLE_SET` reader - 15:15\\]
Interrupt Enable Set Register for bcdma_tpcf1_ramecc_pend"]
pub type BcdmaTpcf1RameccEnableSetR = crate::BitReader;
#[doc = "Field `BCDMA_TPCF1_RAMECC_ENABLE_SET` writer - 15:15\\]
Interrupt Enable Set Register for bcdma_tpcf1_ramecc_pend"]
pub type BcdmaTpcf1RameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_RPCF0_RAMECC_ENABLE_SET` reader - 16:16\\]
Interrupt Enable Set Register for bcdma_rpcf0_ramecc_pend"]
pub type BcdmaRpcf0RameccEnableSetR = crate::BitReader;
#[doc = "Field `BCDMA_RPCF0_RAMECC_ENABLE_SET` writer - 16:16\\]
Interrupt Enable Set Register for bcdma_rpcf0_ramecc_pend"]
pub type BcdmaRpcf0RameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_RPCF1_RAMECC_ENABLE_SET` reader - 17:17\\]
Interrupt Enable Set Register for bcdma_rpcf1_ramecc_pend"]
pub type BcdmaRpcf1RameccEnableSetR = crate::BitReader;
#[doc = "Field `BCDMA_RPCF1_RAMECC_ENABLE_SET` writer - 17:17\\]
Interrupt Enable Set Register for bcdma_rpcf1_ramecc_pend"]
pub type BcdmaRpcf1RameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_RPCF2_RAMECC_ENABLE_SET` reader - 18:18\\]
Interrupt Enable Set Register for bcdma_rpcf2_ramecc_pend"]
pub type BcdmaRpcf2RameccEnableSetR = crate::BitReader;
#[doc = "Field `BCDMA_RPCF2_RAMECC_ENABLE_SET` writer - 18:18\\]
Interrupt Enable Set Register for bcdma_rpcf2_ramecc_pend"]
pub type BcdmaRpcf2RameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_STS_RAMECC0_ENABLE_SET` reader - 19:19\\]
Interrupt Enable Set Register for bcdma_sts_ramecc0_pend"]
pub type BcdmaStsRamecc0EnableSetR = crate::BitReader;
#[doc = "Field `BCDMA_STS_RAMECC0_ENABLE_SET` writer - 19:19\\]
Interrupt Enable Set Register for bcdma_sts_ramecc0_pend"]
pub type BcdmaStsRamecc0EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_STS_RAMECC1_ENABLE_SET` reader - 20:20\\]
Interrupt Enable Set Register for bcdma_sts_ramecc1_pend"]
pub type BcdmaStsRamecc1EnableSetR = crate::BitReader;
#[doc = "Field `BCDMA_STS_RAMECC1_ENABLE_SET` writer - 20:20\\]
Interrupt Enable Set Register for bcdma_sts_ramecc1_pend"]
pub type BcdmaStsRamecc1EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_RNGOCC_RAMECC_ENABLE_SET` reader - 21:21\\]
Interrupt Enable Set Register for bcdma_rngocc_ramecc_pend"]
pub type BcdmaRngoccRameccEnableSetR = crate::BitReader;
#[doc = "Field `BCDMA_RNGOCC_RAMECC_ENABLE_SET` writer - 21:21\\]
Interrupt Enable Set Register for bcdma_rngocc_ramecc_pend"]
pub type BcdmaRngoccRameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SR_RAMECC_ENABLE_SET` reader - 22:22\\]
Interrupt Enable Set Register for sr_ramecc_pend"]
pub type SrRameccEnableSetR = crate::BitReader;
#[doc = "Field `SR_RAMECC_ENABLE_SET` writer - 22:22\\]
Interrupt Enable Set Register for sr_ramecc_pend"]
pub type SrRameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MAP_RAMECC_ENABLE_SET` reader - 23:23\\]
Interrupt Enable Set Register for map_ramecc_pend"]
pub type MapRameccEnableSetR = crate::BitReader;
#[doc = "Field `MAP_RAMECC_ENABLE_SET` writer - 23:23\\]
Interrupt Enable Set Register for map_ramecc_pend"]
pub type MapRameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RINGACC_STRAM_RAMECC_ENABLE_SET` reader - 24:24\\]
Interrupt Enable Set Register for ringacc_stram_ramecc_pend"]
pub type RingaccStramRameccEnableSetR = crate::BitReader;
#[doc = "Field `RINGACC_STRAM_RAMECC_ENABLE_SET` writer - 24:24\\]
Interrupt Enable Set Register for ringacc_stram_ramecc_pend"]
pub type RingaccStramRameccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SEC_PROXY_STRAM_RAMECCC_ENABLE_SET` reader - 25:25\\]
Interrupt Enable Set Register for sec_proxy_stram_rameccc_pend"]
pub type SecProxyStramRamecccEnableSetR = crate::BitReader;
#[doc = "Field `SEC_PROXY_STRAM_RAMECCC_ENABLE_SET` writer - 25:25\\]
Interrupt Enable Set Register for sec_proxy_stram_rameccc_pend"]
pub type SecProxyStramRamecccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SEC_PROXY_BUFRAM_RAMECCC_ENABLE_SET` reader - 26:26\\]
Interrupt Enable Set Register for sec_proxy_bufram_rameccc_pend"]
pub type SecProxyBuframRamecccEnableSetR = crate::BitReader;
#[doc = "Field `SEC_PROXY_BUFRAM_RAMECCC_ENABLE_SET` writer - 26:26\\]
Interrupt Enable Set Register for sec_proxy_bufram_rameccc_pend"]
pub type SecProxyBuframRamecccEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Set Register for pktdma_cfg_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_cfg_ramecc_enable_set(&self) -> PktdmaCfgRameccEnableSetR {
        PktdmaCfgRameccEnableSetR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Set Register for pktdma_state_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_state_ramecc_enable_set(&self) -> PktdmaStateRameccEnableSetR {
        PktdmaStateRameccEnableSetR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Set Register for pktdma_tpcf0_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_tpcf0_ramecc_enable_set(&self) -> PktdmaTpcf0RameccEnableSetR {
        PktdmaTpcf0RameccEnableSetR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Set Register for pktdma_tpcf1_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_tpcf1_ramecc_enable_set(&self) -> PktdmaTpcf1RameccEnableSetR {
        PktdmaTpcf1RameccEnableSetR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Set Register for pktdma_rpcf0_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_rpcf0_ramecc_enable_set(&self) -> PktdmaRpcf0RameccEnableSetR {
        PktdmaRpcf0RameccEnableSetR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Set Register for pktdma_rpcf1_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_rpcf1_ramecc_enable_set(&self) -> PktdmaRpcf1RameccEnableSetR {
        PktdmaRpcf1RameccEnableSetR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Set Register for pktdma_rpcf2_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_rpcf2_ramecc_enable_set(&self) -> PktdmaRpcf2RameccEnableSetR {
        PktdmaRpcf2RameccEnableSetR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Set Register for pktdma_sts_ramecc0_pend"]
    #[inline(always)]
    pub fn pktdma_sts_ramecc0_enable_set(&self) -> PktdmaStsRamecc0EnableSetR {
        PktdmaStsRamecc0EnableSetR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Set Register for pktdma_sts_ramecc1_pend"]
    #[inline(always)]
    pub fn pktdma_sts_ramecc1_enable_set(&self) -> PktdmaStsRamecc1EnableSetR {
        PktdmaStsRamecc1EnableSetR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Set Register for pktdma_rngocc_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_rngocc_ramecc_enable_set(&self) -> PktdmaRngoccRameccEnableSetR {
        PktdmaRngoccRameccEnableSetR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Set Register for bcdma_cfg_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_cfg_ramecc_enable_set(&self) -> BcdmaCfgRameccEnableSetR {
        BcdmaCfgRameccEnableSetR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Set Register for bcdma_state_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_state_ramecc_enable_set(&self) -> BcdmaStateRameccEnableSetR {
        BcdmaStateRameccEnableSetR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Set Register for pcfd0_ramecc_pend"]
    #[inline(always)]
    pub fn pcfd0_ramecc_enable_set(&self) -> Pcfd0RameccEnableSetR {
        Pcfd0RameccEnableSetR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Set Register for pcfd1_ramecc_pend"]
    #[inline(always)]
    pub fn pcfd1_ramecc_enable_set(&self) -> Pcfd1RameccEnableSetR {
        Pcfd1RameccEnableSetR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Set Register for bcdma_tpcf0_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_tpcf0_ramecc_enable_set(&self) -> BcdmaTpcf0RameccEnableSetR {
        BcdmaTpcf0RameccEnableSetR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Set Register for bcdma_tpcf1_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_tpcf1_ramecc_enable_set(&self) -> BcdmaTpcf1RameccEnableSetR {
        BcdmaTpcf1RameccEnableSetR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Set Register for bcdma_rpcf0_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_rpcf0_ramecc_enable_set(&self) -> BcdmaRpcf0RameccEnableSetR {
        BcdmaRpcf0RameccEnableSetR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Set Register for bcdma_rpcf1_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_rpcf1_ramecc_enable_set(&self) -> BcdmaRpcf1RameccEnableSetR {
        BcdmaRpcf1RameccEnableSetR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Set Register for bcdma_rpcf2_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_rpcf2_ramecc_enable_set(&self) -> BcdmaRpcf2RameccEnableSetR {
        BcdmaRpcf2RameccEnableSetR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Set Register for bcdma_sts_ramecc0_pend"]
    #[inline(always)]
    pub fn bcdma_sts_ramecc0_enable_set(&self) -> BcdmaStsRamecc0EnableSetR {
        BcdmaStsRamecc0EnableSetR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Set Register for bcdma_sts_ramecc1_pend"]
    #[inline(always)]
    pub fn bcdma_sts_ramecc1_enable_set(&self) -> BcdmaStsRamecc1EnableSetR {
        BcdmaStsRamecc1EnableSetR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Set Register for bcdma_rngocc_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_rngocc_ramecc_enable_set(&self) -> BcdmaRngoccRameccEnableSetR {
        BcdmaRngoccRameccEnableSetR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Set Register for sr_ramecc_pend"]
    #[inline(always)]
    pub fn sr_ramecc_enable_set(&self) -> SrRameccEnableSetR {
        SrRameccEnableSetR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Set Register for map_ramecc_pend"]
    #[inline(always)]
    pub fn map_ramecc_enable_set(&self) -> MapRameccEnableSetR {
        MapRameccEnableSetR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Interrupt Enable Set Register for ringacc_stram_ramecc_pend"]
    #[inline(always)]
    pub fn ringacc_stram_ramecc_enable_set(&self) -> RingaccStramRameccEnableSetR {
        RingaccStramRameccEnableSetR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Interrupt Enable Set Register for sec_proxy_stram_rameccc_pend"]
    #[inline(always)]
    pub fn sec_proxy_stram_rameccc_enable_set(&self) -> SecProxyStramRamecccEnableSetR {
        SecProxyStramRamecccEnableSetR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Interrupt Enable Set Register for sec_proxy_bufram_rameccc_pend"]
    #[inline(always)]
    pub fn sec_proxy_bufram_rameccc_enable_set(&self) -> SecProxyBuframRamecccEnableSetR {
        SecProxyBuframRamecccEnableSetR::new(((self.bits >> 26) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Set Register for pktdma_cfg_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_cfg_ramecc_enable_set(
        &mut self,
    ) -> PktdmaCfgRameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        PktdmaCfgRameccEnableSetW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Set Register for pktdma_state_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_state_ramecc_enable_set(
        &mut self,
    ) -> PktdmaStateRameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        PktdmaStateRameccEnableSetW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Set Register for pktdma_tpcf0_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_tpcf0_ramecc_enable_set(
        &mut self,
    ) -> PktdmaTpcf0RameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        PktdmaTpcf0RameccEnableSetW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Set Register for pktdma_tpcf1_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_tpcf1_ramecc_enable_set(
        &mut self,
    ) -> PktdmaTpcf1RameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        PktdmaTpcf1RameccEnableSetW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Set Register for pktdma_rpcf0_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_rpcf0_ramecc_enable_set(
        &mut self,
    ) -> PktdmaRpcf0RameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        PktdmaRpcf0RameccEnableSetW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Set Register for pktdma_rpcf1_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_rpcf1_ramecc_enable_set(
        &mut self,
    ) -> PktdmaRpcf1RameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        PktdmaRpcf1RameccEnableSetW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Set Register for pktdma_rpcf2_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_rpcf2_ramecc_enable_set(
        &mut self,
    ) -> PktdmaRpcf2RameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        PktdmaRpcf2RameccEnableSetW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Set Register for pktdma_sts_ramecc0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_sts_ramecc0_enable_set(
        &mut self,
    ) -> PktdmaStsRamecc0EnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        PktdmaStsRamecc0EnableSetW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Set Register for pktdma_sts_ramecc1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_sts_ramecc1_enable_set(
        &mut self,
    ) -> PktdmaStsRamecc1EnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        PktdmaStsRamecc1EnableSetW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Set Register for pktdma_rngocc_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_rngocc_ramecc_enable_set(
        &mut self,
    ) -> PktdmaRngoccRameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        PktdmaRngoccRameccEnableSetW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Set Register for bcdma_cfg_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_cfg_ramecc_enable_set(
        &mut self,
    ) -> BcdmaCfgRameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        BcdmaCfgRameccEnableSetW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Set Register for bcdma_state_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_state_ramecc_enable_set(
        &mut self,
    ) -> BcdmaStateRameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        BcdmaStateRameccEnableSetW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Set Register for pcfd0_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pcfd0_ramecc_enable_set(
        &mut self,
    ) -> Pcfd0RameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        Pcfd0RameccEnableSetW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Set Register for pcfd1_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pcfd1_ramecc_enable_set(
        &mut self,
    ) -> Pcfd1RameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        Pcfd1RameccEnableSetW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Set Register for bcdma_tpcf0_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_tpcf0_ramecc_enable_set(
        &mut self,
    ) -> BcdmaTpcf0RameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        BcdmaTpcf0RameccEnableSetW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Set Register for bcdma_tpcf1_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_tpcf1_ramecc_enable_set(
        &mut self,
    ) -> BcdmaTpcf1RameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        BcdmaTpcf1RameccEnableSetW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Set Register for bcdma_rpcf0_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_rpcf0_ramecc_enable_set(
        &mut self,
    ) -> BcdmaRpcf0RameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        BcdmaRpcf0RameccEnableSetW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Set Register for bcdma_rpcf1_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_rpcf1_ramecc_enable_set(
        &mut self,
    ) -> BcdmaRpcf1RameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        BcdmaRpcf1RameccEnableSetW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Set Register for bcdma_rpcf2_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_rpcf2_ramecc_enable_set(
        &mut self,
    ) -> BcdmaRpcf2RameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        BcdmaRpcf2RameccEnableSetW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Set Register for bcdma_sts_ramecc0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_sts_ramecc0_enable_set(
        &mut self,
    ) -> BcdmaStsRamecc0EnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        BcdmaStsRamecc0EnableSetW::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Set Register for bcdma_sts_ramecc1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_sts_ramecc1_enable_set(
        &mut self,
    ) -> BcdmaStsRamecc1EnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        BcdmaStsRamecc1EnableSetW::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Set Register for bcdma_rngocc_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_rngocc_ramecc_enable_set(
        &mut self,
    ) -> BcdmaRngoccRameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        BcdmaRngoccRameccEnableSetW::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Set Register for sr_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn sr_ramecc_enable_set(&mut self) -> SrRameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        SrRameccEnableSetW::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Set Register for map_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn map_ramecc_enable_set(
        &mut self,
    ) -> MapRameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        MapRameccEnableSetW::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Interrupt Enable Set Register for ringacc_stram_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ringacc_stram_ramecc_enable_set(
        &mut self,
    ) -> RingaccStramRameccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        RingaccStramRameccEnableSetW::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Interrupt Enable Set Register for sec_proxy_stram_rameccc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn sec_proxy_stram_rameccc_enable_set(
        &mut self,
    ) -> SecProxyStramRamecccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        SecProxyStramRamecccEnableSetW::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Interrupt Enable Set Register for sec_proxy_bufram_rameccc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn sec_proxy_bufram_rameccc_enable_set(
        &mut self,
    ) -> SecProxyBuframRamecccEnableSetW<EccaggrRegsDedEnableSetReg0Spec> {
        SecProxyBuframRamecccEnableSetW::new(self, 26)
    }
}
#[doc = "Interrupt Enable Set Register 0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`eccaggr_regs_ded_enable_set_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`eccaggr_regs_ded_enable_set_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct EccaggrRegsDedEnableSetReg0Spec;
impl crate::RegisterSpec for EccaggrRegsDedEnableSetReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`eccaggr_regs_ded_enable_set_reg0::R`](R) reader structure"]
impl crate::Readable for EccaggrRegsDedEnableSetReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`eccaggr_regs_ded_enable_set_reg0::W`](W) writer structure"]
impl crate::Writable for EccaggrRegsDedEnableSetReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets ECCAGGR_REGS_ded_enable_set_reg0 to value 0"]
impl crate::Resettable for EccaggrRegsDedEnableSetReg0Spec {
    const RESET_VALUE: u32 = 0;
}
