

================================================================
== Vitis HLS Report for 'fft_8pt_Pipeline_4'
================================================================
* Date:           Sat May 31 09:38:46 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.238 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvar21 = alloca i32 1"   --->   Operation 4 'alloca' 'indvar21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %indvar21"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayctor.loop20"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar21_load = load i3 %indvar21" [../../src/fft_8pt.cpp:62]   --->   Operation 7 'load' 'indvar21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.65ns)   --->   "%add_ln62 = add i3 %indvar21_load, i3 1" [../../src/fft_8pt.cpp:62]   --->   Operation 9 'add' 'add_ln62' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i3 %indvar21_load" [../../src/fft_8pt.cpp:62]   --->   Operation 10 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_M_value = getelementptr i32 %reversed_buffer_M_value, i64 0, i64 %zext_ln62" [../../src/fft_8pt.cpp:62]   --->   Operation 11 'getelementptr' 'this_M_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_M_value_3 = getelementptr i32 %reversed_buffer_M_value_1, i64 0, i64 %zext_ln62" [../../src/fft_8pt.cpp:62]   --->   Operation 12 'getelementptr' 'this_M_value_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%store_ln1081 = store i32 0, i3 %this_M_value"   --->   Operation 13 'store' 'store_ln1081' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "%store_ln1081 = store i32 0, i3 %this_M_value_3"   --->   Operation 14 'store' 'store_ln1081' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (1.13ns)   --->   "%icmp_ln62 = icmp_eq  i3 %indvar21_load, i3 7" [../../src/fft_8pt.cpp:62]   --->   Operation 15 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %arrayctor.loop20.arrayctor.loop20_crit_edge, void %for.inc.i.preheader.exitStub" [../../src/fft_8pt.cpp:62]   --->   Operation 17 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln62 = store i3 %add_ln62, i3 %indvar21" [../../src/fft_8pt.cpp:62]   --->   Operation 18 'store' 'store_ln62' <Predicate = (!icmp_ln62)> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayctor.loop20" [../../src/fft_8pt.cpp:62]   --->   Operation 19 'br' 'br_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.24ns
The critical path consists of the following:
	'alloca' operation ('indvar21') [3]  (0 ns)
	'load' operation ('indvar21_load', ../../src/fft_8pt.cpp:62) on local variable 'indvar21' [7]  (0 ns)
	'add' operation ('add_ln62', ../../src/fft_8pt.cpp:62) [9]  (1.65 ns)
	'store' operation ('store_ln62', ../../src/fft_8pt.cpp:62) of variable 'add_ln62', ../../src/fft_8pt.cpp:62 on local variable 'indvar21' [19]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
