Classic Timing Analyzer report for beat
Wed May 23 20:26:39 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'LXMC1'
  6. Clock Hold: 'LXMC1'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 11.812 ns                                      ; inst2 ; W1    ; LXMC1      ; --       ; 0            ;
; Clock Setup: 'LXMC1'         ; N/A                                      ; None          ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst2 ; inst2 ; LXMC1      ; LXMC1    ; 0            ;
; Clock Hold: 'LXMC1'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst2 ; inst2 ; LXMC1      ; LXMC1    ; 1            ;
; Total number of failed paths ;                                          ;               ;                                                ;       ;       ;            ;          ; 1            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; LXMC1           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'LXMC1'                                                                                                                                                                                               ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst2                 ; inst2                 ; LXMC1      ; LXMC1    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 4-1counter:inst|inst1 ; 4-1counter:inst|inst1 ; LXMC1      ; LXMC1    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; 4-1counter:inst|inst  ; 4-1counter:inst|inst  ; LXMC1      ; LXMC1    ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'LXMC1'                                                                                                                                                   ;
+------------------------------------------+-------+-------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From  ; To    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------+-------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst2 ; inst2 ; LXMC1      ; LXMC1    ; None                       ; None                       ; 0.454 ns                 ;
+------------------------------------------+-------+-------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+-----------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To ; From Clock ;
+-------+--------------+------------+-----------------------+----+------------+
; N/A   ; None         ; 11.812 ns  ; inst2                 ; W1 ; LXMC1      ;
; N/A   ; None         ; 11.802 ns  ; inst2                 ; W2 ; LXMC1      ;
; N/A   ; None         ; 9.636 ns   ; 4-1counter:inst|inst1 ; T2 ; LXMC1      ;
; N/A   ; None         ; 9.634 ns   ; 4-1counter:inst|inst1 ; T4 ; LXMC1      ;
; N/A   ; None         ; 9.608 ns   ; 4-1counter:inst|inst1 ; T3 ; LXMC1      ;
; N/A   ; None         ; 9.492 ns   ; 4-1counter:inst|inst1 ; T1 ; LXMC1      ;
; N/A   ; None         ; 8.135 ns   ; 4-1counter:inst|inst  ; T1 ; LXMC1      ;
; N/A   ; None         ; 7.795 ns   ; 4-1counter:inst|inst  ; T3 ; LXMC1      ;
; N/A   ; None         ; 7.789 ns   ; 4-1counter:inst|inst  ; T2 ; LXMC1      ;
; N/A   ; None         ; 7.780 ns   ; 4-1counter:inst|inst  ; T4 ; LXMC1      ;
+-------+--------------+------------+-----------------------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed May 23 20:26:39 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off beat -c beat --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "LXMC1" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "2-4:inst1|inst3" as buffer
    Info: Detected ripple clock "4-1counter:inst|inst" as buffer
    Info: Detected ripple clock "4-1counter:inst|inst1" as buffer
Info: Clock "LXMC1" Internal fmax is restricted to 405.02 MHz between source register "inst2" and destination register "inst2"
    Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.454 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 3; REG Node = 'inst2'
            Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; COMB Node = 'inst2~2'
            Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 3; REG Node = 'inst2'
            Info: Total cell delay = 0.454 ns ( 100.00 % )
        Info: - Smallest clock skew is -1.357 ns
            Info: + Shortest clock path from clock "LXMC1" to destination register is 5.865 ns
                Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_118; Fanout = 1; CLK Node = 'LXMC1'
                Info: 2: + IC(1.788 ns) + CELL(0.879 ns) = 3.591 ns; Loc. = LCFF_X31_Y13_N3; Fanout = 6; REG Node = '4-1counter:inst|inst'
                Info: 3: + IC(0.386 ns) + CELL(0.178 ns) = 4.155 ns; Loc. = LCCOMB_X31_Y13_N18; Fanout = 2; COMB Node = '2-4:inst1|inst3'
                Info: 4: + IC(1.108 ns) + CELL(0.602 ns) = 5.865 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 3; REG Node = 'inst2'
                Info: Total cell delay = 2.583 ns ( 44.04 % )
                Info: Total interconnect delay = 3.282 ns ( 55.96 % )
            Info: - Longest clock path from clock "LXMC1" to source register is 7.222 ns
                Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_118; Fanout = 1; CLK Node = 'LXMC1'
                Info: 2: + IC(1.788 ns) + CELL(0.879 ns) = 3.591 ns; Loc. = LCFF_X31_Y13_N3; Fanout = 6; REG Node = '4-1counter:inst|inst'
                Info: 3: + IC(0.354 ns) + CELL(0.879 ns) = 4.824 ns; Loc. = LCFF_X31_Y13_N9; Fanout = 5; REG Node = '4-1counter:inst|inst1'
                Info: 4: + IC(0.366 ns) + CELL(0.322 ns) = 5.512 ns; Loc. = LCCOMB_X31_Y13_N18; Fanout = 2; COMB Node = '2-4:inst1|inst3'
                Info: 5: + IC(1.108 ns) + CELL(0.602 ns) = 7.222 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 3; REG Node = 'inst2'
                Info: Total cell delay = 3.606 ns ( 49.93 % )
                Info: Total interconnect delay = 3.616 ns ( 50.07 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "LXMC1" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst2" and destination pin or register "inst2" for clock "LXMC1" (Hold time is 912 ps)
    Info: + Largest clock skew is 1.357 ns
        Info: + Longest clock path from clock "LXMC1" to destination register is 7.222 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_118; Fanout = 1; CLK Node = 'LXMC1'
            Info: 2: + IC(1.788 ns) + CELL(0.879 ns) = 3.591 ns; Loc. = LCFF_X31_Y13_N3; Fanout = 6; REG Node = '4-1counter:inst|inst'
            Info: 3: + IC(0.354 ns) + CELL(0.879 ns) = 4.824 ns; Loc. = LCFF_X31_Y13_N9; Fanout = 5; REG Node = '4-1counter:inst|inst1'
            Info: 4: + IC(0.366 ns) + CELL(0.322 ns) = 5.512 ns; Loc. = LCCOMB_X31_Y13_N18; Fanout = 2; COMB Node = '2-4:inst1|inst3'
            Info: 5: + IC(1.108 ns) + CELL(0.602 ns) = 7.222 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 3; REG Node = 'inst2'
            Info: Total cell delay = 3.606 ns ( 49.93 % )
            Info: Total interconnect delay = 3.616 ns ( 50.07 % )
        Info: - Shortest clock path from clock "LXMC1" to source register is 5.865 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_118; Fanout = 1; CLK Node = 'LXMC1'
            Info: 2: + IC(1.788 ns) + CELL(0.879 ns) = 3.591 ns; Loc. = LCFF_X31_Y13_N3; Fanout = 6; REG Node = '4-1counter:inst|inst'
            Info: 3: + IC(0.386 ns) + CELL(0.178 ns) = 4.155 ns; Loc. = LCCOMB_X31_Y13_N18; Fanout = 2; COMB Node = '2-4:inst1|inst3'
            Info: 4: + IC(1.108 ns) + CELL(0.602 ns) = 5.865 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 3; REG Node = 'inst2'
            Info: Total cell delay = 2.583 ns ( 44.04 % )
            Info: Total interconnect delay = 3.282 ns ( 55.96 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 3; REG Node = 'inst2'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; COMB Node = 'inst2~2'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 3; REG Node = 'inst2'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.286 ns
Info: tco from clock "LXMC1" to destination pin "W1" through register "inst2" is 11.812 ns
    Info: + Longest clock path from clock "LXMC1" to source register is 7.222 ns
        Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_118; Fanout = 1; CLK Node = 'LXMC1'
        Info: 2: + IC(1.788 ns) + CELL(0.879 ns) = 3.591 ns; Loc. = LCFF_X31_Y13_N3; Fanout = 6; REG Node = '4-1counter:inst|inst'
        Info: 3: + IC(0.354 ns) + CELL(0.879 ns) = 4.824 ns; Loc. = LCFF_X31_Y13_N9; Fanout = 5; REG Node = '4-1counter:inst|inst1'
        Info: 4: + IC(0.366 ns) + CELL(0.322 ns) = 5.512 ns; Loc. = LCCOMB_X31_Y13_N18; Fanout = 2; COMB Node = '2-4:inst1|inst3'
        Info: 5: + IC(1.108 ns) + CELL(0.602 ns) = 7.222 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 3; REG Node = 'inst2'
        Info: Total cell delay = 3.606 ns ( 49.93 % )
        Info: Total interconnect delay = 3.616 ns ( 50.07 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 3; REG Node = 'inst2'
        Info: 2: + IC(1.248 ns) + CELL(3.065 ns) = 4.313 ns; Loc. = PIN_151; Fanout = 0; PIN Node = 'W1'
        Info: Total cell delay = 3.065 ns ( 71.06 % )
        Info: Total interconnect delay = 1.248 ns ( 28.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Wed May 23 20:26:39 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


