#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Nov  8 19:33:45 2024
# Process ID: 9672
# Current directory: D:/VerlilogCode/ComputerStructure/exp4/RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18464 D:\VerlilogCode\ComputerStructure\exp4\RAM\RAM.xpr
# Log file: D:/VerlilogCode/ComputerStructure/exp4/RAM/vivado.log
# Journal file: D:/VerlilogCode/ComputerStructure/exp4/RAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sim_1/new/RAM_4Kx32.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sim_1/new/RAM_4Kx32.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sim_1/new/sim_4Kx32.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sim_1/new/sim_4Kx32.v
update_compile_order -fileset sim_1
set_property top sim_4Kx32 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_4Kx32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_4Kx32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/Decoder24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/RAM_4Kx32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_4Kx32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sim_1/new/sim_4Kx32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_4Kx32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a43feba25e4dada3715eeaf95c3ade --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_4Kx32_behav xil_defaultlib.sim_4Kx32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder24
Compiling module xil_defaultlib.RAM_1Kx16_default
Compiling module xil_defaultlib.RAM_4Kx32
Compiling module xil_defaultlib.sim_4Kx32
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_4Kx32_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.sim/sim_1/behav/xsim/xsim.dir/sim_4Kx32_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  8 20:31:48 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_4Kx32_behav -key {Behavioral:sim_1:Functional:sim_4Kx32} -tclbatch {sim_4Kx32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_4Kx32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_4Kx32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 812.086 ; gain = 8.703
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_4Kx32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_4Kx32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/Decoder24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/RAM_1Kx16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_1Kx16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/RAM_4Kx32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_4Kx32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sim_1/new/sim_4Kx32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_4Kx32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a43feba25e4dada3715eeaf95c3ade --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_4Kx32_behav xil_defaultlib.sim_4Kx32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder24
Compiling module xil_defaultlib.RAM_1Kx16_default
Compiling module xil_defaultlib.RAM_4Kx32
Compiling module xil_defaultlib.sim_4Kx32
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_4Kx32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_4Kx32_behav -key {Behavioral:sim_1:Functional:sim_4Kx32} -tclbatch {sim_4Kx32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_4Kx32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_4Kx32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sim_1/new/sim_4Kx32.v} 38
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_4Kx32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_4Kx32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/Decoder24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/RAM_1Kx16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_1Kx16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/RAM_4Kx32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_4Kx32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sim_1/new/sim_4Kx32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_4Kx32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a43feba25e4dada3715eeaf95c3ade --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_4Kx32_behav xil_defaultlib.sim_4Kx32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder24
Compiling module xil_defaultlib.RAM_1Kx16_default
Compiling module xil_defaultlib.RAM_4Kx32
Compiling module xil_defaultlib.sim_4Kx32
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_4Kx32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_4Kx32_behav -key {Behavioral:sim_1:Functional:sim_4Kx32} -tclbatch {sim_4Kx32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 38 in file 'D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sim_1/new/sim_4Kx32.v' not restored because it is no longer a breakable line.
source sim_4Kx32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_4Kx32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 20:42:06 2024...
