
*** Running vivado
    with args -log design_1_c_shift_ram_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_c_shift_ram_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/tansei/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_c_shift_ram_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_c_shift_ram_0_0, cache-ID = 158a55135a7c87e7.
INFO: [Common 17-206] Exiting Vivado at Sat Jun  8 00:21:44 2019...
