
---------- Begin Simulation Statistics ----------
final_tick                               864597755000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100095                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740280                       # Number of bytes of host memory used
host_op_rate                                   100418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10175.28                       # Real time elapsed on the host
host_tick_rate                               84970417                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018496114                       # Number of instructions simulated
sim_ops                                    1021777740                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.864598                       # Number of seconds simulated
sim_ticks                                864597755000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.622393                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116313435                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134276404                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8000718                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185323176                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15836590                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15940422                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          103832                       # Number of indirect misses.
system.cpu0.branchPred.lookups              235511519                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1663197                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819862                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5468101                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221014765                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29181658                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466134                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       55779778                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892404280                       # Number of instructions committed
system.cpu0.commit.committedOps             893226359                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1558170642                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.573253                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.356408                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1121541340     71.98%     71.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    272417744     17.48%     89.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     53507276      3.43%     92.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     59167594      3.80%     96.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13934699      0.89%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5330409      0.34%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1182278      0.08%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1907644      0.12%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29181658      1.87%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1558170642                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18340989                       # Number of function calls committed.
system.cpu0.commit.int_insts                863514470                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412336                       # Number of loads committed
system.cpu0.commit.membars                    1641829                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641835      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491117478     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232190     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761081     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893226359                       # Class of committed instruction
system.cpu0.commit.refs                     390993295                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892404280                       # Number of Instructions Simulated
system.cpu0.committedOps                    893226359                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.909713                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.909713                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            184223610                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2537497                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115251613                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             963220508                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               695103233                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                681401907                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5477317                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4179101                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2691896                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  235511519                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                169995809                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    870755420                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3925582                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     978421044                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               16019870                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138192                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         690132511                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132150025                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.574111                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1568897963                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.625571                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.897347                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               868000624     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               522343917     33.29%     88.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               108312271      6.90%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                56361222      3.59%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5050013      0.32%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4755747      0.30%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  761919      0.05%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643650      0.10%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668600      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1568897963                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       60                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      135338211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5506773                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226847263                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.544528                       # Inst execution rate
system.cpu0.iew.exec_refs                   410472452                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112958997                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              162189142                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            302508127                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2010277                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1517973                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117129792                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          948989665                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            297513455                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4408026                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            928004926                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                772392                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2053249                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5477317                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3510512                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        35931                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16294803                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14211                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9435                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3725171                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22095791                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6548833                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9435                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       769394                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4737379                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                371692853                       # num instructions consuming a value
system.cpu0.iew.wb_count                    920177152                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.894597                       # average fanout of values written-back
system.cpu0.iew.wb_producers                332515228                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.539935                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     920209692                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1131252752                       # number of integer regfile reads
system.cpu0.int_regfile_writes              587984648                       # number of integer regfile writes
system.cpu0.ipc                              0.523639                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.523639                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643341      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            507807660     54.46%     54.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7838430      0.84%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639153      0.18%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           299950510     32.17%     87.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113533792     12.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            36      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             932412953                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     69                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                136                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               136                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     866911                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000930                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 110077     12.70%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                705968     81.43%     94.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                50864      5.87%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             931636454                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3434631154                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    920177085                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1004761526                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 942973466                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                932412953                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6016199                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       55763302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            40511                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3550065                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30024498                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1568897963                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.594311                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797998                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          883638445     56.32%     56.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          483459650     30.82%     87.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          167943011     10.70%     97.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26629267      1.70%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4846480      0.31%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             686897      0.04%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1548705      0.10%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              97219      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              48289      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1568897963                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.547115                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15556012                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2708075                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           302508127                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117129792                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1513                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1704236174                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    24959689                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              170583492                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569159799                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3481802                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               700847922                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5066141                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12555                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1167083138                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             956916392                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          613249589                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                677491073                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5229246                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5477317                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14364707                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44089782                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               65                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1167083073                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        133452                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4646                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  9115313                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4639                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2477975959                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1908743356                       # The number of ROB writes
system.cpu0.timesIdled                       25475831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1480                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.741293                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10778718                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12571210                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2793514                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17222882                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            234147                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         323364                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           89217                       # Number of indirect misses.
system.cpu1.branchPred.lookups               19567293                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23829                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819647                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1945777                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10301695                       # Number of branches committed
system.cpu1.commit.bw_lim_events               668560                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459650                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       28271405                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41850226                       # Number of instructions committed
system.cpu1.commit.committedOps              42670076                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    229874700                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185623                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.775446                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    210044570     91.37%     91.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9750339      4.24%     95.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4291186      1.87%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3136869      1.36%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1097734      0.48%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       201344      0.09%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       608064      0.26%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        76034      0.03%     99.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       668560      0.29%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    229874700                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317394                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40184147                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11553456                       # Number of loads committed
system.cpu1.commit.membars                    1639376                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639376      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24992137     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12373103     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665319      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42670076                       # Class of committed instruction
system.cpu1.commit.refs                      16038434                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41850226                       # Number of Instructions Simulated
system.cpu1.committedOps                     42670076                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.621827                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.621827                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            175930097                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               851488                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9728616                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              79502584                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15852944                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38471691                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1946638                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               933488                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2342072                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   19567293                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12573117                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    217246277                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               463669                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      89588825                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5588750                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.083168                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14502769                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11012865                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.380784                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         234543442                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.394419                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.888500                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               180252735     76.85%     76.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31531362     13.44%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14236701      6.07%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4607765      1.96%     98.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1737316      0.74%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1396395      0.60%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  748170      0.32%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3860      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   29138      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           234543442                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         731300                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1983659                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13228706                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.220827                       # Inst execution rate
system.cpu1.iew.exec_refs                    18103079                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5276021                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              159509573                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19514958                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1963365                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1382391                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8061475                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           70931845                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12827058                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1567452                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51955088                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                803029                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               905728                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1946638                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2386038                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        23227                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          204738                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12181                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1756                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1728                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7961502                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3576497                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1756                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       599552                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1384107                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24887652                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51186818                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.786573                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19575943                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.217562                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51209264                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                66934683                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32075239                       # number of integer regfile writes
system.cpu1.ipc                              0.177878                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177878                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639581      3.06%      3.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33275824     62.17%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            13992420     26.14%     91.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4614560      8.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53522540                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     855316                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015980                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  98581     11.53%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     11.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                675399     78.96%     90.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                81334      9.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              52738261                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         342486220                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51186806                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         99194458                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  65050367                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53522540                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5881478                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       28261768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            42408                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3421828                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     19880224                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    234543442                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.228199                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.655243                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          200067007     85.30%     85.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22212284      9.47%     94.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7986018      3.40%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2628774      1.12%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1152708      0.49%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             265052      0.11%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             130462      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              76062      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25075      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      234543442                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.227490                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12382854                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2201218                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19514958                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8061475                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu1.numCycles                       235274742                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1493914882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              167134667                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27218397                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3753406                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18158080                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1119584                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                15192                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             95732127                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              75510622                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48331499                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37621267                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4242931                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1946638                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9657310                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21113102                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        95732115                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25480                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               838                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8908452                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           824                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   300146581                       # The number of ROB reads
system.cpu1.rob.rob_writes                  146555349                       # The number of ROB writes
system.cpu1.timesIdled                          16933                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.670440                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9350023                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10544690                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1981476                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14140231                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            240637                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         308876                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           68239                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16416952                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        23788                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819631                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1566008                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10227631                       # Number of branches committed
system.cpu2.commit.bw_lim_events               563974                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459583                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17052719                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41647408                       # Number of instructions committed
system.cpu2.commit.committedOps              42467238                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    229830332                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.184776                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.772807                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    210227101     91.47%     91.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9562503      4.16%     95.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4194522      1.83%     97.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3133528      1.36%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1073994      0.47%     99.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       215276      0.09%     99.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       785079      0.34%     99.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        74355      0.03%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       563974      0.25%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    229830332                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318106                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39991922                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11488934                       # Number of loads committed
system.cpu2.commit.membars                    1639354                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639354      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24866436     58.55%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12308565     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652742      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42467238                       # Class of committed instruction
system.cpu2.commit.refs                      15961319                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41647408                       # Number of Instructions Simulated
system.cpu2.committedOps                     42467238                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.610743                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.610743                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            186053555                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               418294                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8625553                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              65964554                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                12072145                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30892314                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1566852                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               606856                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2256798                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16416952                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9852546                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    219689137                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               319002                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      71906501                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3964640                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070256                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11170206                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9590660                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.307723                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         232841664                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.316269                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.782582                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               188007290     80.74%     80.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                26906230     11.56%     92.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11359210      4.88%     97.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3887901      1.67%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1467339      0.63%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  859952      0.37%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  321531      0.14%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3764      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28447      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           232841664                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         831250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1602256                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12054378                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.213163                       # Inst execution rate
system.cpu2.iew.exec_refs                    18013040                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5252119                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              166546381                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             15968140                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1268441                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1336626                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6720766                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           59511666                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12760921                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1503276                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49810428                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                722837                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               899668                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1566852                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2481588                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        21881                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          204770                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12295                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1597                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1573                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4479206                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2248381                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1597                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       523504                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1078752                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24183402                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49056025                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.794223                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19207009                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.209935                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49078417                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                63769409                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31142953                       # number of integer regfile writes
system.cpu2.ipc                              0.178230                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.178230                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639546      3.20%      3.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31162417     60.73%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            13920717     27.13%     91.05% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4590877      8.95%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51313704                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     852583                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.016615                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  97054     11.38%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     11.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                673168     78.96%     90.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                82359      9.66%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50526727                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         336363522                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49056013                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         76556901                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  55707755                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51313704                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3803911                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17044427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41893                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1344328                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10887901                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    232841664                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.220380                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.646987                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          199889936     85.85%     85.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21208858      9.11%     94.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7555808      3.25%     98.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2561660      1.10%     99.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1175532      0.50%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             220426      0.09%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             128450      0.06%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              74660      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26334      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      232841664                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.219596                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8842108                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1560491                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            15968140                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6720766                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    192                       # number of misc regfile reads
system.cpu2.numCycles                       233672914                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1495516676                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              175549874                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27102669                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5360301                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                13947152                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               1111395                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                16162                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             80938991                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              63318177                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40425789                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30579550                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4343415                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1566852                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             11169928                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13323120                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        80938979                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28308                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               813                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10673786                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           799                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   288785353                       # The number of ROB reads
system.cpu2.rob.rob_writes                  122055319                       # The number of ROB writes
system.cpu2.timesIdled                          17491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.731012                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10236894                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10582846                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2173290                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15226668                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            224060                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         267832                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           43772                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17634414                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21685                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819666                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1712562                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10571343                       # Number of branches committed
system.cpu3.commit.bw_lim_events               541041                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       19404497                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42594200                       # Number of instructions committed
system.cpu3.commit.committedOps              43414067                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    231656631                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.187407                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.772377                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    211463103     91.28%     91.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9856760      4.25%     95.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4367827      1.89%     97.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3235922      1.40%     98.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1110484      0.48%     99.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       222183      0.10%     99.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       782469      0.34%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        76842      0.03%     99.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       541041      0.23%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    231656631                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292085                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40878437                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11835466                       # Number of loads committed
system.cpu3.commit.membars                    1639380                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639380      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25382364     58.47%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12655132     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3737050      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43414067                       # Class of committed instruction
system.cpu3.commit.refs                      16392194                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42594200                       # Number of Instructions Simulated
system.cpu3.committedOps                     43414067                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.532968                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.532968                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            184841120                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               463638                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9333432                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              69956055                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13009203                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 33157348                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1713491                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               599294                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2335975                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17634414                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10513765                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    221020953                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               382277                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      76347777                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4348438                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.074826                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11861952                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10460954                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.323957                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         235057137                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.332991                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.797605                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               187250264     79.66%     79.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                28719748     12.22%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12306304      5.24%     97.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3888922      1.65%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1623371      0.69%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  888492      0.38%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  350149      0.15%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3254      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26633      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           235057137                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         615213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1752145                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12705233                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.218825                       # Inst execution rate
system.cpu3.iew.exec_refs                    18620751                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5381001                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              165298475                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17087005                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1372919                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1307122                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7074339                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           62808433                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13239750                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1573896                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             51570904                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                631791                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1181806                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1713491                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2756638                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        22659                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          222824                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15565                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1803                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1351                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5251539                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2517611                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1803                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       562381                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1189764                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24598909                       # num instructions consuming a value
system.cpu3.iew.wb_count                     50764943                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.791870                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 19479142                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.215405                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      50793541                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                66076400                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32058526                       # number of integer regfile writes
system.cpu3.ipc                              0.180735                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.180735                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639604      3.09%      3.09% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             32341886     60.86%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14436039     27.16%     91.11% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4727126      8.89%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53144800                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     854720                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016083                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  96684     11.31%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     11.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                676367     79.13%     90.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                81667      9.55%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              52359902                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         342245037                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     50764931                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         82203691                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  58691275                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53144800                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4117158                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       19394365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            43606                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1657467                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     12461983                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    235057137                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.226093                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.652320                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          200838570     85.44%     85.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           22072713      9.39%     94.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7809058      3.32%     98.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2692110      1.15%     99.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1195280      0.51%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             222710      0.09%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             128871      0.05%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              72855      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              24970      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      235057137                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.225503                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9575739                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1769137                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17087005                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7074339                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    224                       # number of misc regfile reads
system.cpu3.numCycles                       235672350                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1493517947                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              174333084                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27608991                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5394245                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14996112                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1116882                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                13722                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             85360830                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              66942822                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           42568616                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32778027                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4226295                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1713491                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             11212033                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14959625                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        85360818                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         24390                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               842                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11275466                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           834                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   293932971                       # The number of ROB reads
system.cpu3.rob.rob_writes                  129041001                       # The number of ROB writes
system.cpu3.timesIdled                          14364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          6229703                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2563844                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9522874                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             316067                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                483830                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8636320                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17188899                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       352395                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       131718                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     55422168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4607318                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    111114376                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4739036                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5930740                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3085629                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5466813                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1008                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            574                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2702074                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2702041                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5930740                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2055                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25821674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25821674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    749978240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               749978240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1471                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8636451                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8636451    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8636451                       # Request fanout histogram
system.membus.respLayer1.occupancy        44733229289                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31774069881                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6334354542.372881                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   34478677628.400307                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          114     96.61%     96.61% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 265562183000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   117143919000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 747453836000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9816640                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9816640                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9816640                       # number of overall hits
system.cpu2.icache.overall_hits::total        9816640                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        35906                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         35906                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        35906                       # number of overall misses
system.cpu2.icache.overall_misses::total        35906                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1280379500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1280379500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1280379500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1280379500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9852546                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9852546                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9852546                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9852546                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003644                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003644                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003644                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003644                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 35659.207375                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 35659.207375                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 35659.207375                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 35659.207375                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          246                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    61.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24998                       # number of writebacks
system.cpu2.icache.writebacks::total            24998                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        10876                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10876                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        10876                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10876                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25030                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25030                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25030                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25030                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    841728500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    841728500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    841728500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    841728500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002540                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002540                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 33628.785457                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 33628.785457                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 33628.785457                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 33628.785457                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24998                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9816640                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9816640                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        35906                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        35906                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1280379500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1280379500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9852546                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9852546                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003644                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003644                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 35659.207375                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 35659.207375                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        10876                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10876                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25030                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25030                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    841728500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    841728500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 33628.785457                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 33628.785457                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.988550                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9690057                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24998                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           387.633291                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        307535000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.988550                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999642                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999642                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19730122                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19730122                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13919562                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13919562                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13919562                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13919562                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2200007                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2200007                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2200007                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2200007                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 199930387517                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 199930387517                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 199930387517                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 199930387517                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16119569                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16119569                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16119569                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16119569                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.136481                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.136481                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.136481                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.136481                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 90877.159717                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90877.159717                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 90877.159717                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90877.159717                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1477407                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        95275                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            24473                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            758                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    60.368855                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   125.692612                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       988578                       # number of writebacks
system.cpu2.dcache.writebacks::total           988578                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1618978                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1618978                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1618978                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1618978                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       581029                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       581029                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       581029                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       581029                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  57733417232                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  57733417232                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  57733417232                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  57733417232                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.036045                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.036045                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.036045                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.036045                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 99364.088939                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99364.088939                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 99364.088939                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99364.088939                       # average overall mshr miss latency
system.cpu2.dcache.replacements                988578                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11233486                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11233486                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1233735                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1233735                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 102266226000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 102266226000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12467221                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12467221                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.098958                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.098958                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 82891.565855                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 82891.565855                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       952117                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       952117                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       281618                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       281618                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  23036960500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  23036960500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022589                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022589                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 81802.159308                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 81802.159308                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2686076                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2686076                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       966272                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       966272                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  97664161517                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  97664161517                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652348                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652348                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.264562                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.264562                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 101073.156955                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 101073.156955                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       666861                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       666861                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299411                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299411                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  34696456732                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  34696456732                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081978                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081978                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 115882.371496                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 115882.371496                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          335                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          178                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5513000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5513000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.346979                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.346979                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 30971.910112                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30971.910112                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          106                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           72                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       572500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       572500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.140351                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.140351                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7951.388889                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7951.388889                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          211                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          156                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       923500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       923500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.425068                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.425068                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5919.871795                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5919.871795                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          155                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       786500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       786500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.422343                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.422343                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5074.193548                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5074.193548                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       273000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       273000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       255000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       255000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400250                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400250                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419381                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419381                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  47116196500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  47116196500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819631                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819631                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511670                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511670                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112346.998314                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112346.998314                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419381                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419381                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46696815500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46696815500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511670                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511670                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111346.998314                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111346.998314                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.715080                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15319538                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1000230                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.316015                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        307546500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.715080                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.897346                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.897346                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34880417                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34880417                       # Number of data accesses
system.cpu3.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5612395101.503759                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   32528938490.790951                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          129     96.99%     96.99% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.74% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 265562218000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   118149206500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 746448548500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10484260                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10484260                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10484260                       # number of overall hits
system.cpu3.icache.overall_hits::total       10484260                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        29505                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         29505                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        29505                       # number of overall misses
system.cpu3.icache.overall_misses::total        29505                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    977553000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    977553000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    977553000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    977553000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10513765                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10513765                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10513765                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10513765                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002806                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002806                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002806                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002806                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 33131.774276                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 33131.774276                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 33131.774276                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 33131.774276                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          143                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          143                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        21005                       # number of writebacks
system.cpu3.icache.writebacks::total            21005                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         8468                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8468                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         8468                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8468                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        21037                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        21037                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        21037                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        21037                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    654425500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    654425500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    654425500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    654425500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002001                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 31108.309170                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 31108.309170                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 31108.309170                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 31108.309170                       # average overall mshr miss latency
system.cpu3.icache.replacements                 21005                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10484260                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10484260                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        29505                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        29505                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    977553000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    977553000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10513765                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10513765                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002806                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002806                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 33131.774276                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 33131.774276                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         8468                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8468                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        21037                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        21037                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    654425500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    654425500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 31108.309170                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 31108.309170                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.988371                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10435580                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            21005                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           496.814092                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        313112000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.988371                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999637                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999637                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21048567                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21048567                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14398395                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14398395                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14398395                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14398395                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2260153                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2260153                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2260153                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2260153                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 197039339526                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 197039339526                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 197039339526                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 197039339526                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16658548                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16658548                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16658548                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16658548                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.135675                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.135675                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.135675                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.135675                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 87179.646478                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 87179.646478                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 87179.646478                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 87179.646478                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1467452                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        84299                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            25097                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            777                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    58.471212                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   108.492921                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       999867                       # number of writebacks
system.cpu3.dcache.writebacks::total           999867                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1671241                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1671241                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1671241                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1671241                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       588912                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       588912                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       588912                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       588912                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  57552882707                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  57552882707                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  57552882707                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  57552882707                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035352                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035352                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035352                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035352                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 97727.474915                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 97727.474915                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 97727.474915                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 97727.474915                       # average overall mshr miss latency
system.cpu3.dcache.replacements                999867                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11643662                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11643662                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1278245                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1278245                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 100956495000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 100956495000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12921907                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12921907                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.098921                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.098921                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 78980.551459                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 78980.551459                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       993048                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       993048                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       285197                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       285197                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  22752338500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  22752338500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.022071                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.022071                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 79777.622135                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 79777.622135                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2754733                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2754733                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       981908                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       981908                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  96082844526                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  96082844526                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736641                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736641                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.262778                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.262778                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 97853.204706                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 97853.204706                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       678193                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       678193                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303715                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303715                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  34800544207                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  34800544207                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081280                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081280                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 114582.895830                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 114582.895830                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          352                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          352                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          196                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          196                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4734500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4734500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.357664                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.357664                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24155.612245                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24155.612245                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          119                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           77                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       466000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       466000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.140511                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.140511                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6051.948052                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6051.948052                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          159                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       830000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       830000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.432065                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.432065                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5220.125786                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5220.125786                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       700000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       700000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.429348                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.429348                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4430.379747                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4430.379747                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       460500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       460500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       432500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       432500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396826                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396826                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422840                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422840                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  47308663500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  47308663500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819666                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819666                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515869                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515869                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 111883.131918                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 111883.131918                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422840                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422840                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  46885823500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  46885823500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515869                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515869                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 110883.131918                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 110883.131918                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.628618                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15807140                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1011519                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.627131                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        313123500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.628618                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.863394                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.863394                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35969808                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35969808                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1782835428.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4078939637.428626                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       483000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10999620000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   852117907000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12479848000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    141449150                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       141449150                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    141449150                       # number of overall hits
system.cpu0.icache.overall_hits::total      141449150                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28546659                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28546659                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28546659                       # number of overall misses
system.cpu0.icache.overall_misses::total     28546659                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 370968489494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 370968489494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 370968489494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 370968489494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    169995809                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    169995809                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    169995809                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    169995809                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167926                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167926                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167926                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167926                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12995.163094                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12995.163094                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12995.163094                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12995.163094                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2923                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.145455                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26922398                       # number of writebacks
system.cpu0.icache.writebacks::total         26922398                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1624226                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1624226                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1624226                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1624226                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26922433                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26922433                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26922433                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26922433                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 329019995498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 329019995498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 329019995498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 329019995498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.158371                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.158371                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.158371                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.158371                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12221.034982                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12221.034982                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12221.034982                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12221.034982                       # average overall mshr miss latency
system.cpu0.icache.replacements              26922398                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    141449150                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      141449150                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28546659                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28546659                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 370968489494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 370968489494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    169995809                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    169995809                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167926                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167926                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12995.163094                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12995.163094                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1624226                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1624226                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26922433                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26922433                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 329019995498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 329019995498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.158371                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.158371                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12221.034982                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12221.034982                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998145                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          168371290                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26922400                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.253948                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998145                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999942                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        366914050                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       366914050                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    344742966                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       344742966                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    344742966                       # number of overall hits
system.cpu0.dcache.overall_hits::total      344742966                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42373919                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42373919                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42373919                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42373919                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 815074614853                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 815074614853                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 815074614853                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 815074614853                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    387116885                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    387116885                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    387116885                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    387116885                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.109460                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.109460                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.109460                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.109460                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19235.289869                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19235.289869                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19235.289869                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19235.289869                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2062810                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        92495                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            40256                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            768                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.242299                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   120.436198                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25542704                       # number of writebacks
system.cpu0.dcache.writebacks::total         25542704                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17239540                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17239540                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17239540                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17239540                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     25134379                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     25134379                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     25134379                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25134379                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 401878253489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 401878253489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 401878253489                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 401878253489                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.064927                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.064927                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.064927                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.064927                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15989.185708                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15989.185708                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15989.185708                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15989.185708                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25542704                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    249170358                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      249170358                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     28188387                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     28188387                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 505506903000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 505506903000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    277358745                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    277358745                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101632                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101632                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17933.161731                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17933.161731                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7351915                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7351915                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     20836472                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     20836472                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 310324450500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 310324450500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075125                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075125                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14893.329854                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14893.329854                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     95572608                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      95572608                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14185532                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14185532                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 309567711853                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 309567711853                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758140                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758140                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.129244                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.129244                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 21822.777732                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 21822.777732                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9887625                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9887625                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4297907                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4297907                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  91553802989                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  91553802989                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039158                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039158                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 21301.950691                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21301.950691                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2264                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2264                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          812                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          812                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11159500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11159500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.263979                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.263979                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13743.226601                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13743.226601                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          765                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          765                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           47                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2068500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2068500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015280                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015280                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 44010.638298                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44010.638298                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2673                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2673                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          281                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          281                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2202500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2202500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2954                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2954                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.095125                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.095125                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7838.078292                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7838.078292                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          274                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          274                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1929500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1929500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.092756                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.092756                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7041.970803                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7041.970803                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       401952                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         401952                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417910                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417910                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  47438977000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  47438977000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819862                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819862                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509732                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509732                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113514.816587                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113514.816587                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417910                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417910                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  47021067000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  47021067000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509732                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509732                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112514.816587                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112514.816587                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.951707                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          370701800                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25552013                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.507734                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.951707                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998491                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998491                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        801437599                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       801437599                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26887881                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24444541                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               18126                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              178564                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               18695                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              176167                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               16400                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              181466                       # number of demand (read+write) hits
system.l2.demand_hits::total                 51921840                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26887881                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24444541                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              18126                       # number of overall hits
system.l2.overall_hits::.cpu1.data             178564                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              18695                       # number of overall hits
system.l2.overall_hits::.cpu2.data             176167                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              16400                       # number of overall hits
system.l2.overall_hits::.cpu3.data             181466                       # number of overall hits
system.l2.overall_hits::total                51921840                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             34547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1096872                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5213                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            813983                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              6335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            811417                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4637                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            817209                       # number of demand (read+write) misses
system.l2.demand_misses::total                3590213                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            34547                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1096872                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5213                       # number of overall misses
system.l2.overall_misses::.cpu1.data           813983                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             6335                       # number of overall misses
system.l2.overall_misses::.cpu2.data           811417                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4637                       # number of overall misses
system.l2.overall_misses::.cpu3.data           817209                       # number of overall misses
system.l2.overall_misses::total               3590213                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3137501475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 121068677184                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    489912485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 100351352482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    589527489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 100274941142                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    435978987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 100249032630                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     426596923874                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3137501475                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 121068677184                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    489912485                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 100351352482                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    589527489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 100274941142                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    435978987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 100249032630                       # number of overall miss cycles
system.l2.overall_miss_latency::total    426596923874                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26922428                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        25541413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          992547                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25030                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          987584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           21037                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          998675                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55512053                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26922428                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       25541413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         992547                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25030                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         987584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          21037                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         998675                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55512053                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001283                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.042945                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.223360                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.820095                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.253096                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.821618                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.220421                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.818293                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064674                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001283                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.042945                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.223360                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.820095                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.253096                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.821618                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.220421                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.818293                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064674                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90818.348192                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110376.303875                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93978.991943                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 123284.334540                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93058.798579                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 123580.034855                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 94021.778521                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 122672.452983                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118822.176811                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90818.348192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110376.303875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93978.991943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 123284.334540                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93058.798579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 123580.034855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 94021.778521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 122672.452983                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118822.176811                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1984142                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     61851                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.079384                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4501066                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3085629                       # number of writebacks
system.l2.writebacks::total                   3085629                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            271                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          54746                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            458                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          31571                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          31328                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            414                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          32511                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              151742                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           271                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         54746                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           458                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         31571                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         31328                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           414                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         32511                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             151742                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        34276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1042126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       782412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       780089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       784698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3438471                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        34276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1042126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       782412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       780089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       784698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5302397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8740868                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2779428975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 106305400824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    411344487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  89595189155                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    500192490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  89499741817                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    365221488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  89432029800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 378888549036                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2779428975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 106305400824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    411344487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  89595189155                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    500192490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  89499741817                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    365221488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  89432029800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 537471316797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 916359865833                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.040801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.203736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.788287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.235398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.789896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.200742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.785739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061941                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.040801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.203736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.788287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.235398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.789896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.200742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.785739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.157459                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81089.653839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102008.203254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86507.778549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 114511.522261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84893.497963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 114730.167733                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86483.894861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 113969.998394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110190.997404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81089.653839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102008.203254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86507.778549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 114511.522261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84893.497963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 114730.167733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86483.894861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 113969.998394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101363.839184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104836.254916                       # average overall mshr miss latency
system.l2.replacements                       13166798                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7115567                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7115567                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7115567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7115567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48207957                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48207957                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48207957                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48207957                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5302397                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5302397                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 537471316797                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 537471316797                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101363.839184                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101363.839184                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  111                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            94                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                108                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1629000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1658500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.959184                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.071429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.088235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.177778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.493151                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17329.787234                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15356.481481                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           108                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1884500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        61500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        62000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       159500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2167500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.959184                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.071429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.088235                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.177778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.493151                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20047.872340                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19937.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20069.444444                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            45                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                104                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           67                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            140                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.328358                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.148148                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.064516                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.533333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.257143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       449000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       161000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       728000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.328358                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.148148                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.064516                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.533333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.257143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20409.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20222.222222                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3901931                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            55529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            55342                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            58363                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4071165                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         803497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         652137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         651129                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         655718                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2762481                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  88920550441                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  79426534834                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  79322659935                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  79593802873                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  327263548083                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4705428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       707666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       706471                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6833646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.170760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.921532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.921664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.918268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.404247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110666.935211                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 121794.246967                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 121823.263800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 121384.196976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118467.257542                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        22400                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        12794                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        12782                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        13427                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            61403                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       781097                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       639343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       638347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       642291                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2701078                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  79063474641                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  71749335059                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  71630721652                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  71852137082                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 294295668434                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.165999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.903453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.903571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.899465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.395262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101221.070675                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 112223.540508                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 112212.827274                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 111868.509884                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108954.894466                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26887881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         18126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         18695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         16400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26941102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        34547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5213                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         6335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4637                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            50732                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3137501475                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    489912485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    589527489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    435978987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4652920436                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26922428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        21037                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26991834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001283                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.223360                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.253096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.220421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90818.348192                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93978.991943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93058.798579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 94021.778521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91715.691004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          271                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          458                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          443                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          414                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1586                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        34276                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4755                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5892                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        49146                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2779428975                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    411344487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    500192490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    365221488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4056187440                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.203736                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.235398                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.200742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001821                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81089.653839                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86507.778549                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84893.497963                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86483.894861                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82533.419607                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     20542610                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       123035                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       120825                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       123103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20909573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       293375                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       161846                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       160288                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       161491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          777000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  32148126743                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20924817648                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  20952281207                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  20655229757                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  94680455355                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     20835985                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       284881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       281113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       284594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21686573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.014080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.568118                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.570191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.567443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035829                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109580.321237                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 129288.444867                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 130716.467902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 127903.287223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121853.867896                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        32346                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        18777                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        18546                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        19084                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        88753                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       261029                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       143069                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       141742                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       142407                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       688247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27241926183                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  17845854096                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  17869020165                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  17579892718                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  80536693162                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.012528                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.502206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.504217                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.500387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031736                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104363.600148                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 124735.995191                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 126067.221889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 123448.234413                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 117017.136525                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          352                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          419                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          359                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          411                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1541                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          662                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          725                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          680                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          748                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2815                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17935396                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     15231371                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     17852876                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     19545377                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     70565020                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1014                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1144                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         1039                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         1159                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4356                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.652860                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.633741                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.654475                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.645384                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.646235                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27092.743202                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 21008.787586                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 26254.229412                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 26130.183155                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 25067.502664                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          171                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          192                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          185                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          214                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          762                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          491                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          533                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          495                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          534                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2053                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10073921                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     10986904                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     10255898                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     11027380                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     42344103                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.484221                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.465909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.476420                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.460742                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.471304                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20517.150713                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20613.328330                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20718.985859                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20650.524345                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20625.476376                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999888                       # Cycle average of tags in use
system.l2.tags.total_refs                   115879816                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13169099                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.799373                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.395387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.220849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.366791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.027578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.589457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.032020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.584183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.027584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.682083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.073956                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.474928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.050326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.130731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.009128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.010658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.313656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 899891507                       # Number of tag accesses
system.l2.tags.data_accesses                899891507                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2193664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      66766272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        304320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50091712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        377088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      49946752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        270336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      50242816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    332305024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          552497984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2193664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       304320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       377088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       270336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3145408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    197480256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       197480256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          34276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1043223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         782683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         780418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         785044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5192266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8632781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3085629                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3085629                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2537208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         77222352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           351979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         57936435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           436143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57768774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           312673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         58111203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    384346388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             639023154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2537208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       351979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       436143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       312673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3638002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      228407089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            228407089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      228407089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2537208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        77222352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          351979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        57936435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          436143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57768774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          312673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        58111203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    384346388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            867430242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2998517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     34274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    944520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    778218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    775769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    779209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5177867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002444155250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185337                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185337                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13739166                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2828377                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8632781                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3085629                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8632781                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3085629                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 128053                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 87112                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            465675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            466689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            518525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            675720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            534530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            542947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            579441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            584029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            629661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            512077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           509108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           552526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           527678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           471837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           449674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           484611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            178094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            189762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            187305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            219651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            190710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           186047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           210544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           193567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168697                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 449156141469                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                42523640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            608619791469                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52812.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71562.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5935788                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1610202                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8632781                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3085629                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  688014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  872319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1032372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1036844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  885293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  699648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  511209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  385117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  290561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  285464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 356137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 588278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 365700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 164366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 122415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  89605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  67025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  42659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  14448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  51946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 139407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 169515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 186911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 196749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 203857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 207625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 211874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 205569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 200846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 194899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 193089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 190784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  32856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  13531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  15435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  17254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  17513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  17585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  17554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  17453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  19334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3957211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.040959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.252239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.594184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1462848     36.97%     36.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1710573     43.23%     80.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       261594      6.61%     86.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       216951      5.48%     92.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        94959      2.40%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        48292      1.22%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26017      0.66%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18766      0.47%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       117211      2.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3957211                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.887092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    240.988921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185336    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185337                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.178561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.164039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.733639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172708     93.19%     93.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              581      0.31%     93.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7439      4.01%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2648      1.43%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1021      0.55%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              483      0.26%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              228      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              109      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               60      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               34      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               18      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185337                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              544302592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8195392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191903104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               552497984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            197480256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       629.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       221.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    639.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    228.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  864597738500                       # Total gap between requests
system.mem_ctrls.avgGap                      73781.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2193536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60449280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       304320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49805952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       377088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     49649216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       270336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     49869376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    331383488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191903104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2537059.560141929891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 69916073.284275412560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 351978.707138789643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57605923.346400544047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 436142.700833175273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57424641.358223281801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 312672.567603416916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 57679280.002294242382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 383280532.575521171093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 221956514.333072721958                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        34276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1043223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       782683                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       780418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       785044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5192266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3085629                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1350940823                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  63741530743                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    210351247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  56810423940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    251104285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  56817244966                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    186724628                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  56571064929                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 372680405908                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20934890113684                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39413.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61100.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44237.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     72584.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42617.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     72803.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44205.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     72061.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71776.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6784642.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14225000580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7560740550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29539408080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7699249440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68250240240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     144141647310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     210623098080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       482039384280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.530229                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 546063204921                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28870660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 289663890079                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14029578780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7456875195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31184349840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7952847480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68250240240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     194378421180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     168318446400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       491570759115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.554286                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 435530095450                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28870660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 400196999550                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      5973274124                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33523642970.273945                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 265562233500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   117938489500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 746659265500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12542606                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12542606                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12542606                       # number of overall hits
system.cpu1.icache.overall_hits::total       12542606                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        30511                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         30511                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        30511                       # number of overall misses
system.cpu1.icache.overall_misses::total        30511                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1005496000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1005496000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1005496000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1005496000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12573117                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12573117                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12573117                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12573117                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002427                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002427                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002427                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002427                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32955.196487                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32955.196487                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32955.196487                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32955.196487                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          203                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    33.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23307                       # number of writebacks
system.cpu1.icache.writebacks::total            23307                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7172                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7172                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7172                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7172                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23339                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23339                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23339                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23339                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    732703000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    732703000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    732703000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    732703000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001856                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001856                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001856                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001856                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31393.932902                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31393.932902                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31393.932902                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31393.932902                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23307                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12542606                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12542606                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        30511                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        30511                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1005496000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1005496000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12573117                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12573117                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002427                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002427                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32955.196487                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32955.196487                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7172                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7172                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23339                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23339                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    732703000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    732703000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31393.932902                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31393.932902                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988794                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12542915                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23307                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           538.160853                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        301282500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988794                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999650                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999650                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25169573                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25169573                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13985768                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13985768                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13985768                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13985768                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2204619                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2204619                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2204619                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2204619                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 196503727726                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 196503727726                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 196503727726                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 196503727726                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16190387                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16190387                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16190387                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16190387                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.136168                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.136168                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.136168                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.136168                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89132.738004                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89132.738004                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89132.738004                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89132.738004                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1562363                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        78960                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            26325                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            665                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.349022                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   118.736842                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       993135                       # number of writebacks
system.cpu1.dcache.writebacks::total           993135                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1618297                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1618297                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1618297                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1618297                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       586322                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       586322                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       586322                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       586322                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  57692522320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  57692522320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  57692522320                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  57692522320                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.036214                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036214                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036214                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036214                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98397.335116                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98397.335116                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98397.335116                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98397.335116                       # average overall mshr miss latency
system.cpu1.dcache.replacements                993135                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11295232                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11295232                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1230246                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1230246                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  99807815500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  99807815500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12525478                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12525478                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.098219                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.098219                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81128.339779                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81128.339779                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       944823                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       944823                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       285423                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       285423                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  23048725000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  23048725000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80752.865046                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80752.865046                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2690536                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2690536                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       974373                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       974373                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96695912226                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96695912226                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664909                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664909                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.265866                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.265866                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99239.112974                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99239.112974                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       673474                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       673474                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300899                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300899                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  34643797320                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34643797320                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.082103                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.082103                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 115134.305265                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 115134.305265                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          351                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          351                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          192                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5653000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5653000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.353591                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.353591                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29442.708333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29442.708333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           79                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           79                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       460500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       460500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.145488                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.145488                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5829.113924                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5829.113924                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          217                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          217                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       917000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       917000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.430446                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.430446                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5591.463415                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5591.463415                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          158                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       779000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       779000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.414698                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.414698                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4930.379747                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4930.379747                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       299500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       299500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       279500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       279500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401513                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401513                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418134                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418134                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  47278621500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  47278621500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819647                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819647                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510139                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510139                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113070.502518                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113070.502518                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418134                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418134                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  46860487500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  46860487500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510139                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510139                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112070.502518                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112070.502518                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.370383                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15392232                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1004272                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.326756                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        301294000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.370383                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.917824                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.917824                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35026217                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35026217                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 864597755000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48680800                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10201196                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     48400417                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10081169                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8421138                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1119                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           678                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1797                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           67                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           67                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6874766                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6874766                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26991839                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21688962                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4356                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4356                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     80767258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     76637909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2991593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2977915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        63079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3011749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             166594546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3446068800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3269383680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2985344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127083456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3201792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126474496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2690688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127906560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7105794816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21632963                       # Total snoops (count)
system.tol2bus.snoopTraffic                 200269952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         77169109                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.072657                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.308973                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               72188830     93.55%     93.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4691667      6.08%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  57756      0.07%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 135558      0.18%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  83431      0.11%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  11867      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           77169109                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       111090688240                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1501910593                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37782921                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1518399322                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          31769981                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       38330004537                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40420370899                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1507886055                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          35255893                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1470386994000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117187                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741304                       # Number of bytes of host memory used
host_op_rate                                   117443                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12837.61                       # Real time elapsed on the host
host_tick_rate                               47188646                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1504394727                       # Number of instructions simulated
sim_ops                                    1507680886                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.605789                       # Number of seconds simulated
sim_ticks                                605789239000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.928683                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               73654513                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            73707079                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3535368                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        108788481                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7060                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          11983                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4923                       # Number of indirect misses.
system.cpu0.branchPred.lookups              109459112                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2169                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1014                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3533251                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  46228001                       # Number of branches committed
system.cpu0.commit.bw_lim_events              8835115                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4402                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      160636477                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           191905991                       # Number of instructions committed
system.cpu0.commit.committedOps             191906792                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1178077670                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.162898                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.973292                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1129260354     95.86%     95.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12697249      1.08%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13403780      1.14%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2123261      0.18%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1474106      0.13%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       901372      0.08%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       729035      0.06%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8653398      0.73%     99.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      8835115      0.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1178077670                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               13836                       # Number of function calls committed.
system.cpu0.commit.int_insts                191296391                       # Number of committed integer instructions.
system.cpu0.commit.loads                     57179581                       # Number of loads committed
system.cpu0.commit.membars                       1263                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1314      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133987908     69.82%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1123      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             300      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       57180539     29.80%     99.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        735293      0.38%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        191906792                       # Class of committed instruction
system.cpu0.commit.refs                      57915926                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  191905991                       # Number of Instructions Simulated
system.cpu0.committedOps                    191906792                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.266535                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.266535                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1022733344                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2169                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            63109499                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             372837109                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                38936781                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                118018519                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3534188                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4524                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             17834010                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  109459112                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 71282204                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1124191431                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               676214                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     438186111                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                7072610                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.091020                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          73329081                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          73661573                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.364370                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1201056842                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.364836                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.759713                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               911320666     75.88%     75.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               180005164     14.99%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                88155690      7.34%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6504177      0.54%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14034702      1.17%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4844      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1027926      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     620      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3053      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1201056842                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     217                       # number of floating regfile writes
system.cpu0.idleCycles                        1528859                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3631674                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59940545                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.354653                       # Inst execution rate
system.cpu0.iew.exec_refs                   238457441                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    756700                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              296099837                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            100568091                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3479                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1323127                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1152492                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          351256930                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            237700741                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2347010                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            426500845                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2376192                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            483361687                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3534188                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            487806625                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     16750740                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          111230                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          969                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          244                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     43388510                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       416147                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           244                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1648661                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1983013                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                240546681                       # num instructions consuming a value
system.cpu0.iew.wb_count                    261163504                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.703445                       # average fanout of values written-back
system.cpu0.iew.wb_producers                169211334                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.217168                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     262142610                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               518927726                       # number of integer regfile reads
system.cpu0.int_regfile_writes              201454805                       # number of integer regfile writes
system.cpu0.ipc                              0.159578                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.159578                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2044      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            189140444     44.10%     44.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1447      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  324      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     44.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           238869744     55.70%     99.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             833527      0.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             61      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             428847854                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    324                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                648                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          323                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               361                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   30546136                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.071228                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1135522      3.72%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              29408420     96.28%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2192      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             459391622                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2094355045                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    261163181                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        510606935                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 351252087                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                428847854                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4843                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      159350141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          5057006                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           441                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    128856132                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1201056842                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.357059                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.050890                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1020907191     85.00%     85.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           79798009      6.64%     91.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           34038992      2.83%     94.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           16170973      1.35%     95.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           28308913      2.36%     98.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           15277786      1.27%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3859254      0.32%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1886956      0.16%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             808768      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1201056842                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.356605                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2213886                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          431614                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           100568091                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1152492                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1054                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1202585701                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8992778                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              834751527                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            144950740                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              31059295                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                47155084                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             175191349                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1391586                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            498606279                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             361810915                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          270954704                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                123729417                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                517394                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3534188                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            191771452                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               126003972                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              326                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       498605953                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        115174                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2480                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                104945864                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2448                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1521776789                       # The number of ROB reads
system.cpu0.rob.rob_writes                  728088979                       # The number of ROB writes
system.cpu0.timesIdled                          19179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  730                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.946370                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               57615501                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            57646417                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2931581                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         82812762                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4337                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           7553                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3216                       # Number of indirect misses.
system.cpu1.branchPred.lookups               83551032                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          461                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           807                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2930527                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34032967                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6780304                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4077                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      123854892                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           141395806                       # Number of instructions committed
system.cpu1.commit.committedOps             141397038                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    918712437                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.153908                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.946610                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    882597483     96.07%     96.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9460730      1.03%     97.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9965847      1.08%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1520134      0.17%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1228786      0.13%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       673423      0.07%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       480589      0.05%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      6005141      0.65%     99.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6780304      0.74%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    918712437                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                5910                       # Number of function calls committed.
system.cpu1.commit.int_insts                140787474                       # Number of committed integer instructions.
system.cpu1.commit.loads                     41902757                       # Number of loads committed
system.cpu1.commit.membars                       1766                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1766      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98860683     69.92%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            112      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             224      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       41903564     29.64%     99.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        630689      0.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        141397038                       # Class of committed instruction
system.cpu1.commit.refs                      42534253                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  141395806                       # Number of Instructions Simulated
system.cpu1.committedOps                    141397038                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.626926                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.626926                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            798223802                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1066                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            48655975                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             282416445                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30275186                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 92275315                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2931230                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3039                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13033810                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   83551032                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 54791540                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    877672500                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               616934                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     335014799                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5864568                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.089167                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          56134556                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          57619838                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.357532                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         936739343                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.357643                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.752050                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               714710710     76.30%     76.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               138026554     14.73%     91.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                67135817      7.17%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6878058      0.73%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8920135      0.95%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4272      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1063084      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      70      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     643      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           936739343                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         280221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3016648                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44984118                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.334670                       # Inst execution rate
system.cpu1.iew.exec_refs                   172210590                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    655359                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              229372897                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             75668341                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2728                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1292355                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1031375                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          264034651                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            171555231                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2052902                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            313592384                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1756627                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            379899287                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2931230                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            383093727                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     12026673                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           67387                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          843                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     33765584                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       399879                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           217                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1246016                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1770632                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                181053472                       # num instructions consuming a value
system.cpu1.iew.wb_count                    195701813                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.701011                       # average fanout of values written-back
system.cpu1.iew.wb_producers                126920549                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.208856                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     196522062                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               383044893                       # number of integer regfile reads
system.cpu1.int_regfile_writes              150886934                       # number of integer regfile writes
system.cpu1.ipc                              0.150900                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.150900                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2254      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            142279477     45.08%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 407      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  224      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           172655870     54.70%     99.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             707054      0.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             315645286                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   21720173                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.068812                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 912628      4.20%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              20807517     95.80%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   28      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             337363205                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1593781002                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    195701813                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        386672469                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 264029995                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                315645286                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               4656                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      122637613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          4030914                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           579                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     97537017                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    936739343                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.336962                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.024553                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          803751294     85.80%     85.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59197624      6.32%     92.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           25187256      2.69%     94.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           12148544      1.30%     96.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20593955      2.20%     98.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10696488      1.14%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3059988      0.33%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1424222      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             679972      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      936739343                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.336861                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1819381                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          444284                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            75668341                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1031375                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    488                       # number of misc regfile reads
system.cpu1.numCycles                       937019564                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   274463454                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              651132521                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106735641                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              23357650                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36625930                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             137940399                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1106846                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            376307378                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             272971304                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          204412578                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 95947907                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                480993                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2931230                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            150036132                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                97676937                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       376307378                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         65623                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              2068                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 75775710                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          2022                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1177181320                       # The number of ROB reads
system.cpu1.rob.rob_writes                  548549585                       # The number of ROB writes
system.cpu1.timesIdled                           4095                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.953652                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               40093550                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            40112141                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2381553                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         57744004                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              4167                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           7950                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3783                       # Number of indirect misses.
system.cpu2.branchPred.lookups               58512371                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          480                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           801                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2380399                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  22651052                       # Number of branches committed
system.cpu2.commit.bw_lim_events              4773886                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           4011                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       88815240                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            94502452                       # Number of instructions committed
system.cpu2.commit.committedOps              94503692                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    625768045                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.151020                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.935163                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    601052017     96.05%     96.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6979941      1.12%     97.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6650905      1.06%     98.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1102184      0.18%     98.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       807287      0.13%     98.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       508079      0.08%     98.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       301464      0.05%     98.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3592282      0.57%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      4773886      0.76%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    625768045                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                5840                       # Number of function calls committed.
system.cpu2.commit.int_insts                 93894066                       # Number of committed integer instructions.
system.cpu2.commit.loads                     27489499                       # Number of loads committed
system.cpu2.commit.membars                       1782                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1782      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        66409140     70.27%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            112      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             224      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       27490300     29.09%     99.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        602134      0.64%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         94503692                       # Class of committed instruction
system.cpu2.commit.refs                      28092434                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   94502452                       # Number of Instructions Simulated
system.cpu2.committedOps                     94503692                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.765706                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.765706                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            537492455                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1215                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            33125916                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             197187608                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                22508132                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 68245198                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2381130                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 3294                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              8442390                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   58512371                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 38677182                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    596955907                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               568816                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     237518843                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                4764568                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.091515                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          39731114                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          40097717                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.371485                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         639069305                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.371669                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.771138                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               482530505     75.51%     75.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                97254074     15.22%     90.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                46925590      7.34%     98.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5266105      0.82%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 5967012      0.93%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    6512      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1118886      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      52      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     569      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           639069305                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         306531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2458275                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                30390203                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.318626                       # Inst execution rate
system.cpu2.iew.exec_refs                   107394246                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    630088                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              164852232                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             51898249                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              2589                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1225755                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              982838                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          182326663                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            106764158                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1785227                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            203721485                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1215079                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            245642307                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2381130                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            247783054                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      7499305                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           47683                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          723                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          264                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     24408750                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       379903                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           264                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       973069                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1485206                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                122673512                       # num instructions consuming a value
system.cpu2.iew.wb_count                    132428905                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.694576                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 85206043                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.207122                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     133049222                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               250468396                       # number of integer regfile reads
system.cpu2.int_regfile_writes              102033245                       # number of integer regfile writes
system.cpu2.ipc                              0.147804                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.147804                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             2252      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             97043782     47.22%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 557      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  224      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.22% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           107784756     52.45%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             675141      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             205506712                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   12889532                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.062721                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 574919      4.46%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      4.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              12314592     95.54%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   21      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             218393992                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1065831596                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    132428905                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        270149886                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 182322137                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                205506712                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               4526                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       87822971                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2859335                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           515                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     70654771                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    639069305                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.321572                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.994078                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          550515593     86.14%     86.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           40513720      6.34%     92.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           16916304      2.65%     95.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            8294644      1.30%     96.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           13046523      2.04%     98.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            6408423      1.00%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2023636      0.32%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             897267      0.14%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             453195      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      639069305                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.321418                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1491082                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          439950                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            51898249                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             982838                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    470                       # number of misc regfile reads
system.cpu2.numCycles                       639375836                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   572107089                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              442673509                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             71252626                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              14934931                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                27009647                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              88583632                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               927823                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            260951148                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             189665753                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          142386592                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 69988458                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                458107                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2381130                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             96956683                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                71133966                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       260951148                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         59878                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1966                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 47895204                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1926                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   804310660                       # The number of ROB reads
system.cpu2.rob.rob_writes                  379956369                       # The number of ROB writes
system.cpu2.timesIdled                           3810                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.902181                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               25506790                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            25531765                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1876832                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         36640431                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              4313                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          10745                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6432                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37420430                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          505                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           838                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1875617                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13910536                       # Number of branches committed
system.cpu3.commit.bw_lim_events              3042276                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           4113                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       59165041                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58094364                       # Number of instructions committed
system.cpu3.commit.committedOps              58095624                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    365514658                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.158942                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.949023                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    349533703     95.63%     95.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5037282      1.38%     97.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4194139      1.15%     98.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       785279      0.21%     98.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       521344      0.14%     98.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       376310      0.10%     98.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       161182      0.04%     98.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1863143      0.51%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      3042276      0.83%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    365514658                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                5946                       # Number of function calls committed.
system.cpu3.commit.int_insts                 57486111                       # Number of committed integer instructions.
system.cpu3.commit.loads                     16278218                       # Number of loads committed
system.cpu3.commit.membars                       1786                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1786      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        41235841     70.98%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            112      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             224      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       16279056     28.02%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        578605      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         58095624                       # Class of committed instruction
system.cpu3.commit.refs                      16857661                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58094364                       # Number of Instructions Simulated
system.cpu3.committedOps                     58095624                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.455337                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.455337                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            304046393                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1289                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            20789254                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             127481787                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16150264                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 47723883                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1876425                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3609                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              4918455                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   37420430                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 25124876                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    346919636                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               511489                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     154369015                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                3755280                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.099783                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25918120                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          25511103                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.411630                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         374715420                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.411972                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.817011                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               274610571     73.29%     73.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                61452359     16.40%     89.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                29634275      7.91%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4553023      1.22%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 3394886      0.91%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   10494      0.00%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1058998      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      56      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     758      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           374715420                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         303256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1991945                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                19197816                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.322969                       # Inst execution rate
system.cpu3.iew.exec_refs                    59573914                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    606926                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              100910253                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             32587892                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              2641                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1221986                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              950673                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          116610726                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             58966988                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1582988                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            121119459                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                707301                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            129209205                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1876425                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            130423662                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3911611                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           32700                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          540                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16309674                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       371230                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           297                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       832066                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1159879                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 74775348                       # num instructions consuming a value
system.cpu3.iew.wb_count                     83430793                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.705785                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 52775348                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.222471                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      83917842                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               150151190                       # number of integer regfile reads
system.cpu3.int_regfile_writes               64117561                       # number of integer regfile writes
system.cpu3.ipc                              0.154911                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.154911                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             2303      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             62159376     50.66%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 756      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  224      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     50.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            59891356     48.81%     99.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             648432      0.53%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             122702447                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6659112                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.054270                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 311459      4.68%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      4.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               6347620     95.32%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   33      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             129359256                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         628472959                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     83430793                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        175126113                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 116606136                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                122702447                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               4590                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       58515102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1693533                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           477                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     46403102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    374715420                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.327455                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.980488                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          319315975     85.22%     85.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26464361      7.06%     92.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           11334851      3.02%     95.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            5046396      1.35%     96.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7263269      1.94%     98.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            3382603      0.90%     99.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1157908      0.31%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             484799      0.13%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             265258      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      374715420                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.327190                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1401901                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          432989                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            32587892                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             950673                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    517                       # number of misc regfile reads
system.cpu3.numCycles                       375018676                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   836463549                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              252077318                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             43608676                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               8095472                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19065603                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              47945320                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               738458                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            167599579                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             122354285                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           92047206                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 48312365                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                477019                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1876425                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             53316109                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                48438530                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       167599579                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         67600                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1989                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 26491394                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1949                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   479730200                       # The number of ROB reads
system.cpu3.rob.rob_writes                  243740411                       # The number of ROB writes
system.cpu3.timesIdled                           3948                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         40619459                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             10034418                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            66742291                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           14479416                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2812308                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     82200549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     161984156                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4022492                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2375501                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     51272115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     41883880                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    103120499                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       44259381                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           82152731                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       796247                       # Transaction distribution
system.membus.trans_dist::CleanEvict         78997301                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22870                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1539                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13402                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13178                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      82152733                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            38                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    244150039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              244150039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5309577984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5309577984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7974                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          82190582                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                82190582    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            82190582                       # Request fanout histogram
system.membus.respLayer1.occupancy       421614119660                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             69.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        196371084603                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              32.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                596                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          299                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    956861103.678930                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2222347904.414220                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        52500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   7577502500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            299                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   319687769000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 286101470000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     38672629                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        38672629                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     38672629                       # number of overall hits
system.cpu2.icache.overall_hits::total       38672629                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4553                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4553                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4553                       # number of overall misses
system.cpu2.icache.overall_misses::total         4553                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    287311500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    287311500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    287311500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    287311500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     38677182                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     38677182                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     38677182                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     38677182                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000118                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000118                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000118                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000118                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63103.777729                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63103.777729                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63103.777729                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63103.777729                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          212                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    35.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4116                       # number of writebacks
system.cpu2.icache.writebacks::total             4116                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          437                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          437                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          437                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          437                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4116                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4116                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4116                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4116                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    258906500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    258906500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    258906500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    258906500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62902.453839                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62902.453839                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62902.453839                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62902.453839                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4116                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     38672629                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       38672629                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4553                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4553                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    287311500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    287311500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     38677182                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     38677182                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000118                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000118                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63103.777729                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63103.777729                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          437                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          437                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4116                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4116                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    258906500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    258906500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62902.453839                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62902.453839                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           38828358                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4148                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9360.742044                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         77358480                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        77358480                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     26624626                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26624626                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     26624626                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26624626                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     13330555                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13330555                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     13330555                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13330555                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1395450742435                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1395450742435                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1395450742435                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1395450742435                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     39955181                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     39955181                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     39955181                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     39955181                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333638                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.333638                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333638                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.333638                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 104680.618507                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104680.618507                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 104680.618507                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104680.618507                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    476104047                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        18169                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          7635110                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            266                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.357196                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    68.304511                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9218159                       # number of writebacks
system.cpu2.dcache.writebacks::total          9218159                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4099154                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4099154                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4099154                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4099154                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      9231401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9231401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      9231401                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9231401                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 1114217251945                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1114217251945                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 1114217251945                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1114217251945                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.231044                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.231044                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.231044                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.231044                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120698.608147                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120698.608147                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120698.608147                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120698.608147                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9218145                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     26159919                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       26159919                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     13194086                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     13194086                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1385206883000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1385206883000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     39354005                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     39354005                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.335267                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.335267                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104986.952715                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104986.952715                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3983322                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3983322                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      9210764                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9210764                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 1113085783000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1113085783000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.234049                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.234049                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 120846.195060                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 120846.195060                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       464707                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        464707                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       136469                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       136469                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10243859435                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10243859435                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       601176                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       601176                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.227003                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.227003                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 75063.636687                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75063.636687                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       115832                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       115832                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        20637                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        20637                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1131468945                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1131468945                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.034328                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.034328                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 54827.200901                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 54827.200901                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          928                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          928                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          346                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          346                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     14852000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     14852000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         1274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.271586                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.271586                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 42924.855491                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 42924.855491                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          194                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          194                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1427000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1427000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.152276                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.152276                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7355.670103                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7355.670103                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          496                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          496                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          437                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          437                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2442000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2442000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          933                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          933                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.468382                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.468382                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5588.100686                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5588.100686                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          434                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          434                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      2064000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2064000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.465166                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.465166                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4755.760369                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4755.760369                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       897500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       897500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       841500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       841500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          254                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            254                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          547                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          547                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2654000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2654000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          801                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          801                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.682896                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.682896                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4851.919561                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4851.919561                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          547                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          547                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      2107000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      2107000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.682896                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.682896                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3851.919561                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3851.919561                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.497001                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35863675                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9225995                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.887242                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.497001                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.921781                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.921781                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         89142346                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        89142346                       # Number of data accesses
system.cpu3.numPwrStateTransitions                616                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          309                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1353657145.631068                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   3226349673.921723                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          309    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  11168575000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            309                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   187509181000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 418280058000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     25119967                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        25119967                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     25119967                       # number of overall hits
system.cpu3.icache.overall_hits::total       25119967                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4909                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4909                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4909                       # number of overall misses
system.cpu3.icache.overall_misses::total         4909                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    299530998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    299530998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    299530998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    299530998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     25124876                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     25124876                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     25124876                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     25124876                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000195                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000195                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000195                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000195                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61016.703606                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61016.703606                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61016.703606                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61016.703606                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1722                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    57.400000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4424                       # number of writebacks
system.cpu3.icache.writebacks::total             4424                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          485                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          485                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          485                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          485                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         4424                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4424                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         4424                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4424                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    272584998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    272584998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    272584998                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    272584998                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000176                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000176                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000176                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000176                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61615.053797                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61615.053797                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61615.053797                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61615.053797                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4424                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     25119967                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       25119967                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4909                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4909                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    299530998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    299530998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     25124876                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     25124876                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000195                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000195                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61016.703606                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61016.703606                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          485                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          485                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         4424                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4424                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    272584998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    272584998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61615.053797                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61615.053797                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           25194108                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4456                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5653.973968                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         50254176                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        50254176                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16790106                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16790106                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16790106                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16790106                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      7767720                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7767720                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      7767720                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7767720                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 808021843131                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 808021843131                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 808021843131                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 808021843131                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     24557826                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     24557826                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     24557826                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     24557826                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.316303                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.316303                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.316303                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.316303                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 104023.039339                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 104023.039339                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 104023.039339                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 104023.039339                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    254981048                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        41979                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3993647                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            536                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    63.846666                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    78.319030                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      5101780                       # number of writebacks
system.cpu3.dcache.writebacks::total          5101780                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2654321                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2654321                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2654321                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2654321                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      5113399                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5113399                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      5113399                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5113399                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 620131333134                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 620131333134                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 620131333134                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 620131333134                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.208219                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.208219                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.208219                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.208219                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 121275.756720                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121275.756720                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 121275.756720                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121275.756720                       # average overall mshr miss latency
system.cpu3.dcache.replacements               5101767                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     16347872                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       16347872                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      7632321                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7632321                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 797555808000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 797555808000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     23980193                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     23980193                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.318276                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.318276                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 104497.152046                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104497.152046                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2538729                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2538729                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      5093592                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5093592                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 618986570000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 618986570000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.212408                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.212408                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 121522.605266                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 121522.605266                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       442234                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        442234                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       135399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       135399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10466035131                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10466035131                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       577633                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       577633                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.234403                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.234403                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 77297.728425                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77297.728425                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       115592                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       115592                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19807                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19807                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1144763134                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1144763134                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.034290                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.034290                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 57795.887010                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 57795.887010                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          903                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          903                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          382                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          382                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     18921000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     18921000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.297276                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.297276                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 49531.413613                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 49531.413613                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          191                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          191                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          191                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          191                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2379500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2379500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.148638                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.148638                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12458.115183                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12458.115183                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          577                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          577                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          379                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          379                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1970500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1970500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          956                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          956                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.396444                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.396444                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5199.208443                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5199.208443                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          377                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          377                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1654500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1654500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.394351                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.394351                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4388.594164                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4388.594164                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1018000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1018000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       957000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       957000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          313                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            313                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          525                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          525                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      2491000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      2491000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          838                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          838                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.626492                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.626492                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4744.761905                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4744.761905                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          525                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          525                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1966000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1966000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.626492                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.626492                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3744.761905                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3744.761905                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.048157                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           21909188                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5108639                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.288655                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.048157                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.876505                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.876505                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         54230420                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        54230420                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 70                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           35                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    128468757.142857                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   141847537.822531                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           35    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    286503500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             35                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   601292832500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4496406500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     71261922                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        71261922                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     71261922                       # number of overall hits
system.cpu0.icache.overall_hits::total       71261922                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        20282                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         20282                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        20282                       # number of overall misses
system.cpu0.icache.overall_misses::total        20282                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1284931999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1284931999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1284931999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1284931999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     71282204                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     71282204                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     71282204                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     71282204                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000285                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000285                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000285                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000285                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63353.318164                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63353.318164                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63353.318164                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63353.318164                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1539                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.300000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18484                       # number of writebacks
system.cpu0.icache.writebacks::total            18484                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1797                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1797                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1797                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1797                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18485                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18485                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18485                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18485                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1169343999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1169343999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1169343999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1169343999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000259                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000259                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000259                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000259                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63259.074872                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63259.074872                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63259.074872                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63259.074872                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18484                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     71261922                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       71261922                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        20282                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        20282                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1284931999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1284931999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     71282204                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     71282204                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000285                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000285                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63353.318164                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63353.318164                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1797                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1797                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18485                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18485                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1169343999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1169343999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63259.074872                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63259.074872                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           71280698                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18516                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3849.681249                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        142582892                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       142582892                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     52262189                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        52262189                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     52262189                       # number of overall hits
system.cpu0.dcache.overall_hits::total       52262189                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     27726794                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      27726794                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     27726794                       # number of overall misses
system.cpu0.dcache.overall_misses::total     27726794                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2636742535526                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2636742535526                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2636742535526                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2636742535526                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     79988983                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     79988983                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     79988983                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     79988983                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.346633                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.346633                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.346633                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.346633                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 95097.274338                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95097.274338                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 95097.274338                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95097.274338                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    927909366                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        16131                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         17038786                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            269                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.458655                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    59.966543                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19941846                       # number of writebacks
system.cpu0.dcache.writebacks::total         19941846                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7771428                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7771428                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7771428                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7771428                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19955366                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19955366                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19955366                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19955366                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2148676270933                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2148676270933                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2148676270933                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2148676270933                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.249476                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.249476                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.249476                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.249476                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 107674.109858                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 107674.109858                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 107674.109858                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 107674.109858                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19941804                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     51682818                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       51682818                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27572178                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27572178                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2625309096000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2625309096000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     79254996                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79254996                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.347892                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.347892                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 95215.876526                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95215.876526                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7646102                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7646102                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19926076                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19926076                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2147085105000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2147085105000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.251417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.251417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 107752.530152                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 107752.530152                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       579371                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        579371                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       154616                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       154616                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  11433439526                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  11433439526                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       733987                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       733987                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.210652                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.210652                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73947.324507                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73947.324507                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       125326                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       125326                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        29290                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        29290                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1591165933                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1591165933                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039905                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039905                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 54324.545340                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54324.545340                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          952                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          952                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          617                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          617                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14656500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14656500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.393244                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.393244                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23754.457050                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23754.457050                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          560                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          560                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           57                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           57                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       327000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       327000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.036329                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.036329                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5736.842105                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5736.842105                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          706                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          706                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6167000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6167000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1330                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1330                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.530827                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.530827                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8735.127479                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8735.127479                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          690                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          690                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5479000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5479000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.518797                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.518797                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7940.579710                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7940.579710                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          849                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            849                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          165                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          165                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       754500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       754500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1014                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1014                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.162722                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.162722                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4572.727273                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4572.727273                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          165                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          165                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       589500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       589500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.162722                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.162722                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3572.727273                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3572.727273                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981770                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           72225887                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19947014                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.620887                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981770                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999430                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999430                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        179932774                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       179932774                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1338201                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2079                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              937094                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1853                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              647080                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2079                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              382840                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3317423                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6197                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1338201                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2079                       # number of overall hits
system.l2.overall_hits::.cpu1.data             937094                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1853                       # number of overall hits
system.l2.overall_hits::.cpu2.data             647080                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2079                       # number of overall hits
system.l2.overall_hits::.cpu3.data             382840                       # number of overall hits
system.l2.overall_hits::total                 3317423                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             12288                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          18600075                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2287                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13455361                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2263                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           8568075                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2345                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           4716054                       # number of demand (read+write) misses
system.l2.demand_misses::total               45358748                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            12288                       # number of overall misses
system.l2.overall_misses::.cpu0.data         18600075                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2287                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13455361                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2263                       # number of overall misses
system.l2.overall_misses::.cpu2.data          8568075                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2345                       # number of overall misses
system.l2.overall_misses::.cpu3.data          4716054                       # number of overall misses
system.l2.overall_misses::total              45358748                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1071900965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 2082082617528                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    213982994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1616332646595                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    229466968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 1076808215264                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    239229898                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 597498568993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5374476629205                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1071900965                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 2082082617528                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    213982994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1616332646595                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    229466968                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 1076808215264                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    239229898                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 597498568993                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5374476629205                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18485                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19938276                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4366                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14392455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4116                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         9215155                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            4424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         5098894                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48676171                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18485                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19938276                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4366                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14392455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4116                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        9215155                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           4424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        5098894                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48676171                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.664755                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.932883                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.523820                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.934890                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.549806                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.929781                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.530063                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.924917                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.931847                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.664755                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.932883                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.523820                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.934890                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.549806                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.929781                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.530063                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.924917                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.931847                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87231.523844                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111939.474305                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93564.929602                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120125.550448                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101399.455590                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 125676.796161                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102017.014072                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 126694.598703                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118488.204948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87231.523844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111939.474305                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93564.929602                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120125.550448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101399.455590                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 125676.796161                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102017.014072                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 126694.598703                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118488.204948                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           94738469                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   9814553                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       9.652856                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  36692741                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              796247                       # number of writebacks
system.l2.writebacks::total                    796247                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         402610                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            535                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         232979                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            581                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          87486                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            440                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          52164                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              776871                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        402610                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           535                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        232979                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           581                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         87486                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           440                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         52164                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             776871                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        12212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18197465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13222382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      8480589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      4663890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          44581877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        12212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18197465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13222382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      8480589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      4663890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     38891193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         83473070                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    944929466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1875485632457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    160366495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1468295926565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    170980468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 985728874166                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    188873899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 546997165142                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4877972748658                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    944929466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1875485632457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    160366495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1468295926565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    170980468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 985728874166                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    188873899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 546997165142                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 3609609909911                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8487582658569                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.660644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.912690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.401283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.918702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.408649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.920287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.430606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.914687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.915887                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.660644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.912690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.401283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.918702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.408649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.920287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.430606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.914687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.714865                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77377.126269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103063.016330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91533.387557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111046.249198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 101653.072533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 116233.539223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 99146.403675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 117283.461905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109416.046988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77377.126269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103063.016330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91533.387557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111046.249198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 101653.072533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 116233.539223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 99146.403675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 117283.461905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92813.041500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101680.489990                       # average overall mshr miss latency
system.l2.replacements                      122461185                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       916859                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           916859                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       916859                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       916859                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     44591048                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         44591048                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     44591048                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     44591048                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     38891193                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       38891193                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 3609609909911                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 3609609909911                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92813.041500                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92813.041500                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1662                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             954                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             947                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             767                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4330                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          5457                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4156                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3581                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3229                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              16423                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    105052303                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     70340885                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     54049397                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     57716892                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    287159477                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         7119                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5110                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4528                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         3996                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            20753                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.766540                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.813307                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.790857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.808058                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.791355                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19250.925967                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 16925.140760                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 15093.380899                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 17874.540725                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17485.202277                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           28                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           34                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             116                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         5430                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4128                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3554                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3195                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         16307                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    110203464                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     84088465                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     72010969                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     65921966                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    332224864                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.762748                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.807828                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.784894                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.799550                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.785766                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20295.297238                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20370.267684                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20261.949634                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20632.853208                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20373.144294                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           117                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                248                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           74                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              118                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          191                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           46                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            366                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.387435                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.304348                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.239130                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.322404                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           74                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          118                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1498000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       428499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       239000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       230999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2396498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.387435                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.304348                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.239130                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.322404                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20243.243243                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20404.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20999.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20309.305085                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             9418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7560                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             7317                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             7185                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31480                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          11173                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7283                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           7327                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           7272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               33055                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1210047199                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    893018943                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    872046935                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data    900200919                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3875313996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        20591                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        14843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        14644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        14457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64535                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.542616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.490669                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.500341                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.503009                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.512203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108301.011277                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122616.908280                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119018.279651                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 123790.005363                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117238.360188                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         5461                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         4834                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         4837                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         4785                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            19917                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data         5712                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         2449                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         2490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         2487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13138                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    620865221                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    365269473                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    359785958                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    374104942                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1720025594                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.277403                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.164994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.170036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.172027                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.203579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108694.891632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 149150.458555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 144492.352610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 150424.182549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 130919.896027                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2079                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1853                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2079                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12208                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        12288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            19183                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1071900965                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    213982994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    229466968                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    239229898                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1754580825                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4366                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4116                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         4424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          31391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.664755                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.523820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.549806                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.530063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.611099                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87231.523844                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93564.929602                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101399.455590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102017.014072                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91465.402961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          535                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          581                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          440                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1632                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        12212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1752                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1682                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        17551                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    944929466                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    160366495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    170980468                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    188873899                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1465150328                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.660644                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.401283                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.408649                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.430606                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.559109                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77377.126269                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91533.387557                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 101653.072533                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 99146.403675                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83479.592502                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1328783                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       929534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       639763                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       375655                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3273735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     18588902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13448078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      8560748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      4708782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        45306510                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2080872570329                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1615439627652                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 1075936168329                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 596598368074                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5368846734384                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19917685                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14377612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      9200511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      5084437                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      48580245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.933286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.935349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.930464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.926117                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.932612                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111941.661230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120124.201217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125682.495073                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126699.084407                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118500.558405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       397149                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       228145                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        82649                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        47379                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       755322                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18191753                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13219933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      8478099                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      4661403                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     44551188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1874864767236                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1467930657092                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 985369088208                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 546623060200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 4874787572736                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.913347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.919480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.921481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.916798                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.917064                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103061.247986                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111039.190372                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 116225.239668                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 117265.780324                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109419.923274                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           16                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                63                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              57                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       878992                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       471998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       100999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       343996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1795985                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data           36                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           29                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           120                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.361111                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.448276                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.571429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.555556                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.475000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 67614.769231                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 36307.538462                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  6312.437500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 22933.066667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31508.508772                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        97500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       210498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       271498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       207500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       786996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.138889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.344828                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.464286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.370370                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.316667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21049.800000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20884.461538                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20710.421053                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999998                       # Cycle average of tags in use
system.l2.tags.total_refs                   131005380                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 122461331                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.069769                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.306129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.023008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.290440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.920779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.002288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.481189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.967718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.003521                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.317283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.176413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.092512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.054394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.030746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.328180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 876109523                       # Number of tag accesses
system.l2.tags.data_accesses                876109523                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        781568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1164888192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        112128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     846339328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        107712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     542769088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        121984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     298499136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2404999040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5258618176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       781568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       112128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       107712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       121984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1123392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50959808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50959808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          12212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18201378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13224052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        8480767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        4664049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     37578110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            82165909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       796247                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             796247                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1290165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1922926518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           185094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1397085444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           177804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        895970171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           201364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        492744203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3970026018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8680606781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1290165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       185094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       177804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       201364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1854427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       84121349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84121349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       84121349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1290165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1922926518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          185094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1397085444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          177804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       895970171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          201364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       492744203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3970026018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8764728130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    789714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     12213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18127115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13171163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   8443571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   4637114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  37442110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.021085557750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49293                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49293                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            99111410                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             745982                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    82165911                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     796247                       # Number of write requests accepted
system.mem_ctrls.readBursts                  82165911                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   796247                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 327284                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6533                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3839663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4024825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4646505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4956855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6551181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6122270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8553117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8268574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4613101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4576641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4002874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5726837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4419978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3577900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3718522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4239784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            51861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34772                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      37.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3904402207235                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               409193135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5438876463485                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47708.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66458.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        26                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 63698249                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  710077                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              82165911                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               796247                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1386457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2271363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2888181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3349335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3450899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3604808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3172987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2639273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2295330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2469639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                9304071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               21740499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               15392940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                3398761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2122925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1274959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 651527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 273123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  98175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  53375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  26160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  26699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  17311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  23033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  25079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  25491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  25597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  25587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  25380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  25262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  24994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  24838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  24662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  24763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  24618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  24410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  24095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     44                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     18220036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    290.241826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.821684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.480541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5663996     31.09%     31.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5267917     28.91%     60.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2317196     12.72%     72.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1407672      7.73%     80.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       891355      4.89%     85.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       472421      2.59%     87.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       334243      1.83%     89.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       259355      1.42%     91.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1605881      8.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     18220036                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1660.249995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    230.233869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  20978.539457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        49078     99.56%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071          172      0.35%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607           12      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-327679            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::327680-393215            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::458752-524287            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-589823            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::589824-655359           10      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-720895            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-851967            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::851968-917503            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::917504-983039            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::983040-1.04858e+06            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.11411e+06-1.17965e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.31072e+06-1.37626e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.44179e+06-1.50733e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49293                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.299625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            48912     99.23%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              109      0.22%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              132      0.27%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               57      0.12%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49293                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5237672128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                20946176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50542400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5258618304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50959808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8646.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8680.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        68.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    67.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  605789232000                       # Total gap between requests
system.mem_ctrls.avgGap                       7301.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       781632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1160135360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       112128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    842954432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       107712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    540388544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       121984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    296775296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2396295040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     50542400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1290270.525918008294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1915080832.262852191925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 185094.076918721868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1391497863.830492973328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 177804.412930484541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 892040513.780073881149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 201363.761762034206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 489898593.263060569763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3955657984.211898326874                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 83432317.291459843516                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        12213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18201378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13224052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1683                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      8480767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1906                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      4664049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     37578111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       796247                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    437171551                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1116382387631                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     86492778                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 915405243646                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     99829538                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 630328799737                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    108378106                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 351585724196                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 2424442436302                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19921282311379                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35795.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61335.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49368.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69222.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     59316.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     74324.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     56861.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     75382.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64517.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25018973.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          56516648580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          30039333885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        249012048180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1937778840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47820835920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     274002243300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1884336960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       661213225665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1091.490543                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2697371446                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20228780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 582863087554                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          73574337060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          39105702735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        335315748600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2184585660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47820835920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     274352665620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1589244480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       773943120075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1277.578191                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1944335101                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20228780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 583616123899                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                586                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          294                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    466937430.272109                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   1062389985.218808                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          294    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3722521000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            294                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   468509634500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 137279604500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     54786689                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        54786689                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     54786689                       # number of overall hits
system.cpu1.icache.overall_hits::total       54786689                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4851                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4851                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4851                       # number of overall misses
system.cpu1.icache.overall_misses::total         4851                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    276123499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    276123499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    276123499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    276123499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     54791540                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     54791540                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     54791540                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     54791540                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000089                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000089                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 56920.943929                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56920.943929                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 56920.943929                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56920.943929                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          746                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.384615                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4366                       # number of writebacks
system.cpu1.icache.writebacks::total             4366                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          485                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          485                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          485                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          485                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4366                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4366                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4366                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4366                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    245817999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    245817999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    245817999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    245817999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 56302.794091                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56302.794091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 56302.794091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56302.794091                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4366                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     54786689                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       54786689                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4851                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4851                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    276123499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    276123499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     54791540                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     54791540                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000089                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 56920.943929                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56920.943929                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          485                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          485                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4366                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4366                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    245817999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    245817999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 56302.794091                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56302.794091                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           54814085                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4398                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         12463.411778                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        109587446                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       109587446                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     39291105                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        39291105                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     39291105                       # number of overall hits
system.cpu1.dcache.overall_hits::total       39291105                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20431666                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20431666                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20431666                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20431666                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2071239651839                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2071239651839                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2071239651839                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2071239651839                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     59722771                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     59722771                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     59722771                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     59722771                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.342108                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.342108                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.342108                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.342108                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 101373.997198                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101373.997198                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 101373.997198                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101373.997198                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    720680472                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        18801                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12226874                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            311                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.942332                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.453376                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14396239                       # number of writebacks
system.cpu1.dcache.writebacks::total         14396239                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6022168                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6022168                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6022168                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6022168                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14409498                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14409498                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14409498                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14409498                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1667515124354                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1667515124354                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1667515124354                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1667515124354                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.241273                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.241273                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.241273                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.241273                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 115723.332232                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 115723.332232                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 115723.332232                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 115723.332232                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14396205                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38798391                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38798391                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     20294707                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     20294707                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2060705318000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2060705318000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     59093098                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     59093098                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.343436                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.343436                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101539.052424                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101539.052424                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5906506                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5906506                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14388201                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14388201                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1666339067000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1666339067000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.243484                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.243484                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 115812.884946                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 115812.884946                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       492714                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        492714                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       136959                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       136959                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  10534333839                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10534333839                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       629673                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       629673                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.217508                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.217508                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 76915.966377                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76915.966377                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       115662                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       115662                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        21297                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        21297                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1176057354                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1176057354                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.033822                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.033822                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 55221.737991                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 55221.737991                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          988                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          988                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          315                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          315                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     11508500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     11508500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.241750                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.241750                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36534.920635                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36534.920635                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          170                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          170                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          145                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          145                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       978000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       978000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.111282                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.111282                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6744.827586                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6744.827586                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          533                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          533                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          461                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          461                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2758500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2758500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          994                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          994                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.463783                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.463783                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5983.731020                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5983.731020                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          455                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          455                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2353500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2353500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.457746                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.457746                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5172.527473                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5172.527473                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       813500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       813500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       763500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       763500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          255                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            255                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          552                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          552                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      2561000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      2561000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          807                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          807                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.684015                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.684015                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4639.492754                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4639.492754                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          552                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          552                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      2009000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      2009000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.684015                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.684015                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3639.492754                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3639.492754                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.943697                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           53707602                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14403569                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.728770                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.943697                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998241                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998241                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133855290                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133855290                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 605789239000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48650504                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1713106                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47772531                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       121664938                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         55204649                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           27082                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1787                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          28869                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          169                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          169                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65796                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65796                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         31391                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     48619118                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          120                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          120                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        55453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59843762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43204572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     27670521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        13272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     15319247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             146132273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2365952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2552327808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       558848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1842476160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       526848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1179731968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       566272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    652842688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6231396544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       177713898                       # Total snoops (count)
system.tol2bus.snoopTraffic                  53539904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        228916529                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.226089                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.469297                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              181251501     79.18%     79.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1               44506639     19.44%     98.62% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2384974      1.04%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 614775      0.27%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 158640      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          228916529                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       103012392921                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             17.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13877669895                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6460328                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        7687752084                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6860473                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29965638257                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27768404                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21651751948                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6811303                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            16509                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
