Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> 
Reading design: MiniAlu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MiniAlu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MiniAlu"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : MiniAlu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "RAM.v" in library work
Compiling verilog file "Module_ROM.v" in library work
Compiling verilog include file "Defintions.v"
Module <RAM_DUAL_READ_PORT> compiled
Compiling verilog file "Collaterals.v" in library work
Module <ROM> compiled
Module <UPCOUNTER_POSEDGE> compiled
Compiling verilog file "MiniAlu.v" in library work
Compiling verilog include file "Defintions.v"
Module <FFD_POSEDGE_SYNCRONOUS_RESET> compiled
Module <MiniAlu> compiled
No errors in compilation
Analysis of file <"MiniAlu.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MiniAlu> in library <work>.

Analyzing hierarchy for module <ROM> in library <work>.

Analyzing hierarchy for module <RAM_DUAL_READ_PORT> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000000010000"
	MEM_SIZE = "00000000000000000000000000001000"

Analyzing hierarchy for module <UPCOUNTER_POSEDGE> in library <work> with parameters.
	SIZE = "00000000000000000000000000010000"

Analyzing hierarchy for module <FFD_POSEDGE_SYNCRONOUS_RESET> in library <work> with parameters.
	SIZE = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MiniAlu>.
Module <MiniAlu> is correct for synthesis.
 
Analyzing module <ROM> in library <work>.
Module <ROM> is correct for synthesis.
 
Analyzing module <RAM_DUAL_READ_PORT> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000000010000
	MEM_SIZE = 32'sb00000000000000000000000000001000
INFO:Xst:1433 - Contents of array <Ram> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <Ram> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <Ram> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <RAM_DUAL_READ_PORT> is correct for synthesis.
 
Analyzing module <UPCOUNTER_POSEDGE> in library <work>.
	SIZE = 32'sb00000000000000000000000000010000
Module <UPCOUNTER_POSEDGE> is correct for synthesis.
 
Analyzing module <FFD_POSEDGE_SYNCRONOUS_RESET> in library <work>.
	SIZE = 32'sb00000000000000000000000000001000
Module <FFD_POSEDGE_SYNCRONOUS_RESET> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ROM>.
    Related source file is "Module_ROM.v".
    Found 16x28-bit ROM for signal <oInstruction$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <ROM> synthesized.


Synthesizing Unit <RAM_DUAL_READ_PORT>.
    Related source file is "RAM.v".
WARNING:Xst:647 - Input <iWriteAddress<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iReadAddress0<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iReadAddress1<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9x16-bit dual-port RAM <Mram_Ram> for signal <Ram>.
    Found 9x16-bit dual-port RAM <Mram_Ram_ren> for signal <Ram>.
    Found 16-bit register for signal <oDataOut0>.
    Found 16-bit register for signal <oDataOut1>.
    Summary:
	inferred   2 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <RAM_DUAL_READ_PORT> synthesized.


Synthesizing Unit <UPCOUNTER_POSEDGE>.
    Related source file is "Collaterals.v".
    Found 16-bit up counter for signal <Q>.
    Summary:
	inferred   1 Counter(s).
Unit <UPCOUNTER_POSEDGE> synthesized.


Synthesizing Unit <FFD_POSEDGE_SYNCRONOUS_RESET>.
    Related source file is "Collaterals.v".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FFD_POSEDGE_SYNCRONOUS_RESET> synthesized.


Synthesizing Unit <MiniAlu>.
    Related source file is "MiniAlu.v".
WARNING:Xst:1780 - Signal <rResultTop> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit comparator lessequal for signal <rBranchTaken$cmp_le0000> created at line 164.
    Found 16-bit adder for signal <rResult$addsub0000> created at line 148.
    Found 8-bit comparator equal for signal <wA$cmp_eq0000> created at line 121.
    Found 8-bit comparator equal for signal <wB$cmp_eq0000> created at line 122.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <MiniAlu> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 9x16-bit dual-port RAM                                : 2
# ROMs                                                 : 1
 16x28-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 2
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 9
 16-bit register                                       : 2
 8-bit register                                        : 7
# Comparators                                          : 3
 16-bit comparator lessequal                           : 1
 8-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <Q_4> of sequential type is unconnected in block <FFD1>.
WARNING:Xst:2677 - Node <Q_5> of sequential type is unconnected in block <FFD1>.
WARNING:Xst:2677 - Node <Q_6> of sequential type is unconnected in block <FFD1>.
WARNING:Xst:2677 - Node <Q_7> of sequential type is unconnected in block <FFD1>.

Synthesizing (advanced) Unit <RAM_DUAL_READ_PORT>.
INFO:Xst:3231 - The small RAM <Mram_Ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to signal <iWriteEnable>  | high     |
    |     addrA          | connected to signal <iWriteAddress> |          |
    |     diA            | connected to signal <iDataIn>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     addrB          | connected to signal <iReadAddress0> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_Ram_ren> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to signal <iWriteEnable>  | high     |
    |     addrA          | connected to signal <iWriteAddress> |          |
    |     diA            | connected to signal <iDataIn>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     addrB          | connected to signal <iReadAddress1> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM_DUAL_READ_PORT> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 9x16-bit dual-port distributed RAM                    : 2
# ROMs                                                 : 1
 16x28-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 2
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 88
 Flip-Flops                                            : 88
# Comparators                                          : 3
 16-bit comparator lessequal                           : 1
 8-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MiniAlu> ...

Optimizing unit <RAM_DUAL_READ_PORT> ...

Optimizing unit <FFD_POSEDGE_SYNCRONOUS_RESET> ...
WARNING:Xst:1710 - FF/Latch <FFD1/Q_3> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD2/Q_4> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD2/Q_6> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD3/Q_4> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD3/Q_5> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD3/Q_6> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD3/Q_7> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD4/Q_3> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD4/Q_4> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD4/Q_5> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD4/Q_6> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD4/Q_7> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_IDST/Q_3> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_IDST/Q_4> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_IDST/Q_5> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_IDST/Q_6> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_IDST/Q_7> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <FFD1/Q_7> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <FFD1/Q_6> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <FFD1/Q_5> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <FFD1/Q_4> of sequential type is unconnected in block <MiniAlu>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <FFD2/Q_7> in Unit <MiniAlu> is equivalent to the following FF/Latch, which will be removed : <FFD2/Q_5> 
INFO:Xst:2261 - The FF/Latch <FFD3/Q_3> in Unit <MiniAlu> is equivalent to the following FF/Latch, which will be removed : <FFD3/Q_1> 
Found area constraint ratio of 100 (+ 5) on block MiniAlu, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MiniAlu.ngr
Top Level Output File Name         : MiniAlu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 245
#      GND                         : 1
#      LUT2                        : 9
#      LUT2_D                      : 1
#      LUT3                        : 36
#      LUT4                        : 90
#      LUT4_D                      : 6
#      LUT4_L                      : 4
#      MULT_AND                    : 15
#      MUXCY                       : 46
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 81
#      FD                          : 48
#      FDRE                        : 33
# RAMS                             : 32
#      RAM16X1D                    : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      108  out of   4656     2%  
 Number of Slice Flip Flops:             81  out of   9312     0%  
 Number of 4 input LUTs:                210  out of   9312     2%  
    Number used as logic:               146
    Number used as RAMs:                 64
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 113   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 15.314ns (Maximum Frequency: 65.301MHz)
   Minimum input arrival time before clock: 8.639ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 15.314ns (frequency: 65.301MHz)
  Total number of paths / destination ports: 612060 / 377
-------------------------------------------------------------------------
Delay:               15.314ns (Levels of Logic = 16)
  Source:            FFD2/Q_2 (FF)
  Destination:       DataRam/oDataOut1_15 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: FFD2/Q_2 to DataRam/oDataOut1_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.622  FFD2/Q_2 (FFD2/Q_2)
     LUT4_D:I0->O          8   0.704   0.836  wA_cmp_eq0000851 (wA_cmp_eq0000851)
     LUT2:I1->O           16   0.704   1.034  wA<10>11 (wA<10>_mand)
     MULT_AND:I1->LO       0   0.741   0.000  wA<8>_mand_0 (wA<8>_mand3)
     MUXCY:DI->O           1   0.888   0.000  Mcompar_rBranchTaken_cmp_le0000_cy<8> (Mcompar_rBranchTaken_cmp_le0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rBranchTaken_cmp_le0000_cy<9> (Mcompar_rBranchTaken_cmp_le0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rBranchTaken_cmp_le0000_cy<10> (Mcompar_rBranchTaken_cmp_le0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rBranchTaken_cmp_le0000_cy<11> (Mcompar_rBranchTaken_cmp_le0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rBranchTaken_cmp_le0000_cy<12> (Mcompar_rBranchTaken_cmp_le0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rBranchTaken_cmp_le0000_cy<13> (Mcompar_rBranchTaken_cmp_le0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rBranchTaken_cmp_le0000_cy<14> (Mcompar_rBranchTaken_cmp_le0000_cy<14>)
     MUXCY:CI->O           1   0.459   0.424  Mcompar_rBranchTaken_cmp_le0000_cy<15> (rBranchTaken_cmp_le0000)
     LUT4:I3->O           37   0.704   1.268  rBranchTaken1 (rBranchTaken)
     LUT4:I3->O            3   0.704   0.566  InstructionRom/oInstruction_and000088 (InstructionRom/oInstruction_and000088)
     LUT4_D:I2->O          9   0.704   0.824  InstructionRom/oInstruction_and0000116 (InstructionRom/oInstruction_and0000)
     LUT4:I3->O           17   0.704   1.051  InstructionRom/oInstruction<0>1 (wInstruction<0>)
     RAM16X1D:DPRA0->DPO    1   0.704   0.420  DataRam/Mram_Ram1 (DataRam/_varindex0000<0>)
     FD:D                      0.308          DataRam/oDataOut0_0
    ----------------------------------------
    Total                     15.314ns (8.269ns logic, 7.045ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 983 / 222
-------------------------------------------------------------------------
Offset:              8.639ns (Levels of Logic = 5)
  Source:            Reset (PAD)
  Destination:       DataRam/oDataOut1_15 (FF)
  Destination Clock: Clock rising

  Data Path: Reset to DataRam/oDataOut1_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.218   1.446  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            5   0.704   0.668  wIPInitialValue<0>1 (Madd__AUX_Initial_1_cy<0>)
     LUT4_D:I2->O          5   0.704   0.712  InstructionRom/Mrom_oInstruction_mux00001821 (N3)
     LUT4:I1->O           17   0.704   1.051  InstructionRom/oInstruction<0>1 (wInstruction<0>)
     RAM16X1D:DPRA0->DPO    1   0.704   0.420  DataRam/Mram_Ram1 (DataRam/_varindex0000<0>)
     FD:D                      0.308          DataRam/oDataOut0_0
    ----------------------------------------
    Total                      8.639ns (4.342ns logic, 4.297ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            FF_LEDS/Q_7 (FF)
  Destination:       oLed<7> (PAD)
  Source Clock:      Clock rising

  Data Path: FF_LEDS/Q_7 to oLed<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.420  FF_LEDS/Q_7 (FF_LEDS/Q_7)
     OBUF:I->O                 3.272          oLed_7_OBUF (oLed<7>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 43.00 secs
Total CPU time to Xst completion: 35.62 secs
 
--> 


Total memory usage is 525772 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    7 (   0 filtered)

