# Sadhana's Progress

<ins> Week 1 </ins> 
Basics of Verilog
