<dec f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='37' type='17'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='880' u='r' c='_ZN4llvm24addPredicatedMveVpredNOpERNS_19MachineInstrBuilderEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='988' u='r' c='_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='994' u='r' c='_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1200' u='r' c='_ZN12_GLOBAL__N_115ARMExpandPseudo18CMSEClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1211' u='r' c='_ZN12_GLOBAL__N_115ARMExpandPseudo18CMSEClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1289' c='_ZN12_GLOBAL__N_115ARMExpandPseudo21CMSESaveClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8D16673597'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1383' c='_ZN12_GLOBAL__N_115ARMExpandPseudo22CMSESaveClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_84870581'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='84' u='r' c='_ZL18isVectorPredicatedPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='88' u='r' c='_ZL17isVectorPredicatePN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='92' u='r' c='_ZL9hasVPRUseRN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='1002' u='r' c='_ZN12_GLOBAL__N_115LowOverheadLoop16ValidateLiveOutsEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='1156' u='r' c='_ZN12_GLOBAL__N_115LowOverheadLoop15ValidateMVEInstEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='1575' u='r' c='_ZN12_GLOBAL__N_119ARMLowOverheadLoops16ConvertVPTBlocksERNS_15LowOverheadLoopE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='3606' u='r' c='_ZN12_GLOBAL__N_110ARMOperand13CreateRegListERN4llvm15SmallVectorImplISt4pairIjjEEENS1_5SMLocES7_'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='3612' u='r' c='_ZN12_GLOBAL__N_110ARMOperand13CreateRegListERN4llvm15SmallVectorImplISt4pairIjjEEENS1_5SMLocES7_'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='4453' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser17parseRegisterListERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEb'/>
<use f='llvm/build/lib/Target/ARM/ARMGenAsmMatcher.inc' l='9487' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5921' u='r' c='_ZL20DecodeForVMRSandVMSRRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5942' u='r' c='_ZL20DecodeForVMRSandVMSRRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='6132' u='r' c='_ZL13DecodeVSCCLRMRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='6599' u='r' c='_ZL13DecodeMVEVCMPRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='6636' u='r' c='_ZL13DecodeMveVCTPRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='6646' u='r' c='_ZL14DecodeMVEVPNOTRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='6647' u='r' c='_ZL14DecodeMVEVPNOTRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTBlockPass.cpp' l='75' u='r' c='_ZL22findVCMPToFoldIntoVPSTN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_18TargetRegisterInfoERj'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTBlockPass.cpp' l='77' u='r' c='_ZL22findVCMPToFoldIntoVPSTN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_18TargetRegisterInfoERj'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTBlockPass.cpp' l='129' u='r' c='_ZL27IsVPRDefinedOrKilledByBlockN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTBlockPass.cpp' l='129' u='r' c='_ZL27IsVPRDefinedOrKilledByBlockN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_'/>
