

================================================================
== Vivado HLS Report for 'resnet50_1'
================================================================
* Date:           Sun Jun  6 15:12:40 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.289|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+-----------+--------+-----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min  |    max    |   min  |    max    |   Type  |
    +--------+-----------+--------+-----------+---------+
    |  105399|  171298463|  105399|  171298463|   none  |
    +--------+-----------+--------+-----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+------+---------+------+---------+---------+
        |                       |            |     Latency    |    Interval    | Pipeline|
        |        Instance       |   Module   |  min |   max   |  min |   max   |   Type  |
        +-----------------------+------------+------+---------+------+---------+---------+
        |grp_conv_layer_fu_493  |conv_layer  |   826|  7413938|   826|  7413938|   none  |
        |grp_add_fu_562         |add         |  1581|   100365|  1581|   100365|   none  |
        +-----------------------+------------+------+---------+------+---------+---------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  50176|  50176|         2|          2|          1|  25088|    yes   |
        |- Loop 2  |  12544|  12544|         2|          1|          1|  12544|    yes   |
        |- Loop 3  |  12545|  12545|         3|          1|          1|  12544|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|   36143|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |       65|   1452|   149494|  240332|   29|
|Memory           |     1069|      -|     3072|       0|   84|
|Multiplexer      |        -|      -|        -|    1377|    -|
|Register         |        -|      -|     1216|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |     1134|   1452|   153782|  277852|  113|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |       57|     73|       14|      53|   88|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+--------+--------+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
    +-----------------------------+---------------------------+---------+-------+--------+--------+-----+
    |grp_add_fu_562               |add                        |        0|    258|   37541|   59533|    0|
    |grp_conv_layer_fu_493        |conv_layer                 |       57|   1194|  111304|  179972|   29|
    |resnet50_1_AXILiteS_s_axi_U  |resnet50_1_AXILiteS_s_axi  |        0|      0|      36|      40|    0|
    |resnet50_1_ddr_V_m_axi_U     |resnet50_1_ddr_V_m_axi     |        8|      0|     613|     787|    0|
    +-----------------------------+---------------------------+---------+-------+--------+--------+-----+
    |Total                        |                           |       65|   1452|  149494|  240332|   29|
    +-----------------------------+---------------------------+---------+-------+--------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+---------------------+---------+------+----+-----+-------+------+------+-------------+
    |   Memory   |        Module       | BRAM_18K|  FF  | LUT| URAM| Words | Bits | Banks| W*Bits*Banks|
    +------------+---------------------+---------+------+----+-----+-------+------+------+-------------+
    |buf2_V_U    |resnet50_1_buf2_V    |        0|     0|   0|   28|  25088|   288|     1|      7225344|
    |buf1_V_U    |resnet50_1_buf2_V    |        0|     0|   0|   28|  25088|   288|     1|      7225344|
    |buf0_V_U    |resnet50_1_buf2_V    |        0|     0|   0|   28|  25088|   288|     1|      7225344|
    |outbuf_V_U  |resnet50_1_outbuf_V  |     1069|  3072|   0|    0|  12544|  1536|     1|     19267584|
    +------------+---------------------+---------+------+----+-----+-------+------+------+-------------+
    |Total       |                     |     1069|  3072|   0|   84|  87808|  2400|     4|     40943616|
    +------------+---------------------+---------+------+----+-----+-------+------+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+------+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+------+------------+------------+
    |add_ln351_1_fu_1019_p2      |     +    |      0|  0|    20|          13|           1|
    |add_ln351_fu_999_p2         |     +    |      0|  0|    21|          14|           1|
    |empty_32_fu_1214_p2         |     +    |      0|  0|    16|           9|           4|
    |empty_33_fu_1344_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_35_fu_1472_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_39_fu_1662_p2         |     +    |      0|  0|    16|           9|           4|
    |empty_40_fu_1792_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_42_fu_1920_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_44_fu_1972_p2         |     +    |      0|  0|    16|           9|           4|
    |empty_45_fu_2096_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_46_fu_2138_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_47_fu_2180_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_49_fu_2232_p2         |     +    |      0|  0|    16|           9|           4|
    |empty_50_fu_2356_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_51_fu_2398_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_52_fu_2440_p2         |     +    |      0|  0|    16|           9|           9|
    |i_1_fu_1042_p2              |     +    |      0|  0|     9|           2|           1|
    |i_fu_982_p2                 |     +    |      0|  0|    21|          14|           1|
    |l_fu_761_p2                 |     +    |      0|  0|    22|          15|           1|
    |sub_ln214_10_fu_1384_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_11_fu_1414_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_12_fu_1546_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_13_fu_1552_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_14_fu_1558_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_15_fu_1588_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_16_fu_1692_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_17_fu_1698_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_18_fu_1704_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_19_fu_1734_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_1_fu_1104_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_20_fu_1820_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_21_fu_1826_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_22_fu_1832_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_23_fu_1862_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_24_fu_2002_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_25_fu_2008_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_26_fu_2014_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_27_fu_2044_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_28_fu_2262_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_29_fu_2268_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_2_fu_1110_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_30_fu_2274_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_31_fu_2304_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_3_fu_1140_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_4_fu_1244_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_5_fu_1250_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_6_fu_1256_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_7_fu_1286_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_8_fu_1372_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_9_fu_1378_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_fu_1098_p2        |     -    |      0|  0|    16|           9|           9|
    |and_ln214_1_fu_1312_p2      |    and   |      0|  0|   288|         288|         288|
    |and_ln214_2_fu_1440_p2      |    and   |      0|  0|   288|         288|         288|
    |and_ln214_3_fu_1614_p2      |    and   |      0|  0|   288|         288|         288|
    |and_ln214_4_fu_1760_p2      |    and   |      0|  0|   288|         288|         288|
    |and_ln214_5_fu_1888_p2      |    and   |      0|  0|   288|         288|         288|
    |and_ln214_6_fu_2070_p2      |    and   |      0|  0|   288|         288|         288|
    |and_ln214_7_fu_2330_p2      |    and   |      0|  0|   288|         288|         288|
    |and_ln214_fu_1166_p2        |    and   |      0|  0|   288|         288|         288|
    |ap_block_state2             |    and   |      0|  0|     2|           1|           1|
    |ap_block_state70_io         |    and   |      0|  0|     2|           1|           1|
    |ap_block_state71_io         |    and   |      0|  0|     2|           1|           1|
    |startt_V_1_load_A           |    and   |      0|  0|     2|           1|           1|
    |startt_V_1_load_B           |    and   |      0|  0|     2|           1|           1|
    |stopt_V_1_load_A            |    and   |      0|  0|     2|           1|           1|
    |stopt_V_1_load_B            |    and   |      0|  0|     2|           1|           1|
    |sw0in_V_0_load_A            |    and   |      0|  0|     2|           1|           1|
    |sw0in_V_0_load_B            |    and   |      0|  0|     2|           1|           1|
    |sw0out_V_1_load_A           |    and   |      0|  0|     2|           1|           1|
    |sw0out_V_1_load_B           |    and   |      0|  0|     2|           1|           1|
    |icmp_ln214_1_fu_1224_p2     |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln214_2_fu_1356_p2     |   icmp   |      0|  0|    13|           9|           9|
    |icmp_ln214_3_fu_1522_p2     |   icmp   |      0|  0|    11|           8|           8|
    |icmp_ln214_4_fu_1672_p2     |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln214_5_fu_1804_p2     |   icmp   |      0|  0|    13|           9|           9|
    |icmp_ln214_6_fu_1982_p2     |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln214_7_fu_2242_p2     |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln214_fu_1074_p2       |   icmp   |      0|  0|    11|           8|           8|
    |icmp_ln291_fu_755_p2        |   icmp   |      0|  0|    13|          15|          14|
    |icmp_ln306_fu_976_p2        |   icmp   |      0|  0|    13|          14|          13|
    |icmp_ln351_fu_993_p2        |   icmp   |      0|  0|    13|          14|          13|
    |icmp_ln352_fu_1005_p2       |   icmp   |      0|  0|     9|           2|           3|
    |startt_V_1_state_cmp_full   |   icmp   |      0|  0|     8|           2|           1|
    |stopt_V_1_state_cmp_full    |   icmp   |      0|  0|     8|           2|           1|
    |sw0in_V_0_state_cmp_full    |   icmp   |      0|  0|     8|           2|           1|
    |sw0out_V_1_state_cmp_full   |   icmp   |      0|  0|     8|           2|           1|
    |lshr_ln214_10_fu_1754_p2    |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_11_fu_1876_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_12_fu_1882_p2    |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_13_fu_1930_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_14_fu_2058_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_15_fu_2064_p2    |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_16_fu_2106_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_17_fu_2148_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_18_fu_2190_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_19_fu_2318_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_1_fu_1160_p2     |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_20_fu_2324_p2    |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_21_fu_2366_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_22_fu_2408_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_23_fu_2450_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_2_fu_1300_p2     |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_3_fu_1306_p2     |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_4_fu_1428_p2     |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_5_fu_1434_p2     |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_6_fu_1482_p2     |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_7_fu_1602_p2     |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_8_fu_1608_p2     |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_9_fu_1748_p2     |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_fu_1154_p2       |   lshr   |      0|  0|  1275|         288|         288|
    |ap_block_pp2_stage0_11001   |    or    |      0|  0|     2|           1|           1|
    |ap_block_state74            |    or    |      0|  0|     2|           1|           1|
    |empty_30_fu_1068_p2         |    or    |      0|  0|     8|           8|           4|
    |empty_31_fu_1182_p2         |    or    |      0|  0|     5|           5|           4|
    |empty_34_fu_1350_p2         |    or    |      0|  0|     9|           9|           4|
    |empty_36_fu_1516_p2         |    or    |      0|  0|     8|           8|           4|
    |empty_37_fu_1630_p2         |    or    |      0|  0|     5|           5|           4|
    |empty_41_fu_1798_p2         |    or    |      0|  0|     9|           9|           4|
    |or_ln214_10_fu_2200_p2      |    or    |      0|  0|     5|           5|           4|
    |or_ln214_11_fu_2376_p2      |    or    |      0|  0|     5|           5|           4|
    |or_ln214_12_fu_2418_p2      |    or    |      0|  0|     5|           5|           4|
    |or_ln214_1_fu_1322_p2       |    or    |      0|  0|     5|           5|           2|
    |or_ln214_2_fu_1450_p2       |    or    |      0|  0|     5|           5|           2|
    |or_ln214_3_fu_1492_p2       |    or    |      0|  0|     5|           5|           3|
    |or_ln214_4_fu_1624_p2       |    or    |      0|  0|     5|           5|           3|
    |or_ln214_5_fu_1770_p2       |    or    |      0|  0|     5|           5|           3|
    |or_ln214_6_fu_1898_p2       |    or    |      0|  0|     5|           5|           3|
    |or_ln214_7_fu_1940_p2       |    or    |      0|  0|     5|           5|           4|
    |or_ln214_8_fu_2116_p2       |    or    |      0|  0|     5|           5|           4|
    |or_ln214_9_fu_2158_p2       |    or    |      0|  0|     5|           5|           4|
    |or_ln214_fu_1176_p2         |    or    |      0|  0|     5|           5|           1|
    |select_ln214_10_fu_1572_p3  |  select  |      0|  0|   241|           1|         288|
    |select_ln214_11_fu_1580_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_12_fu_1710_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_13_fu_1718_p3  |  select  |      0|  0|   241|           1|         288|
    |select_ln214_14_fu_1726_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_15_fu_1838_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_16_fu_1846_p3  |  select  |      0|  0|   241|           1|         288|
    |select_ln214_17_fu_1854_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_18_fu_2020_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_19_fu_2028_p3  |  select  |      0|  0|   241|           1|         288|
    |select_ln214_1_fu_1124_p3   |  select  |      0|  0|   241|           1|         288|
    |select_ln214_20_fu_2036_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_21_fu_2280_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_22_fu_2288_p3  |  select  |      0|  0|   241|           1|         288|
    |select_ln214_23_fu_2296_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_2_fu_1132_p3   |  select  |      0|  0|     9|           1|           9|
    |select_ln214_3_fu_1262_p3   |  select  |      0|  0|     9|           1|           9|
    |select_ln214_4_fu_1270_p3   |  select  |      0|  0|   241|           1|         288|
    |select_ln214_5_fu_1278_p3   |  select  |      0|  0|     9|           1|           9|
    |select_ln214_6_fu_1390_p3   |  select  |      0|  0|     9|           1|           9|
    |select_ln214_7_fu_1398_p3   |  select  |      0|  0|   241|           1|         288|
    |select_ln214_8_fu_1406_p3   |  select  |      0|  0|     9|           1|           9|
    |select_ln214_9_fu_1564_p3   |  select  |      0|  0|     9|           1|           9|
    |select_ln214_fu_1116_p3     |  select  |      0|  0|     9|           1|           9|
    |select_ln357_1_fu_1025_p3   |  select  |      0|  0|    13|           1|          13|
    |select_ln357_fu_1011_p3     |  select  |      0|  0|     2|           1|           1|
    |ap_enable_pp1               |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_pp2               |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp1_iter1     |    xor   |      0|  0|     2|           2|           1|
    |ap_enable_reg_pp2_iter1     |    xor   |      0|  0|     2|           2|           1|
    +----------------------------+----------+-------+---+------+------------+------------+
    |Total                       |          |      0|  0| 36143|        7681|       12282|
    +----------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+------+-----------+
    |               Name               | LUT | Input Size| Bits | Total Bits|
    +----------------------------------+-----+-----------+------+-----------+
    |ap_NS_fsm                         |  321|         72|     1|         72|
    |ap_enable_reg_pp1_iter1           |   15|          3|     1|          3|
    |ap_enable_reg_pp2_iter1           |    9|          2|     1|          2|
    |ap_enable_reg_pp2_iter2           |    9|          2|     1|          2|
    |ap_phi_mux_s_0_phi_fu_475_p4      |    9|          2|    13|         26|
    |buf0_V_address0                   |   33|          6|    15|         90|
    |buf0_V_address1                   |   15|          3|    15|         45|
    |buf0_V_ce0                        |   27|          5|     1|          5|
    |buf0_V_ce1                        |   15|          3|     1|          3|
    |buf0_V_d1                         |   15|          3|   288|        864|
    |buf0_V_we1                        |   15|          3|     1|          3|
    |buf1_V_address0                   |   21|          4|    15|         60|
    |buf1_V_ce0                        |   21|          4|     1|          4|
    |buf1_V_ce1                        |    9|          2|     1|          2|
    |buf1_V_we1                        |    9|          2|     1|          2|
    |buf2_V_address0                   |   27|          5|    15|         75|
    |buf2_V_address1                   |   21|          4|    15|         60|
    |buf2_V_ce0                        |   27|          5|     1|          5|
    |buf2_V_ce1                        |   21|          4|     1|          4|
    |buf2_V_d1                         |   21|          4|   288|       1152|
    |buf2_V_we1                        |   21|          4|     1|          4|
    |ddr_V_ARVALID                     |    9|          2|     1|          2|
    |ddr_V_RREADY                      |    9|          2|     1|          2|
    |grp_add_fu_562_OSIZE              |   21|          4|     7|         28|
    |grp_add_fu_562_SCALE1             |   41|          8|    32|        256|
    |grp_add_fu_562_SCALE2             |   41|          8|    32|        256|
    |grp_add_fu_562_TI                 |   21|          4|     7|         28|
    |grp_add_fu_562_input1_V_q0        |   21|          4|   288|       1152|
    |grp_add_fu_562_input2_V_q0        |   21|          4|   288|       1152|
    |grp_conv_layer_fu_493_K           |   15|          3|     4|         12|
    |grp_conv_layer_fu_493_OFFSET      |  113|         24|    23|        552|
    |grp_conv_layer_fu_493_OSIZE       |   21|          4|     7|         28|
    |grp_conv_layer_fu_493_P           |   15|          3|     1|          3|
    |grp_conv_layer_fu_493_S           |   15|          3|     4|         12|
    |grp_conv_layer_fu_493_TI          |   33|          6|     7|         42|
    |grp_conv_layer_fu_493_TO_r        |   33|          6|     6|         36|
    |grp_conv_layer_fu_493_input_V_q0  |   21|          4|   288|       1152|
    |i1_0_reg_449                      |    9|          2|    14|         28|
    |i3_0_reg_482                      |    9|          2|     2|          4|
    |indvar_flatten_reg_460            |    9|          2|    14|         28|
    |l_0_reg_437                       |    9|          2|    15|         30|
    |outbuf_V_address1                 |   15|          3|    14|         42|
    |outbuf_V_ce0                      |    9|          2|     1|          2|
    |outbuf_V_ce1                      |   15|          3|     1|          3|
    |outbuf_V_d1                       |   15|          3|  1536|       4608|
    |outbuf_V_we1                      |   15|          3|     1|          3|
    |s_0_reg_471                       |    9|          2|    13|         26|
    |startt_V_1_data_out               |    9|          2|     8|         16|
    |startt_V_1_state                  |   15|          3|     2|          6|
    |startt_V_TDATA_blk_n              |    9|          2|     1|          2|
    |stopt_V_1_data_out                |    9|          2|     8|         16|
    |stopt_V_1_state                   |   15|          3|     2|          6|
    |stopt_V_TDATA_blk_n               |    9|          2|     1|          2|
    |sw0in_V_0_data_out                |    9|          2|   176|        352|
    |sw0in_V_0_state                   |   15|          3|     2|          6|
    |sw0in_V_TDATA_blk_n               |    9|          2|     1|          2|
    |sw0out_V_1_data_out               |    9|          2|   176|        352|
    |sw0out_V_1_state                  |   15|          3|     2|          6|
    |sw0out_V_TDATA_blk_n              |    9|          2|     1|          2|
    +----------------------------------+-----+-----------+------+-----------+
    |Total                             | 1377|        283|  3664|      12738|
    +----------------------------------+-----+-----------+------+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |   71|   0|   71|          0|
    |ap_enable_reg_pp1_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |    1|   0|    1|          0|
    |grp_add_fu_562_ap_start_reg         |    1|   0|    1|          0|
    |grp_conv_layer_fu_493_ap_start_reg  |    1|   0|    1|          0|
    |i1_0_reg_449                        |   14|   0|   14|          0|
    |i3_0_reg_482                        |    2|   0|    2|          0|
    |icmp_ln351_reg_2646                 |    1|   0|    1|          0|
    |icmp_ln351_reg_2646_pp2_iter1_reg   |    1|   0|    1|          0|
    |indvar_flatten_reg_460              |   14|   0|   14|          0|
    |l_0_reg_437                         |   15|   0|   15|          0|
    |l_reg_2536                          |   15|   0|   15|          0|
    |p_0114_1_fu_356                     |  169|   0|  169|          0|
    |p_Result_0_10_reg_2596              |    8|   0|    8|          0|
    |p_Result_0_11_reg_2601              |    8|   0|    8|          0|
    |p_Result_0_12_reg_2606              |    8|   0|    8|          0|
    |p_Result_0_13_reg_2611              |    8|   0|    8|          0|
    |p_Result_0_14_reg_2616              |    8|   0|    8|          0|
    |p_Result_0_1_reg_2546               |    8|   0|    8|          0|
    |p_Result_0_2_reg_2551               |    8|   0|    8|          0|
    |p_Result_0_3_reg_2556               |    8|   0|    8|          0|
    |p_Result_0_4_reg_2561               |    8|   0|    8|          0|
    |p_Result_0_5_reg_2566               |    8|   0|    8|          0|
    |p_Result_0_6_reg_2571               |    8|   0|    8|          0|
    |p_Result_0_7_reg_2576               |    8|   0|    8|          0|
    |p_Result_0_8_reg_2581               |    8|   0|    8|          0|
    |p_Result_0_9_reg_2586               |    8|   0|    8|          0|
    |p_Result_0_s_reg_2591               |    8|   0|    8|          0|
    |s_0_reg_471                         |   13|   0|   13|          0|
    |select_ln357_1_reg_2655             |   13|   0|   13|          0|
    |startt_V_1_payload_A                |    8|   0|    8|          0|
    |startt_V_1_payload_B                |    8|   0|    8|          0|
    |startt_V_1_sel_rd                   |    1|   0|    1|          0|
    |startt_V_1_sel_wr                   |    1|   0|    1|          0|
    |startt_V_1_state                    |    2|   0|    2|          0|
    |stopt_V_1_payload_A                 |    8|   0|    8|          0|
    |stopt_V_1_payload_B                 |    8|   0|    8|          0|
    |stopt_V_1_sel_rd                    |    1|   0|    1|          0|
    |stopt_V_1_sel_wr                    |    1|   0|    1|          0|
    |stopt_V_1_state                     |    2|   0|    2|          0|
    |sw0in_V_0_payload_A                 |  176|   0|  176|          0|
    |sw0in_V_0_payload_B                 |  176|   0|  176|          0|
    |sw0in_V_0_sel_rd                    |    1|   0|    1|          0|
    |sw0in_V_0_sel_wr                    |    1|   0|    1|          0|
    |sw0in_V_0_state                     |    2|   0|    2|          0|
    |sw0out_V_1_payload_A                |  176|   0|  176|          0|
    |sw0out_V_1_payload_B                |  176|   0|  176|          0|
    |sw0out_V_1_sel_rd                   |    1|   0|    1|          0|
    |sw0out_V_1_sel_wr                   |    1|   0|    1|          0|
    |sw0out_V_1_state                    |    2|   0|    2|          0|
    |trunc_ln214_reg_2660                |    1|   0|    1|          0|
    |trunc_ln647_reg_2541                |    8|   0|    8|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1216|   0| 1216|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |  resnet50_1  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  resnet50_1  | return value |
|interrupt               | out |    1| ap_ctrl_hs |  resnet50_1  | return value |
|sw0in_V_TDATA           |  in |  176|    axis    |    sw0in_V   |    pointer   |
|sw0in_V_TVALID          |  in |    1|    axis    |    sw0in_V   |    pointer   |
|sw0in_V_TREADY          | out |    1|    axis    |    sw0in_V   |    pointer   |
|sw0out_V_TDATA          | out |  176|    axis    |   sw0out_V   |    pointer   |
|sw0out_V_TVALID         | out |    1|    axis    |   sw0out_V   |    pointer   |
|sw0out_V_TREADY         |  in |    1|    axis    |   sw0out_V   |    pointer   |
|m_axi_ddr_V_AWVALID     | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWREADY     |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWADDR      | out |   32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWID        | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWLEN       | out |    8|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWSIZE      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWBURST     | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWLOCK      | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWCACHE     | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWPROT      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWQOS       | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWREGION    | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWUSER      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WVALID      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WREADY      |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WDATA       | out |  128|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WSTRB       | out |   16|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WLAST       | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WID         | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WUSER       | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARVALID     | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARREADY     |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARADDR      | out |   32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARID        | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARLEN       | out |    8|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARSIZE      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARBURST     | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARLOCK      | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARCACHE     | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARPROT      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARQOS       | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARREGION    | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARUSER      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RVALID      |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RREADY      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RDATA       |  in |  128|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RLAST       |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RID         |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RUSER       |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RRESP       |  in |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BVALID      |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BREADY      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BRESP       |  in |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BID         |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BUSER       |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|startt_V_TDATA          | out |    8|    axis    |   startt_V   |    pointer   |
|startt_V_TVALID         | out |    1|    axis    |   startt_V   |    pointer   |
|startt_V_TREADY         |  in |    1|    axis    |   startt_V   |    pointer   |
|stopt_V_TDATA           | out |    8|    axis    |    stopt_V   |    pointer   |
|stopt_V_TVALID          | out |    1|    axis    |    stopt_V   |    pointer   |
|stopt_V_TREADY          |  in |    1|    axis    |    stopt_V   |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

