(just to make a clear gap between testbench and instruction / data memory content)