{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 5290, "design__instance__area": 102468, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 156, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 12, "power__internal__total": 0.0095280846580863, "power__switching__total": 0.004407369997352362, "power__leakage__total": 1.7962024685402866e-06, "power__total": 0.013937250711023808, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.7973172348029615, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6930312075929487, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5806782996578626, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.19506374845277, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.580678, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 156, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 12, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -1.2248380434361448, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 1.0324590363774577, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3451982131181959, "timing__setup__ws__corner:nom_ss_125C_4v50": 42.12866974516717, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.345198, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 49.737522, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 156, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 12, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.6061299411726109, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.5412247470051456, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.24683267239904436, "timing__setup__ws__corner:nom_ff_n40C_5v50": 53.768461427353834, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.246833, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 4, "design__max_fanout_violation__count": 156, "design__max_cap_violation__count": 14, "clock__skew__worst_hold": -0.599218247537331, "clock__skew__worst_setup": 0.533429648884187, "timing__hold__ws": 0.2440281379372211, "timing__setup__ws": 41.50485228537751, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.244028, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 49.299282, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.965 565.885", "design__core__bbox": "6.72 15.68 540.96 548.8", "design__io": 77, "design__die__area": 310085, "design__core__area": 284814, "design__instance__count__stdcell": 7425, "design__instance__area__stdcell": 111841, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.392681, "design__instance__utilization__stdcell": 0.392681, "design__rows": 136, "design__rows:GF018hv5v_mcu_sc7": 136, "design__sites": 129744, "design__sites:GF018hv5v_mcu_sc7": 129744, "design__instance__count__class:tie_cell": 2, "design__instance__area__class:tie_cell": 17.5616, "design__instance__count__class:buffer": 7, "design__instance__area__class:buffer": 136.102, "design__instance__count__class:inverter": 216, "design__instance__area__class:inverter": 2072.27, "design__instance__count__class:sequential_cell": 401, "design__instance__area__class:sequential_cell": 25749.7, "design__instance__count__class:multi_input_combinational_cell": 2490, "design__instance__area__class:multi_input_combinational_cell": 50436.9, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28701055, "design__instance__count__class:timing_repair_buffer": 303, "design__instance__area__class:timing_repair_buffer": 8170.53, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 20777.1, "design__instance__displacement__mean": 2.798, "design__instance__displacement__max": 49.28, "route__wirelength__estimated": 140429, "design__violations": 0, "design__instance__count__class:clock_buffer": 127, "design__instance__area__class:clock_buffer": 6998.3, "design__instance__count__class:clock_inverter": 65, "design__instance__area__class:clock_inverter": 1514.69, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 42, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1679, "design__instance__area__class:antenna_cell": 7371.48, "route__net": 3555, "route__net__special": 2, "route__drc_errors__iter:0": 742, "route__wirelength__iter:0": 167023, "route__drc_errors__iter:1": 154, "route__wirelength__iter:1": 165239, "route__drc_errors__iter:2": 86, "route__wirelength__iter:2": 165053, "route__drc_errors__iter:3": 3, "route__wirelength__iter:3": 164883, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 164884, "route__drc_errors": 0, "route__wirelength": 164884, "route__vias": 26307, "route__vias__singlecut": 26307, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1021.58, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 156, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 11, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.7873827368530438, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6822845814775492, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5838423243452265, "timing__setup__ws__corner:min_tt_025C_5v00": 50.4813236612181, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.583842, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 156, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 11, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -1.207909806367107, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 1.015238366555463, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3399191024867998, "timing__setup__ws__corner:min_ss_125C_4v50": 42.63567752860795, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.339919, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 50.101448, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 156, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 10, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.599218247537331, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.533429648884187, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.24936187154297357, "timing__setup__ws__corner:min_ff_n40C_5v50": 53.95477639608051, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.249362, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 156, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 14, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.8092454713168877, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.705851952421613, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5771068231089377, "timing__setup__ws__corner:max_tt_025C_5v00": 49.844609850409654, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.577107, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 156, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -1.2451802164024577, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 1.0531069647733995, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3406902634215143, "timing__setup__ws__corner:max_ss_125C_4v50": 41.50485228537751, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.34069, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 49.299282, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 156, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 14, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.6142488913590118, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.5504806766232211, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2440281379372211, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.54177341923943, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.244028, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 88, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99984, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0001638, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000239689, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.91265e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000239689, "design_powergrid__voltage__worst": 0.000239689, "design_powergrid__voltage__worst__net:VDD": 4.99984, "design_powergrid__drop__worst": 0.000239689, "design_powergrid__drop__worst__net:VDD": 0.0001638, "design_powergrid__voltage__worst__net:VSS": 0.000239689, "design_powergrid__drop__worst__net:VSS": 0.000239689, "ir__voltage__worst": 5, "ir__drop__avg": 3.84e-05, "ir__drop__worst": 0.000164, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}