# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_7.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" \
"../../../../project_7.srcs/sources_1/new/divider_32.vhd" \
"../../../../project_7.srcs/sources_1/new/dsp.vhd" \
"../../../../project_7.srcs/sources_1/new/ip_pivot.vhd" \
"../../../../project_7.srcs/sources_1/new/top_pivot.vhd" \
"../../../../project_7.srcs/sim_1/new/top_pivot_tb.vhd" \

# Do not sort compile order
nosort
