## 목차
- [Counter 실습](#counter-실습)
	- [counter1.v - 정상 Case](#counter1v---정상-case)
	- [결과 이미지](#결과-이미지)
	- [counter1.v - Reset을 안 주는 경우(Error Case)](#counter1v---reset을-안-주는-경우error-case)
		- [결과 사진](#결과-사진)
	- [counter2.v](#counter2v)
- [Design Compiler](#design-compiler)


# Counter 실습

## counter1.v - 정상 Case

> DUT
```verilog
/*counter1.v*/
`timescale 1ns/10ps;

module counter1 (
 input clk, rst,
 output [3:0] cnt,
 output ind_cnt
);

reg [3:0] count;

assign cnt = count;

always @(posedge clk or posedge rst) begin
 if (rst) begin
	count <= 4'b0;
 end
 else begin
	count <= count + 4'b1;
 end
end

reg ind_cnt;

always @(posedge clk  or posedge rst) begin
	if(rst) begin
		ind_cnt <= 1'b0;
	end
	else if (count == 4'b0010) begin
		ind_cnt <= 1'b1;
	end
	else begin
		ind_cnt <= 1'b0;
	end
end

endmodule

```

- 0xF까지 세는 카운터
- ind_cnt는 counter가 2일 때마다 tick을 생성

> Testbench

```verilog
`timescale 1ns/10ps

module tb_cnt();

reg clk,rst;
wire [3:0] cnt1, cnt2, cnt3_1, cnt3_2;
wire ind_cnt1, ind_cnt1_xpro;

initial begin
 clk <= 1'b1;
 rst <= 1'b0;
 #5 rst <= 1'b1;
 #5 rst <= 1'b0;
 #400 $finish;
end

counter1 TEST1(clk, rst, cnt1, ind_cnt1);
counter2 TEST2(clk, rst, cnt2);
counter3 TEST3(clk, rst, cnt3_1, cnt3_2);
counter1_xpro TEST1_xpro (clk, rst, cnt1_xpro, ind_cnt1_xpro);

always #5 clk <= ~clk;

endmodule
```
- TestBench code는 모든 counter에 대해 동일하다


## 결과 이미지

<img src="./img_250715/스크린샷 2025-07-15 112221.png"> <br>

- 원하는대로 counter값이 2일 때마다 indicator(ind_cnt)가 tick을 발생한다

> xpro: xpropagation

## counter1.v - Reset을 안 주는 경우(Error Case)

> DUT

```verilog
/*counter1_xpro.v*/
`timescale 1ns/10ps;

module counter1_xpro (
 input clk, rst,
 output [3:0] cnt,
 output ind_cnt_xpro
);

reg [3:0] count;

assign cnt = count;

//always @(posedge clk or posedge rst) begin
always @(posedge clk) begin
 //if (rst) begin
//	count <= 4'b0;
 //end
 if (count == 4'd15)
	count <= 0;
 else
	count <= count + 4'b1;
end

reg ind_cnt_xpro;

always @(posedge clk or posedge rst) begin
	if(rst) begin
		ind_cnt_xpro <= 1'b0;
	end
	else if(count == 4'b0010) begin
		ind_cnt_xpro <= 1'b1;
	end
	else begin
		ind_cnt_xpro <= 1'b0;
	end
end

endmodule

```
- ⚠️Reset을 안 걸었준 것을 확인

### 결과 사진

<img src="./img_250715/스크린샷 2025-07-15 114633.png"><br>

- Reset을 걸지 않음
  - count의 초기값이 뭔지 정의가 안됨
  - default인 ```x```가 출력됨

## counter2.v

> DUT

```verilog

```


# Design Compiler

