#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov 26 03:13:20 2024
# Process ID: 3666
# Current directory: /home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/vivado.log
# Journal file: /home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/vivado.jou
# Running On        :eecs-digital-07
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :800.000 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33324 MB
# Swap memory       :8589 MB
# Total Virtual     :41914 MB
# Available Virtual :40813 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blk_mem_gen_0 fifo
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/fifo.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top blk_mem_gen_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3686
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2252.266 ; gain = 410.746 ; free physical = 27352 ; free virtual = 37475
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 24 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 8 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     33.457774 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_RST[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_LAT_RST in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_REGCE[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[15] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[14] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[13] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[12] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[11] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[10] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[9] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[8] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[7] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[6] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[5] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[4] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[3] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[2] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[1] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[511] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[510] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[509] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[508] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[507] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2559.742 ; gain = 718.223 ; free physical = 27013 ; free virtual = 37138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2559.742 ; gain = 718.223 ; free physical = 27012 ; free virtual = 37137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2559.742 ; gain = 718.223 ; free physical = 27012 ; free virtual = 37137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2559.742 ; gain = 0.000 ; free physical = 27010 ; free virtual = 37135
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.789 ; gain = 0.000 ; free physical = 27008 ; free virtual = 37142
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2655.789 ; gain = 0.000 ; free physical = 27008 ; free virtual = 37142
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 27003 ; free virtual = 37138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 27003 ; free virtual = 37138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 27003 ; free virtual = 37138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 27001 ; free virtual = 37137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 27001 ; free virtual = 37136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 26985 ; free virtual = 37127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 26984 ; free virtual = 37127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 26984 ; free virtual = 37127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 26984 ; free virtual = 37126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 26984 ; free virtual = 37126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 26984 ; free virtual = 37126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 26984 ; free virtual = 37126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 26984 ; free virtual = 37126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 26984 ; free virtual = 37126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT3     |    10|
|3     |LUT4     |     2|
|4     |LUT5     |    30|
|5     |LUT6     |    82|
|6     |MUXF7    |    36|
|7     |MUXF8    |    18|
|8     |RAMB18E1 |     8|
|12    |RAMB36E1 |    24|
|16    |FDRE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 26984 ; free virtual = 37126
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2655.789 ; gain = 718.223 ; free physical = 26984 ; free virtual = 37126
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2655.789 ; gain = 814.270 ; free physical = 26984 ; free virtual = 37126
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2655.789 ; gain = 0.000 ; free physical = 27279 ; free virtual = 37422
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:54]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clkb. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:57]
Finished Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.789 ; gain = 0.000 ; free physical = 27279 ; free virtual = 37421
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c77b6d5c
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2655.789 ; gain = 1148.207 ; free physical = 27279 ; free virtual = 37421
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2368.933; main = 2080.813; forked = 444.860
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3657.273; main = 2623.777; forked = 1033.496
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.789 ; gain = 0.000 ; free physical = 27279 ; free virtual = 37421
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/fifo.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top fifo -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2655.789 ; gain = 0.000 ; free physical = 26994 ; free virtual = 37137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/synth/fifo.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 37 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 37 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 61 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 60 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_10' declared at '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38305' bound to instance 'U0' of component 'fifo_generator_v13_2_10' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/synth/fifo.vhd:542]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-256] done synthesizing module 'fifo' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/synth/fifo.vhd:72]
WARNING: [Synth 8-7129] Port ALMOST_FULL_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ACK_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port VALID_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port OVERFLOW_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port UNDERFLOW_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_WR_RST in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[5] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[4] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[3] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[2] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[1] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[0] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST in module wr_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_EN_INTO_LOGIC in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_INTO_LOGIC in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST_FULL_FF in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_BUSY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EMPTY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_RD_EN in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[5] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[5] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[5] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_RD_RST in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[5] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[4] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[3] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[2] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[1] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[0] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST in module rd_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module rd_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN_INTO_LOGIC in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST_INTO_LOGIC in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST_BUSY in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_WR_EN in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_FULL_FB in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port FULL in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[5] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[4] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[3] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[2] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[1] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[0] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[5] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[4] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[3] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[2] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[1] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[0] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[5] in module rd_logic is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.359 ; gain = 34.570 ; free physical = 26951 ; free virtual = 37094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.359 ; gain = 34.570 ; free physical = 26951 ; free virtual = 37094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.359 ; gain = 34.570 ; free physical = 26951 ; free virtual = 37094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.359 ; gain = 0.000 ; free physical = 26951 ; free virtual = 37094
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo.xdc] for cell 'U0'
Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.359 ; gain = 0.000 ; free physical = 26950 ; free virtual = 37093
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.359 ; gain = 0.000 ; free physical = 26950 ; free virtual = 37093
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2690.359 ; gain = 34.570 ; free physical = 26947 ; free virtual = 37090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2690.359 ; gain = 34.570 ; free physical = 26947 ; free virtual = 37090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2690.359 ; gain = 34.570 ; free physical = 26947 ; free virtual = 37090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2690.359 ; gain = 34.570 ; free physical = 26947 ; free virtual = 37091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 34    
+---Registers : 
	                6 Bit    Registers := 13    
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2714.383 ; gain = 58.594 ; free physical = 26923 ; free virtual = 37067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2714.383 ; gain = 58.594 ; free physical = 26923 ; free virtual = 37067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2714.383 ; gain = 58.594 ; free physical = 26923 ; free virtual = 37067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2714.383 ; gain = 58.594 ; free physical = 26923 ; free virtual = 37067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2714.383 ; gain = 58.594 ; free physical = 26935 ; free virtual = 37079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2714.383 ; gain = 58.594 ; free physical = 26935 ; free virtual = 37079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2714.383 ; gain = 58.594 ; free physical = 26935 ; free virtual = 37079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2714.383 ; gain = 58.594 ; free physical = 26935 ; free virtual = 37079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2714.383 ; gain = 58.594 ; free physical = 26935 ; free virtual = 37079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2714.383 ; gain = 58.594 ; free physical = 26935 ; free virtual = 37079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     3|
|2     |LUT2     |    16|
|3     |LUT3     |     4|
|4     |LUT4     |    14|
|5     |LUT5     |     4|
|6     |LUT6     |     8|
|7     |RAMB36E1 |     1|
|8     |FDRE     |    82|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2714.383 ; gain = 58.594 ; free physical = 26935 ; free virtual = 37079
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 452 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2714.383 ; gain = 58.594 ; free physical = 26935 ; free virtual = 37079
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2714.391 ; gain = 58.594 ; free physical = 26935 ; free virtual = 37079
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.391 ; gain = 0.000 ; free physical = 26935 ; free virtual = 37079
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo.xdc] for cell 'U0'
Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.391 ; gain = 0.000 ; free physical = 27220 ; free virtual = 37364
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 396ad9f3
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2714.391 ; gain = 58.602 ; free physical = 27220 ; free virtual = 37364
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2437.182; main = 2144.989; forked = 443.391
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3746.316; main = 2714.387; forked = 1031.930
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.387 ; gain = 0.000 ; free physical = 27220 ; free virtual = 37364
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2722.387 ; gain = 1214.805 ; free physical = 27221 ; free virtual = 37365
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2437.182; main = 2144.989; forked = 443.391
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3746.316; main = 2722.391; forked = 1031.930
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2730.391 ; gain = 0.000 ; free physical = 26931 ; free virtual = 37076
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'ds_hcount' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:178]
WARNING: [Synth 8-6901] identifier 'ds_vcount' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:179]
WARNING: [Synth 8-6901] identifier 'ds_pixel' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:180]
WARNING: [Synth 8-6901] identifier 'ds_valid' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:181]
WARNING: [Synth 8-6901] identifier 'ds_hcount' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:183]
WARNING: [Synth 8-6901] identifier 'ds_vcount' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:184]
WARNING: [Synth 8-6901] identifier 'ds_pixel' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:185]
WARNING: [Synth 8-6901] identifier 'ds_valid' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:186]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:10]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:11]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:12]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:13]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:14]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:15]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:16]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:17]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:18]
WARNING: [Synth 8-6901] identifier 'KERNEL_SIZE' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/line_buffer.sv:12]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'divider' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/center_of_mass.sv:193]
INFO: [Synth 8-9937] previous definition of design element 'divider' is here [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/divider.sv:74]
WARNING: [Synth 8-6901] identifier 'KERNEL_SIZE' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/convolution.sv:8]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:8]
WARNING: [Synth 8-6901] identifier 'HEIGHT' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:8]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:9]
WARNING: [Synth 8-6901] identifier 'HEIGHT' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:9]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:12]
WARNING: [Synth 8-6901] identifier 'HEIGHT' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:12]
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/video_sig_gen.sv:16]
WARNING: [Synth 8-6901] identifier 'frame_buff_pixel' is used before its declaration [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/moore_neighbor_tracing.sv:87]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'filter' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/filter.sv:3]
	Parameter K_SELECT bound to: 0 - type: integer 
	Parameter HRES bound to: 320 - type: integer 
	Parameter VRES bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'line_buffer' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/line_buffer.sv:3]
	Parameter HRES bound to: 320 - type: integer 
	Parameter VRES bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 320 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/line_buffer.sv:223]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/line_buffer.sv:232]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/line_buffer.sv:223]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/line_buffer.sv:232]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/line_buffer.sv:223]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/line_buffer.sv:232]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/line_buffer.sv:223]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/line_buffer.sv:232]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/line_buffer.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/line_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'convolution' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/convolution.sv:5]
	Parameter K_SELECT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:4]
	Parameter K_SELECT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/convolution.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'filter' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized0' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/filter.sv:3]
	Parameter K_SELECT bound to: 1 - type: integer 
	Parameter HRES bound to: 320 - type: integer 
	Parameter VRES bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized0' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/convolution.sv:5]
	Parameter K_SELECT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized0' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:4]
	Parameter K_SELECT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized0' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized0' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/convolution.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized0' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized1' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/filter.sv:3]
	Parameter K_SELECT bound to: 2 - type: integer 
	Parameter HRES bound to: 320 - type: integer 
	Parameter VRES bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized1' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/convolution.sv:5]
	Parameter K_SELECT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized1' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:4]
	Parameter K_SELECT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized1' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized1' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/convolution.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized1' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized2' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/filter.sv:3]
	Parameter K_SELECT bound to: 3 - type: integer 
	Parameter HRES bound to: 320 - type: integer 
	Parameter VRES bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized2' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/convolution.sv:5]
	Parameter K_SELECT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized2' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:4]
	Parameter K_SELECT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized2' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized2' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/convolution.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized2' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized3' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/filter.sv:3]
	Parameter K_SELECT bound to: 4 - type: integer 
	Parameter HRES bound to: 320 - type: integer 
	Parameter VRES bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized3' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/convolution.sv:5]
	Parameter K_SELECT bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized3' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:4]
	Parameter K_SELECT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized3' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized3' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/convolution.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized3' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized4' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/filter.sv:3]
	Parameter K_SELECT bound to: 5 - type: integer 
	Parameter HRES bound to: 320 - type: integer 
	Parameter VRES bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized4' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/convolution.sv:5]
	Parameter K_SELECT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized4' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:4]
	Parameter K_SELECT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized4' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized4' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/convolution.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized4' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cw_hdmi_clk_wiz' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/cw_hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'cw_hdmi_clk_wiz' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/cw_hdmi_clk_wiz.v:69]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_hdmi_clk_wiz' is unconnected for instance 'wizard_hdmi' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:48]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'cw_hdmi_clk_wiz' has 5 connections declared, but only 4 given [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:48]
INFO: [Synth 8-6157] synthesizing module 'cw_fast_clk_wiz' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/cw_fast_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6155] done synthesizing module 'cw_fast_clk_wiz' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/cw_fast_clk_wiz.v:71]
WARNING: [Synth 8-7071] port 'clk_mig' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:54]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:54]
WARNING: [Synth 8-7023] instance 'wizard_migcam' of module 'cw_fast_clk_wiz' has 7 connections declared, but only 5 given [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:54]
INFO: [Synth 8-6157] synthesizing module 'pixel_reconstruct' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/pixel_reconstruct.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'pixel_reconstruct' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/pixel_reconstruct.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/.Xil/Vivado-3666-eecs-digital-07/realtime/fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/.Xil/Vivado-3666-eecs-digital-07/realtime/fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized5' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/filter.sv:3]
	Parameter K_SELECT bound to: 1 - type: integer 
	Parameter HRES bound to: 1280 - type: integer 
	Parameter VRES bound to: 720 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'line_buffer__parameterized0' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/line_buffer.sv:3]
	Parameter HRES bound to: 1280 - type: integer 
	Parameter VRES bound to: 720 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 1280 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/line_buffer.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer__parameterized0' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/line_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized5' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/.Xil/Vivado-3666-eecs-digital-07/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/.Xil/Vivado-3666-eecs-digital-07/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_ycrcb' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/rgb_to_ycrcb.sv:59]
WARNING: [Synth 8-689] width (8) of port connection 'r_in' does not match port width (10) of module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:397]
WARNING: [Synth 8-689] width (8) of port connection 'g_in' does not match port width (10) of module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:398]
WARNING: [Synth 8-689] width (8) of port connection 'b_in' does not match port width (10) of module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:399]
INFO: [Synth 8-6157] synthesizing module 'channel_select' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/channel_select.sv:6]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/channel_select.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'channel_select' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/channel_select.sv:6]
INFO: [Synth 8-6157] synthesizing module 'threshold' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/threshold.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/threshold.sv:7]
INFO: [Synth 8-6157] synthesizing module 'lab05_ssc' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/lab05_ssc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/lab05_ssc.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/lab05_ssc.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'lab05_ssc' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/lab05_ssc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'center_of_mass' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/center_of_mass.sv:2]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/center_of_mass.sv:123]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/center_of_mass.sv:123]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/center_of_mass.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'center_of_mass' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/center_of_mass.sv:2]
WARNING: [Synth 8-689] width (16) of port connection 'area_out' does not match port width (20) of module 'center_of_mass' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:544]
INFO: [Synth 8-6157] synthesizing module 'moore_neighbor_tracing' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/moore_neighbor_tracing.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 57600 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'moore_neighbor_tracing' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/moore_neighbor_tracing.sv:4]
WARNING: [Synth 8-689] width (16) of port connection 'perimeter' does not match port width (17) of module 'moore_neighbor_tracing' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:556]
INFO: [Synth 8-6157] synthesizing module 'circularity' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:5]
INFO: [Synth 8-6157] synthesizing module 'divider__parameterized0' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/center_of_mass.sv:123]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider__parameterized0' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/center_of_mass.sv:123]
WARNING: [Synth 8-689] width (32) of port connection 'dividend_in' does not match port width (64) of module 'divider__parameterized0' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'divisor_in' does not match port width (64) of module 'divider__parameterized0' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:53]
WARNING: [Synth 8-689] width (32) of port connection 'quotient_out' does not match port width (64) of module 'divider__parameterized0' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:55]
WARNING: [Synth 8-689] width (32) of port connection 'remainder_out' does not match port width (64) of module 'divider__parameterized0' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'circularity' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:5]
WARNING: [Synth 8-689] width (16) of port connection 'area' does not match port width (17) of module 'circularity' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:564]
WARNING: [Synth 8-689] width (16) of port connection 'perimeter' does not match port width (17) of module 'circularity' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:565]
WARNING: [Synth 8-689] width (16) of port connection 'circularity' does not match port width (17) of module 'circularity' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:567]
INFO: [Synth 8-6157] synthesizing module 'image_sprite_transparent' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/image_sprite_transparent.sv:10]
	Parameter WIDTH bound to: 256 - type: integer 
	Parameter HEIGHT bound to: 256 - type: integer 
	Parameter NUM_IMGS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 262144 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: all_shape_img_mask.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'all_shape_img_mask.mem' is read successfully [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'image_sprite_transparent' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/image_sprite_transparent.sv:10]
WARNING: [Synth 8-689] width (32) of port connection 'x_in' does not match port width (11) of module 'image_sprite_transparent' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:602]
WARNING: [Synth 8-689] width (32) of port connection 'y_in' does not match port width (10) of module 'image_sprite_transparent' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:603]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'video_mux' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/video_mux.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'video_mux' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/video_mux.sv:4]
WARNING: [Synth 8-689] width (24) of port connection 'crosshair_in' does not match port width (1) of module 'video_mux' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:689]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/tm_choice.sv:1]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/tmds_encoder.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: rom.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'rom.mem' is read successfully [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6157] synthesizing module 'camera_registers' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/camera_registers.sv:4]
INFO: [Synth 8-6157] synthesizing module 'addr_increment' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/camera_registers.sv:233]
	Parameter ROLLOVER bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addr_increment' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/camera_registers.sv:233]
WARNING: [Synth 8-7071] port 'rollover_out' of module 'addr_increment' is unconnected for instance 'aia' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/camera_registers.sv:63]
WARNING: [Synth 8-7023] instance 'aia' of module 'addr_increment' has 6 connections declared, but only 5 given [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/camera_registers.sv:63]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/camera_registers.sv:78]
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/i2c_master.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/i2c_master.v:329]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/i2c_master.v:634]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/i2c_master.v:32]
WARNING: [Synth 8-7071] port 'm_axis_data_tdata' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7071] port 'm_axis_data_tvalid' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7071] port 'm_axis_data_tlast' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7071] port 'stop_on_idle' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7023] instance 'sccb_c' of module 'i2c_master' has 30 connections declared, but only 26 given [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/camera_registers.sv:197]
INFO: [Synth 8-6155] done synthesizing module 'camera_registers' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/camera_registers.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:4]
WARNING: [Synth 8-3936] Found unconnected internal register 'cb1_reg' and it is trimmed from '22' to '20' bits. [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/rgb_to_ycrcb.sv:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'cr1_reg' and it is trimmed from '22' to '20' bits. [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/rgb_to_ycrcb.sv:101]
WARNING: [Synth 8-3936] Found unconnected internal register 'y1_reg' and it is trimmed from '22' to '20' bits. [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/rgb_to_ycrcb.sv:92]
WARNING: [Synth 8-87] always_comb on 'adj_raw_reg[0]' did not result in combinational logic [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/moore_neighbor_tracing.sv:326]
WARNING: [Synth 8-87] always_comb on 'adj_reg[2]' did not result in combinational logic [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/moore_neighbor_tracing.sv:354]
WARNING: [Synth 8-87] always_comb on 'adj_reg[1]' did not result in combinational logic [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/moore_neighbor_tracing.sv:354]
WARNING: [Synth 8-87] always_comb on 'adj_reg[0]' did not result in combinational logic [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/moore_neighbor_tracing.sv:354]
WARNING: [Synth 8-87] always_comb on 'dividend_reg' did not result in combinational logic [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:38]
WARNING: [Synth 8-87] always_comb on 'divisor_reg' did not result in combinational logic [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:39]
WARNING: [Synth 8-6014] Unused sequential element last_scl_i_reg_reg was removed.  [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/i2c_master.v:285]
WARNING: [Synth 8-3848] Net ccl_valid in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/top_level.sv:488]
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2730.391 ; gain = 0.000 ; free physical = 26907 ; free virtual = 37055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2730.391 ; gain = 0.000 ; free physical = 26908 ; free virtual = 37055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2730.391 ; gain = 0.000 ; free physical = 26908 ; free virtual = 37055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2730.391 ; gain = 0.000 ; free physical = 26908 ; free virtual = 37055
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'frame_buffer'
Finished Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'frame_buffer'
Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo/fifo_in_context.xdc] for cell 'cdc_fifo'
Finished Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo/fifo_in_context.xdc] for cell 'cdc_fifo'
Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.199 ; gain = 0.000 ; free physical = 26902 ; free virtual = 37049
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2790.199 ; gain = 0.000 ; free physical = 26902 ; free virtual = 37049
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'cdc_fifo' at clock pin 'wr_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frame_buffer' at clock pin 'clka' is different from the actual clock period '13.468', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.199 ; gain = 59.809 ; free physical = 26865 ; free virtual = 37012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.199 ; gain = 59.809 ; free physical = 26865 ; free virtual = 37012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for frame_buffer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cdc_fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.199 ; gain = 59.809 ; free physical = 26865 ; free virtual = 37012
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'center_of_mass'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'phy_state_reg_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'camera_registers'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 | 00000000000000000000000000000000
                  ADDING |                              010 | 00000000000000000000000000000001
                DIVIDING |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'center_of_mass'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'adj_reg[0]' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/moore_neighbor_tracing.sv:354]
WARNING: [Synth 8-327] inferring latch for variable 'adj_reg[2]' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/moore_neighbor_tracing.sv:354]
WARNING: [Synth 8-327] inferring latch for variable 'adj_reg[1]' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/moore_neighbor_tracing.sv:354]
WARNING: [Synth 8-327] inferring latch for variable 'adj_raw_reg[0]' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/moore_neighbor_tracing.sv:326]
WARNING: [Synth 8-327] inferring latch for variable 'dividend_reg' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:38]
WARNING: [Synth 8-327] inferring latch for variable 'divisor_reg' [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/hdl/circularity.sv:39]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                     000000000001 |                            00000
        STATE_START_WAIT |                     000000000010 |                            00011
         STATE_ADDRESS_1 |                     000000000100 |                            00101
         STATE_ADDRESS_2 |                     000000001000 |                            00110
              STATE_READ |                     000000010000 |                            01010
       STATE_ACTIVE_READ |                     000000100000 |                            00010
             STATE_START |                     000001000000 |                            00100
              STATE_STOP |                     000010000000 |                            01011
           STATE_WRITE_1 |                     000100000000 |                            00111
           STATE_WRITE_2 |                     001000000000 |                            01000
           STATE_WRITE_3 |                     010000000000 |                            01001
      STATE_ACTIVE_WRITE |                     100000000000 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          PHY_STATE_IDLE |                             0000 |                            00000
       PHY_STATE_START_1 |                             0001 |                            00100
       PHY_STATE_START_2 |                             0010 |                            00101
        PHY_STATE_ACTIVE |                             0011 |                            00001
PHY_STATE_REPEATED_START_1 |                             0100 |                            00010
PHY_STATE_REPEATED_START_2 |                             0101 |                            00011
   PHY_STATE_WRITE_BIT_1 |                             0110 |                            00110
   PHY_STATE_WRITE_BIT_2 |                             0111 |                            00111
   PHY_STATE_WRITE_BIT_3 |                             1000 |                            01000
    PHY_STATE_READ_BIT_1 |                             1001 |                            01001
    PHY_STATE_READ_BIT_2 |                             1010 |                            01010
    PHY_STATE_READ_BIT_3 |                             1011 |                            01011
    PHY_STATE_READ_BIT_4 |                             1100 |                            01100
        PHY_STATE_STOP_1 |                             1101 |                            01101
        PHY_STATE_STOP_2 |                             1110 |                            01110
        PHY_STATE_STOP_3 |                             1111 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phy_state_reg_reg' using encoding 'sequential' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     RST |                        000000001 | 00000000000000000000000000000000
               WAIT_INIT |                        000000010 | 00000000000000000000000000000001
             GET_REGPAIR |                        000000100 | 00000000000000000000000000000010
            WAIT_REGPAIR |                        000001000 | 00000000000000000000000000000011
           WRITE_REGPAIR |                        000010000 | 00000000000000000000000000000100
               ISSUE_CMD |                        000100000 | 00000000000000000000000000000101
        WRITE_REGADDR_HI |                        001000000 | 00000000000000000000000000000110
        WRITE_REGADDR_LO |                        010000000 | 00000000000000000000000000000111
           WRITE_REGDATA |                        100000000 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'camera_registers'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2790.199 ; gain = 59.809 ; free physical = 26880 ; free virtual = 37032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   9 Input   24 Bit       Adders := 21    
	   4 Input   20 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 14    
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	  12 Input    5 Bit       Adders := 3     
	   6 Input    5 Bit       Adders := 3     
	   4 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 3     
	   9 Input    4 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 13    
	               24 Bit    Registers := 45    
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 155   
	               11 Bit    Registers := 63    
	               10 Bit    Registers := 64    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 64    
	                6 Bit    Registers := 127   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 83    
+---RAMs : 
	             256K Bit	(262144 X 1 bit)          RAMs := 1     
	              56K Bit	(57600 X 1 bit)          RAMs := 4     
	              20K Bit	(1280 X 16 bit)          RAMs := 4     
	               6K Bit	(256 X 24 bit)          RAMs := 1     
	               5K Bit	(320 X 16 bit)          RAMs := 28    
+---Muxes : 
	   3 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 4     
	   9 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 3     
	   6 Input   17 Bit        Muxes := 1     
	  16 Input   17 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 24    
	   2 Input   16 Bit        Muxes := 52    
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 23    
	   2 Input   11 Bit        Muxes := 32    
	   6 Input   11 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 85    
	   4 Input   10 Bit        Muxes := 4     
	   6 Input   10 Bit        Muxes := 10    
	   2 Input    9 Bit        Muxes := 15    
	   4 Input    9 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 7     
	  12 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 14    
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 39    
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	  12 Input    4 Bit        Muxes := 1     
	  22 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 20    
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 158   
	   3 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 12    
	  12 Input    1 Bit        Muxes := 16    
	  16 Input    1 Bit        Muxes := 9     
	   9 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP yb_reg, operation Mode is: (A*(B:0x74))'.
DSP Report: register yb_reg is absorbed into DSP yb_reg.
DSP Report: operator yb0 is absorbed into DSP yb_reg.
DSP Report: Generating DSP y10, operation Mode is: PCIN+(A*(B:0x132))'.
DSP Report: register yr_reg is absorbed into DSP y10.
DSP Report: operator yr0 is absorbed into DSP y10.
DSP Report: operator y10 is absorbed into DSP y10.
DSP Report: Generating DSP y1_reg, operation Mode is: (PCIN+((A:0x259)*B)')'.
DSP Report: register y1_reg is absorbed into DSP y1_reg.
DSP Report: register yg_reg is absorbed into DSP y1_reg.
DSP Report: operator y10 is absorbed into DSP y1_reg.
DSP Report: operator yg0 is absorbed into DSP y1_reg.
DSP Report: Generating DSP crg_reg, operation Mode is: (A*(B:0x1ad))'.
DSP Report: register crg_reg is absorbed into DSP crg_reg.
DSP Report: operator crg0 is absorbed into DSP crg_reg.
DSP Report: Generating DSP crb_reg, operation Mode is: (A*(B:0x53))'.
DSP Report: register crb_reg is absorbed into DSP crb_reg.
DSP Report: operator crb0 is absorbed into DSP crb_reg.
DSP Report: Generating DSP cbr_reg, operation Mode is: (A*(B:0xad))'.
DSP Report: register cbr_reg is absorbed into DSP cbr_reg.
DSP Report: operator cbr0 is absorbed into DSP cbr_reg.
DSP Report: Generating DSP cbg_reg, operation Mode is: (A*(B:0x153))'.
DSP Report: register cbg_reg is absorbed into DSP cbg_reg.
DSP Report: operator cbg0 is absorbed into DSP cbg_reg.
DSP Report: Generating DSP addra2, operation Mode is: (D'+(A:0x3fffffff))*(B:0x140).
DSP Report: register scan_y_reg is absorbed into DSP addra2.
DSP Report: operator addra2 is absorbed into DSP addra2.
DSP Report: operator addra3 is absorbed into DSP addra2.
DSP Report: Generating DSP addra1, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffffff).
DSP Report: register scan_x_reg is absorbed into DSP addra1.
DSP Report: operator addra1 is absorbed into DSP addra1.
DSP Report: Generating DSP addra0, operation Mode is: C+A*(B:0x140).
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: operator addra1 is absorbed into DSP addra0.
DSP Report: Generating DSP addrb1, operation Mode is: C'+(D'+(A:0x3fffffff))*(B:0x140).
DSP Report: register scan_x_reg is absorbed into DSP addrb1.
DSP Report: register scan_y_reg is absorbed into DSP addrb1.
DSP Report: operator addrb1 is absorbed into DSP addrb1.
DSP Report: operator addra2 is absorbed into DSP addrb1.
DSP Report: operator addra3 is absorbed into DSP addrb1.
DSP Report: Generating DSP addrb0, operation Mode is: C'+A2*(B:0x140).
DSP Report: register scan_x_reg is absorbed into DSP addrb0.
DSP Report: register scan_y_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
DSP Report: operator addrb1 is absorbed into DSP addrb0.
DSP Report: Generating DSP p_0_out, operation Mode is: C'+(D'+(A:0x3fffffff))*(B:0x140)+1.
DSP Report: register scan_x_reg is absorbed into DSP p_0_out.
DSP Report: register scan_y_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator addra2 is absorbed into DSP p_0_out.
DSP Report: operator addra3 is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C'+A2*(B:0x140)+1.
DSP Report: register scan_y_reg is absorbed into DSP p_0_out.
DSP Report: register scan_x_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator addrb1 is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (D'+(A:0x1))*(B:0x140).
DSP Report: register scan_y_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffffff).
DSP Report: register scan_x_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP addrb1, operation Mode is: A2*(B:0x140).
DSP Report: register scan_y_reg is absorbed into DSP addrb1.
DSP Report: operator addrb1 is absorbed into DSP addrb1.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffffff).
DSP Report: register scan_x_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+(D'+(A:0x1))*(B:0x140)+1.
DSP Report: register scan_x_reg is absorbed into DSP p_1_out.
DSP Report: register scan_y_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+(D'+(A:0x1))*(B:0x140).
DSP Report: register scan_x_reg is absorbed into DSP p_1_out.
DSP Report: register scan_y_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP dividend0, operation Mode is: A*(B:0x13a).
DSP Report: operator dividend0 is absorbed into DSP dividend0.
DSP Report: Generating DSP divisor0, operation Mode is: A*B.
DSP Report: operator divisor0 is absorbed into DSP divisor0.
DSP Report: Generating DSP addra_reg, operation Mode is: C'+A2*(B:0x140).
DSP Report: register fmux_vcount_reg is absorbed into DSP addra_reg.
DSP Report: register fmux_hcount_reg is absorbed into DSP addra_reg.
DSP Report: register addra_reg is absorbed into DSP addra_reg.
DSP Report: operator addra0 is absorbed into DSP addra_reg.
DSP Report: operator addra1 is absorbed into DSP addra_reg.
DSP Report: Generating DSP addrb0, operation Mode is: (C:0x13f)+A*(B:0x140).
DSP Report: operator addrb0 is absorbed into DSP addrb0.
DSP Report: operator addrb1 is absorbed into DSP addrb0.
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[0].filterm /m_lbuffi_2_0) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[0].filterm /m_lbuffi_2_1) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[0].filterm /m_lbuffi_2_2) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[0].filterm /m_lbuffi_2_3) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[1].filterm /m_lbuffi_2_0) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[1].filterm /m_lbuffi_2_1) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[1].filterm /m_lbuffi_2_2) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[1].filterm /m_lbuffi_2_3) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[2].filterm /m_lbuffi_2_0) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[2].filterm /m_lbuffi_2_1) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[2].filterm /m_lbuffi_2_2) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[2].filterm /m_lbuffi_2_3) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[3].filterm /m_lbuffi_2_0) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[3].filterm /m_lbuffi_2_1) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[3].filterm /m_lbuffi_2_2) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[3].filterm /m_lbuffi_2_3) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[4].filterm /m_lbuffi_2_0) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[4].filterm /m_lbuffi_2_1) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[4].filterm /m_lbuffi_2_2) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[4].filterm /m_lbuffi_2_3) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[5].filterm /m_lbuffi_2_0) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[5].filterm /m_lbuffi_2_1) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[5].filterm /m_lbuffi_2_2) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (\genblk1[5].filterm /m_lbuffi_2_3) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (filtern/m_lbuffi_2_0) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (filtern/m_lbuffi_2_1) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (filtern/m_lbuffi_2_2) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (filtern/m_lbuffi_2_3) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (ds_lbuff/i_2_0) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (ds_lbuff/i_2_1) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (ds_lbuff/i_2_2) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (ds_lbuff/i_2_3) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].line_buffer_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element frame_buffer_1/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element frame_buffer_2/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element frame_buffer_3/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element frame_buffer_4/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (adj_reg[0][2]) is unused and will be removed from module moore_neighbor_tracing.
WARNING: [Synth 8-3332] Sequential element (adj_reg[0][1]) is unused and will be removed from module moore_neighbor_tracing.
WARNING: [Synth 8-3332] Sequential element (adj_reg[0][0]) is unused and will be removed from module moore_neighbor_tracing.
WARNING: [Synth 8-3332] Sequential element (adj_reg[2][2]) is unused and will be removed from module moore_neighbor_tracing.
WARNING: [Synth 8-3332] Sequential element (adj_reg[2][1]) is unused and will be removed from module moore_neighbor_tracing.
WARNING: [Synth 8-3332] Sequential element (adj_reg[2][0]) is unused and will be removed from module moore_neighbor_tracing.
WARNING: [Synth 8-3332] Sequential element (adj_reg[1][2]) is unused and will be removed from module moore_neighbor_tracing.
WARNING: [Synth 8-3332] Sequential element (adj_reg[1][1]) is unused and will be removed from module moore_neighbor_tracing.
WARNING: [Synth 8-3332] Sequential element (adj_reg[1][0]) is unused and will be removed from module moore_neighbor_tracing.
WARNING: [Synth 8-3332] Sequential element (adj_raw_reg[0][1]) is unused and will be removed from module moore_neighbor_tracing.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[28]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[27]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[26]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[25]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[24]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[23]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[22]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[21]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[20]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[19]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[18]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[17]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[16]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[15]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[14]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[13]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[12]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[11]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[10]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[9]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[8]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[7]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[6]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[5]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[4]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[3]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[2]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[1]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[31]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[30]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[29]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[28]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[27]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[26]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[25]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[24]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[23]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[22]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[21]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[20]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[19]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[18]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[17]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[16]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[15]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[14]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[13]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[12]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[11]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[10]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[9]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[8]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[7]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[6]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[5]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[4]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[3]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[2]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[1]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (divisor_reg[0]) is unused and will be removed from module circularity.
WARNING: [Synth 8-3332] Sequential element (sccb_c/FSM_onehot_state_reg_reg[6]) is unused and will be removed from module camera_registers.
WARNING: [Synth 8-3332] Sequential element (sccb_c/FSM_onehot_state_reg_reg[5]) is unused and will be removed from module camera_registers.
WARNING: [Synth 8-3332] Sequential element (sccb_c/FSM_onehot_state_reg_reg[4]) is unused and will be removed from module camera_registers.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2790.199 ; gain = 59.809 ; free physical = 26858 ; free virtual = 37039
---------------------------------------------------------------------------------
 Sort Area is  divisor0_1e : 0 0 : 2181 2181 : Used 1 time 0
 Sort Area is  yb_reg_0 : 0 0 : 162 685 : Used 1 time 0
 Sort Area is  yb_reg_0 : 0 1 : 226 685 : Used 1 time 0
 Sort Area is  yb_reg_0 : 0 2 : 297 685 : Used 1 time 0
 Sort Area is  dividend0_1c : 0 0 : 506 506 : Used 1 time 0
 Sort Area is  cbg_reg_7 : 0 0 : 345 345 : Used 1 time 0
 Sort Area is  crg_reg_5 : 0 0 : 345 345 : Used 1 time 0
 Sort Area is  addra2_c : 0 0 : 192 287 : Used 1 time 0
 Sort Area is  addra2_c : 0 1 : 95 287 : Used 1 time 0
 Sort Area is  addrb1_11 : 0 0 : 250 250 : Used 1 time 0
 Sort Area is  p_0_out_13 : 0 0 : 250 250 : Used 1 time 0
 Sort Area is  p_1_out_15 : 0 0 : 147 242 : Used 1 time 0
 Sort Area is  p_1_out_15 : 0 1 : 95 242 : Used 1 time 0
 Sort Area is  cbr_reg_8 : 0 0 : 225 225 : Used 1 time 0
 Sort Area is  addrb1_17 : 0 0 : 122 217 : Used 1 time 0
 Sort Area is  addrb1_17 : 0 1 : 95 217 : Used 1 time 0
 Sort Area is  p_1_out_19 : 0 0 : 205 205 : Used 1 time 0
 Sort Area is  p_1_out_1b : 0 0 : 205 205 : Used 1 time 0
 Sort Area is  addra_reg_20 : 0 0 : 196 196 : Used 1 time 0
 Sort Area is  addrb0_f : 0 0 : 180 180 : Used 1 time 0
 Sort Area is  p_0_out_14 : 0 0 : 180 180 : Used 1 time 0
 Sort Area is  crb_reg_4 : 0 0 : 162 162 : Used 1 time 0
 Sort Area is  addra0_a : 0 0 : 159 159 : Used 1 time 0
 Sort Area is  addrb0_22 : 0 0 : 159 159 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\genblk1[0].filterm                                | m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[0].filterm                                | m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[0].filterm                                | m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[0].filterm                                | m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[1].filterm                                | m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[1].filterm                                | m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[1].filterm                                | m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[1].filterm                                | m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[2].filterm                                | m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[2].filterm                                | m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[2].filterm                                | m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[2].filterm                                | m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[3].filterm                                | m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[3].filterm                                | m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[3].filterm                                | m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[3].filterm                                | m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[4].filterm                                | m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[4].filterm                                | m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[4].filterm                                | m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[4].filterm                                | m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[5].filterm                                | m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[5].filterm                                | m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[5].filterm                                | m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[5].filterm                                | m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|filtern                                            | m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|filtern                                            | m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|filtern                                            | m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|filtern                                            | m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ds_lbuff                                           | genblk1[0].line_buffer_ram/BRAM_reg         | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ds_lbuff                                           | genblk1[1].line_buffer_ram/BRAM_reg         | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ds_lbuff                                           | genblk1[2].line_buffer_ram/BRAM_reg         | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ds_lbuff                                           | genblk1[3].line_buffer_ram/BRAM_reg         | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg                                    | 256 K x 1(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg                                    | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb_to_ycrcb           | (A*(B:0x74))'                      | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb           | PCIN+(A*(B:0x132))'                | 10     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb           | (PCIN+((A:0x259)*B)')'             | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb           | (A*(B:0x1ad))'                     | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb           | (A*(B:0x53))'                      | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb           | (A*(B:0xad))'                      | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb           | (A*(B:0x153))'                     | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|moore_neighbor_tracing | (D'+(A:0x3fffffff))*(B:0x140)      | 16     | 9      | -      | 10     | 25     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
|moore_neighbor_tracing | PCIN+(A:0x0):B2+(C:0xffffffffffff) | 30     | 11     | 1      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|moore_neighbor_tracing | C+A*(B:0x140)                      | 10     | 9      | 11     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|moore_neighbor_tracing | C'+(D'+(A:0x3fffffff))*(B:0x140)   | 16     | 9      | 11     | 10     | 16     | 0    | 0    | 1    | 1    | 0     | 0    | 0    | 
|moore_neighbor_tracing | C'+A2*(B:0x140)                    | 10     | 9      | 11     | -      | 16     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|moore_neighbor_tracing | C'+(D'+(A:0x3fffffff))*(B:0x140)+1 | 16     | 9      | 11     | 10     | 16     | 0    | 0    | 1    | 1    | 0     | 0    | 0    | 
|moore_neighbor_tracing | C'+A2*(B:0x140)+1                  | 10     | 9      | 11     | -      | 16     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|moore_neighbor_tracing | (D'+(A:0x1))*(B:0x140)             | 1      | 9      | -      | 10     | 20     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
|moore_neighbor_tracing | PCIN+(A:0x0):B2+(C:0xffffffffffff) | 30     | 11     | 1      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|moore_neighbor_tracing | A2*(B:0x140)                       | 10     | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|moore_neighbor_tracing | PCIN+(A:0x0):B2+(C:0xffffffffffff) | 30     | 11     | 1      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|moore_neighbor_tracing | C'+(D'+(A:0x1))*(B:0x140)+1        | 1      | 9      | 11     | 10     | 16     | 0    | 0    | 1    | 1    | 0     | 0    | 0    | 
|moore_neighbor_tracing | C'+(D'+(A:0x1))*(B:0x140)          | 1      | 9      | 11     | 10     | 16     | 0    | 0    | 1    | 1    | 0     | 0    | 0    | 
|circularity            | A*(B:0x13a)                        | 20     | 9      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|circularity            | A*B                                | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level              | C'+A2*(B:0x140)                    | 10     | 9      | 11     | -      | 16     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|top_level              | (C:0x13f)+A*(B:0x140)              | 10     | 9      | 9      | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2790.199 ; gain = 59.809 ; free physical = 26863 ; free virtual = 37043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2790.199 ; gain = 59.809 ; free physical = 26866 ; free virtual = 37047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\genblk1[0].filterm                                | m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[0].filterm                                | m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[0].filterm                                | m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[0].filterm                                | m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[1].filterm                                | m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[1].filterm                                | m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[1].filterm                                | m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[1].filterm                                | m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[2].filterm                                | m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[2].filterm                                | m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[2].filterm                                | m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[2].filterm                                | m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[3].filterm                                | m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[3].filterm                                | m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[3].filterm                                | m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[3].filterm                                | m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[4].filterm                                | m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[4].filterm                                | m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[4].filterm                                | m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[4].filterm                                | m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[5].filterm                                | m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[5].filterm                                | m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[5].filterm                                | m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\genblk1[5].filterm                                | m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|filtern                                            | m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|filtern                                            | m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|filtern                                            | m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|filtern                                            | m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ds_lbuff                                           | genblk1[0].line_buffer_ram/BRAM_reg         | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ds_lbuff                                           | genblk1[1].line_buffer_ram/BRAM_reg         | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ds_lbuff                                           | genblk1[2].line_buffer_ram/BRAM_reg         | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ds_lbuff                                           | genblk1[3].line_buffer_ram/BRAM_reg         | 320 x 16(READ_FIRST)   | W |   | 320 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg                                    | 256 K x 1(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg                                    | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sprite/pixel_BROM/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sprite/pixel_BROM/BRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sprite/pixel_BROM/BRAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sprite/pixel_BROM/BRAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2790.199 ; gain = 59.809 ; free physical = 26866 ; free virtual = 37046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2790.199 ; gain = 59.809 ; free physical = 26868 ; free virtual = 37048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2790.199 ; gain = 59.809 ; free physical = 26869 ; free virtual = 37049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2790.199 ; gain = 59.809 ; free physical = 26868 ; free virtual = 37049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2790.199 ; gain = 59.809 ; free physical = 26868 ; free virtual = 37049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2790.199 ; gain = 59.809 ; free physical = 26868 ; free virtual = 37049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2790.199 ; gain = 59.809 ; free physical = 26868 ; free virtual = 37049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | sprite/vcount_in_ps10_reg[3][9]               | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top_level   | sprite/hcount_in_ps10_reg[3][10]              | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|top_level   | genblk1[2].filterm/mconv/vcount_buf_reg[3][7] | 4      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|top_level   | filtern/mconv/data_valid_buf_reg[3]           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_level   | filtern/mconv/hcount_buf_reg[3][10]           | 6      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|top_level   | filtern/mconv/vcount_buf_reg[3][9]            | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|top_level   | filtern/mconv/vcount_buf_reg[3][0]            | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_level   | genblk1[0].filterm/mconv/hcount_buf_reg[3][0] | 6      | 10    | YES          | NO                 | YES               | 10     | 0       | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level    | (C'+A'*B)'      | 8      | 9      | 9      | -      | 16     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|top_level    | C+A'*B          | 10     | 9      | 9      | -      | 16     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|rgb_to_ycrcb | (A'*B)'         | 8      | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | PCIN+(A'*B)'    | 8      | 9      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+(A*B')')' | 10     | 8      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 8      | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 8      | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 8      | 8      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 8      | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo          |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |fifo        |     1|
|3     |BUFG        |     8|
|4     |CARRY4      |   404|
|5     |DSP48E1     |     9|
|10    |LUT1        |    55|
|11    |LUT2        |   998|
|12    |LUT3        |   580|
|13    |LUT4        |  1094|
|14    |LUT5        |   388|
|15    |LUT6        |   690|
|16    |MMCME2_ADV  |     1|
|17    |MUXF7       |     9|
|18    |OSERDESE2   |     6|
|20    |PLLE2_ADV   |     1|
|21    |RAMB18E1    |    29|
|23    |RAMB36E1    |    12|
|29    |SRL16E      |    67|
|30    |FDRE        |  4055|
|31    |FDSE        |    34|
|32    |IBUF        |    32|
|33    |IOBUF       |     2|
|34    |OBUF        |    45|
|35    |OBUFDS      |     4|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2790.199 ; gain = 59.809 ; free physical = 26868 ; free virtual = 37049
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 137 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2790.199 ; gain = 0.000 ; free physical = 26868 ; free virtual = 37049
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2790.207 ; gain = 59.809 ; free physical = 26868 ; free virtual = 37049
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo.dcp' for cell 'cdc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'frame_buffer'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2790.207 ; gain = 0.000 ; free physical = 27174 ; free virtual = 37354
INFO: [Netlist 29-17] Analyzing 558 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. wizard_hdmi/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo.xdc] for cell 'cdc_fifo/U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo.xdc] for cell 'cdc_fifo/U0'
Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/xdc/top_level.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Illegal DRIVE value '24' for standard 'LVCMOS33'.  4, 8, 12, 16 [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/xdc/top_level.xdc:32]
Finished Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo.dcp'
Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'cdc_fifo/U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'cdc_fifo/U0'
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2931.012 ; gain = 0.000 ; free physical = 27053 ; free virtual = 37249
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: e3b20eef
INFO: [Common 17-83] Releasing license: Synthesis
165 Infos, 234 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2931.012 ; gain = 208.625 ; free physical = 27053 ; free virtual = 37249
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2466.603; main = 2277.056; forked = 447.597
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3826.137; main = 2931.016; forked = 1035.934
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2939.016 ; gain = 0.000 ; free physical = 27053 ; free virtual = 37249
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.016 ; gain = 0.000 ; free physical = 27053 ; free virtual = 37249
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2939.016 ; gain = 0.000 ; free physical = 27053 ; free virtual = 37249
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2939.016 ; gain = 0.000 ; free physical = 27053 ; free virtual = 37249
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.016 ; gain = 0.000 ; free physical = 27053 ; free virtual = 37249
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.016 ; gain = 0.000 ; free physical = 27052 ; free virtual = 37249
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2939.016 ; gain = 0.000 ; free physical = 27051 ; free virtual = 37248
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2947.922 ; gain = 8.906 ; free physical = 27019 ; free virtual = 37217

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 25d49a063

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2947.922 ; gain = 0.000 ; free physical = 27019 ; free virtual = 37217

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 25d49a063

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26987 ; free virtual = 37185

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 25d49a063

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26987 ; free virtual = 37185
Phase 1 Initialization | Checksum: 25d49a063

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26987 ; free virtual = 37185

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 25d49a063

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26987 ; free virtual = 37185

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 25d49a063

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26987 ; free virtual = 37185
Phase 2 Timer Update And Timing Data Collection | Checksum: 25d49a063

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26987 ; free virtual = 37185

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 228892325

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26987 ; free virtual = 37185
Retarget | Checksum: 228892325
INFO: [Opt 31-389] Phase Retarget created 36 cells and removed 41 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 206c88b0b

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26987 ; free virtual = 37185
Constant propagation | Checksum: 206c88b0b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1b02f8e2e

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26987 ; free virtual = 37185
Sweep | Checksum: 1b02f8e2e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 84 cells
INFO: [Opt 31-1021] In phase Sweep, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b02f8e2e

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26988 ; free virtual = 37185
BUFG optimization | Checksum: 1b02f8e2e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b02f8e2e

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26988 ; free virtual = 37185
Shift Register Optimization | Checksum: 1b02f8e2e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b02f8e2e

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26988 ; free virtual = 37185
Post Processing Netlist | Checksum: 1b02f8e2e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 15b4fca2c

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26988 ; free virtual = 37185

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26987 ; free virtual = 37185
Phase 9.2 Verifying Netlist Connectivity | Checksum: 15b4fca2c

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26987 ; free virtual = 37185
Phase 9 Finalization | Checksum: 15b4fca2c

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26987 ; free virtual = 37185
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              36  |              41  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |              84  |                                              8  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15b4fca2c

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2960.797 ; gain = 0.000 ; free physical = 26987 ; free virtual = 37185

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 29 BRAM(s) out of a total of 74 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 26 newly gated: 70 Total Ports: 148
Number of Flops added for Enable Generation: 7

Ending PowerOpt Patch Enables Task | Checksum: 1e7b98947

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26814 ; free virtual = 37016
Ending Power Optimization Task | Checksum: 1e7b98947

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.984 ; gain = 268.188 ; free physical = 26814 ; free virtual = 37016

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 115e51998

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26814 ; free virtual = 37015
Ending Final Cleanup Task | Checksum: 115e51998

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26814 ; free virtual = 37015

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26814 ; free virtual = 37015
Ending Netlist Obfuscation Task | Checksum: 115e51998

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26814 ; free virtual = 37015
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3228.984 ; gain = 289.969 ; free physical = 26814 ; free virtual = 37015
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26814 ; free virtual = 37016
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10727e6c6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26814 ; free virtual = 37016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26814 ; free virtual = 37016

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d4edd11b

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26814 ; free virtual = 37016

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2bbbad10c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26814 ; free virtual = 37016

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2bbbad10c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26814 ; free virtual = 37016
Phase 1 Placer Initialization | Checksum: 2bbbad10c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26814 ; free virtual = 37016

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d5bd8ea8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26815 ; free virtual = 37016

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 262a65ee9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26816 ; free virtual = 37017

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 262a65ee9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26816 ; free virtual = 37018

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2750dfe29

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26823 ; free virtual = 37024

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 12 LUTNM shape to break, 211 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 9, two critical 3, total 12, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 109 nets or LUTs. Breaked 12 LUTs, combined 97 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 1 candidate cell for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26823 ; free virtual = 37025
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26823 ; free virtual = 37025

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           12  |             97  |                   109  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            2  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           14  |             97  |                   110  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c7371fe8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26824 ; free virtual = 37025
Phase 2.4 Global Placement Core | Checksum: 195e974be

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26824 ; free virtual = 37025
Phase 2 Global Placement | Checksum: 195e974be

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26824 ; free virtual = 37025

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 149394233

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26827 ; free virtual = 37028

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2275a4231

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26827 ; free virtual = 37028

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20ce22c39

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26827 ; free virtual = 37028

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 133b2d1d0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26827 ; free virtual = 37028

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20ad424bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26827 ; free virtual = 37028

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17d7c8277

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26827 ; free virtual = 37029

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 115c3b692

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26827 ; free virtual = 37029

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c7119cf9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26827 ; free virtual = 37029
Phase 3 Detail Placement | Checksum: 1c7119cf9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26827 ; free virtual = 37029

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 191340086

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.384 | TNS=-3.807 |
Phase 1 Physical Synthesis Initialization | Checksum: 139944f74

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26830 ; free virtual = 37031
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1ef62ad9c

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26830 ; free virtual = 37031
Phase 4.1.1.1 BUFG Insertion | Checksum: 191340086

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26830 ; free virtual = 37031

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.508. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 185487ec9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26830 ; free virtual = 37032

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26830 ; free virtual = 37032
Phase 4.1 Post Commit Optimization | Checksum: 185487ec9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26830 ; free virtual = 37032

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 185487ec9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26830 ; free virtual = 37032

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 185487ec9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26830 ; free virtual = 37032
Phase 4.3 Placer Reporting | Checksum: 185487ec9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26830 ; free virtual = 37032

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26830 ; free virtual = 37032

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26830 ; free virtual = 37032
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ca234a10

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26830 ; free virtual = 37032
Ending Placer Task | Checksum: 116318d03

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26830 ; free virtual = 37032
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26830 ; free virtual = 37032
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26831 ; free virtual = 37033
Wrote PlaceDB: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26828 ; free virtual = 37038
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26828 ; free virtual = 37038
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26828 ; free virtual = 37038
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26828 ; free virtual = 37038
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26824 ; free virtual = 37035
Write Physdb Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26824 ; free virtual = 37035
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ac0686c ConstDB: 0 ShapeSum: 60dff161 RouteDB: aa913336
Post Restoration Checksum: NetGraph: d265dea7 | NumContArr: ff76776c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3572e4b4d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26834 ; free virtual = 37038

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3572e4b4d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26834 ; free virtual = 37038

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3572e4b4d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26834 ; free virtual = 37038
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 25a39cd10

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26834 ; free virtual = 37038
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.450  | TNS=0.000  | WHS=-0.358 | THS=-94.690|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2dbeeaf62

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26834 ; free virtual = 37038
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.450  | TNS=0.000  | WHS=-0.229 | THS=-5.383 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2a8e71007

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26834 ; free virtual = 37041

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7459
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7459
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29d6322c3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26833 ; free virtual = 37041

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 29d6322c3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26833 ; free virtual = 37041

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 259b7769a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26833 ; free virtual = 37040
Phase 4 Initial Routing | Checksum: 259b7769a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26833 ; free virtual = 37040

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 771
 Number of Nodes with overlaps = 260
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.380  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1d729f229

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26834 ; free virtual = 37041

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.380  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 319331485

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26834 ; free virtual = 37041
Phase 5 Rip-up And Reroute | Checksum: 319331485

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26834 ; free virtual = 37041

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 319331485

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26834 ; free virtual = 37041

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 319331485

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26834 ; free virtual = 37041
Phase 6 Delay and Skew Optimization | Checksum: 319331485

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26834 ; free virtual = 37041

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.474  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2f535ab9e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26833 ; free virtual = 37041
Phase 7 Post Hold Fix | Checksum: 2f535ab9e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26833 ; free virtual = 37041

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.24723 %
  Global Horizontal Routing Utilization  = 2.62194 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2f535ab9e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26833 ; free virtual = 37041

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2f535ab9e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26833 ; free virtual = 37041

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2ed052da2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26833 ; free virtual = 37041

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2ed052da2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26833 ; free virtual = 37041

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.478  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 2c7e9ce07

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26834 ; free virtual = 37041
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 9.83 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: ea506065

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26834 ; free virtual = 37041
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: ea506065

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26833 ; free virtual = 37041

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26833 ; free virtual = 37041
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26833 ; free virtual = 37042
Wrote PlaceDB: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26831 ; free virtual = 37046
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26831 ; free virtual = 37046
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26829 ; free virtual = 37045
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26827 ; free virtual = 37044
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26827 ; free virtual = 37044
Write Physdb Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3228.984 ; gain = 0.000 ; free physical = 26827 ; free virtual = 37044
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/cc897331e5d947279ace379f4679d9c5/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 9063904 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3244.992 ; gain = 0.000 ; free physical = 26807 ; free virtual = 37022
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 03:15:11 2024...
