\hypertarget{struct_o_p_a_m_p___type_def}{}\doxysection{OPAMP\+\_\+\+Type\+Def Struct Reference}
\label{struct_o_p_a_m_p___type_def}\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}}


Operational Amplifier (OPAMP)  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_ad35ad0a223a46ee5853526142d2da26c}{OTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_ac142677aed0bf73397dc9573ec91c774}{HSOTR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Operational Amplifier (OPAMP) 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01044}{1044}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_o_p_a_m_p___type_def_a876dd0a8546697065f406b7543e27af2}\label{struct_o_p_a_m_p___type_def_a876dd0a8546697065f406b7543e27af2}} 
\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

OPAMP control/status register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01046}{1046}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_o_p_a_m_p___type_def_ac142677aed0bf73397dc9573ec91c774}\label{struct_o_p_a_m_p___type_def_ac142677aed0bf73397dc9573ec91c774}} 
\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!HSOTR@{HSOTR}}
\index{HSOTR@{HSOTR}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HSOTR}{HSOTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HSOTR}

OPAMP offset trimming register for high speed mode, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01048}{1048}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_o_p_a_m_p___type_def_ad35ad0a223a46ee5853526142d2da26c}\label{struct_o_p_a_m_p___type_def_ad35ad0a223a46ee5853526142d2da26c}} 
\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!OTR@{OTR}}
\index{OTR@{OTR}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OTR}{OTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OTR}

OPAMP offset trimming register for normal mode, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01047}{1047}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
