

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 22e4028b9548ad031fd891b1e6d54b77  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_192_640/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_192_640/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_192_640/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_192_640/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_192_640/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_192_640/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x56066301949e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_192_640/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_192_640/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560663021270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560663021500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560663021790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560663021a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560663021cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560663021f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5606630221d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560663022460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5606630226e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560663022960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560663022be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560663022e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5606630230e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560663023360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5606630235e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560663023860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560663023a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560663023ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560663023ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5606630240e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560663024300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560663024520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560663024740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560663024960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560663024b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560663024da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560663024fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5606630251e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560663025400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560663025620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560663025840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560663025a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5606632bd100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5606632bd140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5606632bd180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5606632bd1c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5606632bc380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5606632bd0e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560663028900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560663028920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5606632bd0e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560663028904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5606632bd0f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7fff0044be80..

GPGPU-Sim PTX: cudaLaunch for 0x0x56066301949e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (32,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 65839
gpu_sim_insn = 58900480
gpu_ipc =     894.6138
gpu_tot_sim_cycle = 65839
gpu_tot_sim_insn = 58900480
gpu_tot_ipc =     894.6138
gpu_tot_issued_cta = 64
gpu_occupancy = 12.4858% 
gpu_tot_occupancy = 12.4858% 
max_total_param_size = 0
gpu_stall_dramfull = 208
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.2028
partiton_level_parallism_total  =      10.2028
partiton_level_parallism_util =      16.6479
partiton_level_parallism_util_total  =      16.6479
L2_BW  =     369.5872 GB/Sec
L2_BW_total  =     369.5872 GB/Sec
gpu_total_sim_rate=143310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[16]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[21]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[22]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[26]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[32]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 671744
	L1D_total_cache_misses = 671744
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 310
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 573440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 573440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 98304

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 310
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
3711, 3711, 3711, 3711, 3711, 3711, 3711, 3711, 
gpgpu_n_tot_thrd_icount = 60342272
gpgpu_n_tot_w_icount = 1885696
gpgpu_n_stall_shd_mem = 911874
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 573440
gpgpu_n_mem_write_global = 98304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1146880
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 5627904
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 352256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 281856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 630018
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8017833	W0_Idle:766821	W0_Scoreboard:4293842	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1885696
single_issue_nums: WS0:471424	WS1:471424	WS2:471424	WS3:471424	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4587520 {8:573440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3932160 {40:98304,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 22937600 {40:573440,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 786432 {8:98304,}
maxmflatency = 1713 
max_icnt2mem_latency = 1545 
maxmrqlatency = 286 
max_icnt2sh_latency = 549 
averagemflatency = 479 
avg_icnt2mem_latency = 233 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 50 
mrq_lat_table:23668 	14803 	7867 	5263 	10479 	56081 	13176 	1848 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	90883 	335310 	229026 	16525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	59755 	80629 	112570 	184995 	179823 	44341 	9631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	159884 	89518 	90975 	93007 	85008 	67903 	56922 	28078 	449 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	48 	29 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        20        16        12        20        36        16        16        12        16        12        16        20        16        12        16 
dram[1]:        16        16        16        12        16        12        12        12        12        16        16        16        40        16        20        12 
dram[2]:        24        12        24        12        16        20        12        24        16        20        16        20        16        16        24        12 
dram[3]:        20        16        24        20        12        16        20        28        24        28        20        16        20        48        24        12 
dram[4]:        16        15        16        16        16        16        12        16        16        12        20        24        20        16        12        16 
dram[5]:        16        12        12        16        16        12        16        12        16        24        32        28        24        16        32        16 
dram[6]:        16        20        12        20        16        24        16        16        28        16        20        16        24        12        20        20 
dram[7]:        24        16        20        12        20        24        16        16        24        12        20        44        24        16        20        48 
dram[8]:        20        20        16        16        16        16        24        12        12        16        12        12        20        16        20        20 
dram[9]:        16        12        12        12        16        16        16        12        16        32        16        12        16        32        16        14 
dram[10]:        12        16        12        24        40        12        24        12        12        32        12        12        20        20        20        12 
dram[11]:        16        20        12        24        16        12        24        16        20        16        12        12        20        16        12        12 
dram[12]:        12        12        20        12        12        16        32        16        12        12        12        20        12        12        12        20 
dram[13]:        12        16        20        16        12        12        16        16        12        12        20        36        16        24        24        36 
dram[14]:        20        14        16        20        16        12        16        12        16        12        16        24        12        24        16        16 
dram[15]:        20        28        20        20        16        16        16         8        12        16        20        20        12        24        48        20 
dram[16]:        16        20        12        12        20        40        16        16        12        24        12        16        32        20        16        12 
dram[17]:        16        20        16        12        16        16        16        12        32        16        20        24        32        16        16        16 
dram[18]:        16        16        24        12        28        12        16        16        48        16        16        24        20        20        24        16 
dram[19]:        16        12        16        20        16        20        12        16        16        20        16        24        40        20        24        12 
dram[20]:        12        12        16        12        16        12        16        32        12        16        16        16        16        12        20        20 
dram[21]:        16        16        16        20        12        12        12        20        12        12        16        12        12        16        16        20 
dram[22]:        16        16        20        20        12        20        12        16        12        24        12        16        16        16        16        16 
dram[23]:        12        12        20        20        19        24        13        20        16        20        20        20        16        12        40        24 
dram[24]:        20        20        16        16        16        20        12        12        24        12        12        16        16        32        16        24 
dram[25]:        20        16        12        20        16        12        16        12        16        16        12        16        40        16        16        24 
dram[26]:        12        24        12        12        16        24        16        24        16        16        24        12        48        16         8        24 
dram[27]:        20        16        12        16        16        16        12        15        40        20        24        16        20        40        12        24 
dram[28]:        12        16        32        12        16        12        36        16        12        20        28        16        20        16        20        16 
dram[29]:        12        16        20        20        12        16        15        28        12        12        12        16        16        20        16        40 
dram[30]:        20        16        16        20        24        16        20        36        20        20        16        16        12        24        12        16 
dram[31]:        16        12        20        16        28        12        20        16        16        12        24        16        16        24        20        16 
maximum service time to same row:
dram[0]:      5977      5760      5854      6016      5875     10441      5850      6153      5822      6429      5827      7391      8237      6164      6470      5899 
dram[1]:      5803      5754      5920      6112      5800      6424      5798      6048      7449      6073      5804      5747     10979      5799      5932      5762 
dram[2]:      5920      6048      5854      5875      5799      5747      5963      7574      5919      7423      5886      6446      9584      6168      7299      5752 
dram[3]:      5922      7518      7455      6145      7105      5931      6274      7671      5778     12227      6128      5875      5915     17446      7572      5997 
dram[4]:      5928      5899      5980      5771      5815      6089      5838      6153      5772      6084      6426      5927      6033      6076      6366      5863 
dram[5]:      5973      5883      5844      6020      5795      6209      5800      6156      5815      6440      7546      7437      7010      6159     10477      6051 
dram[6]:      5961      5759      5816      6547      5840      5748      5916      5872      7458      6100     15356      5747      7250      6262      5800      5758 
dram[7]:      5980      5752      5847      6221      6390      7315      6103      5876      6829      5863      5879      7439      7294      5991      5927     12426 
dram[8]:      5957      6177      5787      6212      5792      5920      5812      5875      6329      6919      5876      5856      5961      7764      5823      5764 
dram[9]:      5934      6051      5940      5768      5935      5874      5988      5748      5779      7338      6096      6157      5794      7134      5847      6164 
dram[10]:      5834      5906      5985      6735      5862      6163      7539      6165      5838     15125      5808      5920      6687      6059      5934      5878 
dram[11]:      7622      5767      5911      7170      5811      6995      7698      6065      7673      6097      5776      6093      7588      5759      5943      6199 
dram[12]:      5968      5767      5799      5859      5774      5870     10199      5899      6121      5880      6092      6561      6069      5771      5855      5763 
dram[13]:      6009      5767      5976      6233      5997      5924      6177      5747      6369      6032      5864      7913      5867      6949      5819      7218 
dram[14]:      5935      6053      5822      5759      5807      6189      5846      6164      5783      6104      6409     10338      6020      6937      5898      9988 
dram[15]:      5836      7462      6662      6088      5868      6421      5816      6171      5830      6350      8102      5914      5964      7409     17510      6180 
dram[16]:      5831      5870      5810      6059      5884      7505      5979      5751      6965      6040      6301      5961     11113      6032      7606      5835 
dram[17]:      5903      5855      5792      6004      5866      5768      5988      6119      7175      6627      5997      7635      7993      6108      5770      5860 
dram[18]:      5819      5883      5779      6084      6974      6220      9754      5882     12784      6242      5907      7614      6208      6781     10131      6398 
dram[19]:      5819      6011      5808      5747      6016      6053      6008      5771      5792      5760      5943      7578      5784      7776      5807      6121 
dram[20]:      6084      5846      5799      6144      5862      6180      6001      7441      5804      5751      5948      6799      7639      6112      5920      5863 
dram[21]:      5842      5860      5783      6060      5898      5788      5939      6226      5968      6160      5985      6197      5902      6196      7687      5831 
dram[22]:      5772      6061      5783      5851      6048      6233      6192      5923      6136     10257      7695      5768      7352      5747      5820      6735 
dram[23]:      5812      5888      6080      6823      5961      5969      6184     10441      6672      6237      5894      5916      5852      6048      7639      6152 
dram[24]:      5835      6033      5898      5838      6432      5770      5940      5936      5863      5904      5980      6220      6176      7410      5776      6943 
dram[25]:      5828      5891      5794      6088      6457      5956      5870      6249      6563      6352      5985      5899      7357      7021      5830      7526 
dram[26]:      5844      5747      5802      6036      5953      6410      6001      5766      5855      7325      6478      6172     17633      6193      6332      7287 
dram[27]:      5787      5748      5779      6125      5843      5759      6004      6316      7157      6045      5981      5755      6081      6101      5786      7780 
dram[28]:      5795      5747      6281      5996      6036      5762      7583      5903      5932      6474      5847      5752      6265      7261      5780      7390 
dram[29]:      5826      6044      6233      5827      6374      5911      6523      6077      5866      6246      6430      6071      7112      5932      5811     10515 
dram[30]:      6084      5883      6112      6120      7204      6107      6012      5787      6027      5771      5938      7856      5779      9866      6861      5838 
dram[31]:      5867      5859      5775      6051      7375      5759     10535      6124      5844      6171      5972      6189      7413      6187      5783      5747 
average row accesses per activate:
dram[0]:  5.034483  6.196078  6.212766  5.052631  6.054054  6.000000  6.190476  5.531915  5.066667  6.044445  5.056604  5.904762  6.243902  6.000000  5.130435  6.171429 
dram[1]:  5.084746  6.117647  5.428571  4.982456  6.210526  5.111111  5.565217  5.176471  5.818182  5.739130  5.304348  6.333333  6.358974  5.853659  6.700000  5.756098 
dram[2]:  6.468085  5.132075  6.347826  5.571429  5.714286  6.222222  5.166667  6.000000  5.904762  6.054054  5.951220  5.739130  6.514286  6.666667  6.200000  5.688889 
dram[3]:  5.769231  5.192983  5.600000  6.166667  5.632653  6.000000  5.617021  6.378378  6.600000  6.285714  6.555555  6.095238  7.333333  7.000000  5.363636  5.488372 
dram[4]:  5.826087  5.220339  5.103448  5.703704  5.090909  6.046512  6.526316  5.904762  5.422222  5.900000  5.700000  6.800000  6.628572  5.800000  5.428571  5.750000 
dram[5]:  5.735849  5.310345  5.660378  5.725490  5.674418  5.500000  5.581395  5.948718  5.800000  6.105263  5.909091  5.860465  6.315790  5.454545  6.588235  6.702703 
dram[6]:  5.403509  5.840000  5.750000  6.800000  5.387755  6.232558  5.361702  5.826087  5.387755  5.254902  6.315790  6.235294  5.545455  5.688889  6.526316  6.588235 
dram[7]:  6.196078  6.577778  6.382979  5.527273  5.951220  6.048780  5.360000  5.600000  6.666667  4.897959  5.877551  7.466667  5.333333  6.100000  5.777778  6.235294 
dram[8]:  6.727273  5.433962  5.629630  5.960784  6.095238  5.333333  5.702127  5.777778  5.545455  6.000000  5.756098  6.000000  6.378378  7.030303  5.948718  6.044445 
dram[9]:  5.725490  4.918033  5.052631  5.263158  6.341464  6.315790  5.531915  5.166667  6.095238  6.048780  6.333333  5.254902  5.581395  5.846154  6.051282  6.190476 
dram[10]:  5.448276  6.347826  5.584906  5.454545  6.823529  5.142857  5.387755  4.981132  5.076923  6.051282  5.702127  6.235294  6.500000  5.904762  6.600000  5.428571 
dram[11]:  5.672727  6.553192  5.263158  5.538462  6.514286  5.739130  5.488372  5.866667  5.511111  5.490196  5.454545  5.304348  5.714286  6.300000  5.581395  5.743590 
dram[12]:  5.066667  5.454545  5.811321  5.000000  5.581395  5.416667  5.600000  5.909091  5.422222  5.132075  5.230769  6.588235  5.674418  5.043478  5.181818  6.378378 
dram[13]:  5.692307  6.000000  6.122449  5.333333  5.076923  5.777778  5.750000  5.545455  5.363636  6.153846  6.046512  6.210526  6.666667  5.739130  7.375000  5.948718 
dram[14]:  5.833333  5.509434  5.185185  5.851852  5.538462  5.191489  6.875000  5.361702  6.000000  5.106383  6.333333  5.777778  5.488372  5.276596  5.688889  5.478261 
dram[15]:  6.347826  5.538462  6.212766  6.080000  5.520000  5.600000  5.478261  4.912281  5.043478  6.270270  5.600000  6.418605  5.756098  5.948718  6.333333  5.617021 
dram[16]:  4.761905  5.777778  5.469388  5.103448  6.146341  5.860465  5.422222  5.207547  5.463415  5.826087  5.565217  5.217391  7.176471  6.628572  5.333333  6.153846 
dram[17]:  6.148148  6.083333  5.454545  5.052631  5.674418  5.951220  5.488372  5.440000  6.588235  5.333333  6.232558  5.416667  6.888889  6.235294  6.111111  5.809524 
dram[18]:  5.714286  5.920000  5.955555  5.769231  5.565217  6.083333  5.276596  5.061224  6.634146  5.684210  6.333333  6.051282  6.967742  6.044445  6.210526  5.395349 
dram[19]:  5.692307  5.114754  5.584906  6.333333  6.272727  5.727273  5.090909  6.162162  5.283019  7.466667  6.048780  6.400000  6.967742  6.315790  6.341464  5.181818 
dram[20]:  5.309091  5.015873  5.629630  5.357143  5.446808  5.306122  6.380952  6.146341  5.826087  5.767442  5.800000  5.411765  6.315790  5.800000  5.904762  5.395349 
dram[21]:  5.583333  6.039216  5.333333  5.913043  5.361702  5.016949  5.568627  5.727273  4.923077  5.142857  6.424242  5.000000  5.473684  5.702127  5.523809  5.900000 
dram[22]:  6.285714  5.680000  6.666667  5.642857  4.784314  6.300000  5.853659  6.042553  6.545455  5.391304  5.071429  6.486486  5.809524  6.054054  7.000000  6.243902 
dram[23]:  6.909091  5.236363  5.957447  6.418605  6.325582  5.909091  5.416667  5.617021  5.454545  6.090909  5.583333  6.400000  7.200000  5.083333  6.750000  5.272727 
dram[24]:  5.584906  5.527273  5.133333  5.688889  5.652174  6.181818  5.360000  5.191489  5.866667  5.800000  5.000000  5.955555  5.500000  6.421052  5.800000  5.244444 
dram[25]:  5.481482  5.333333  5.461538  5.840000  6.139535  5.795918  5.803922  5.853659  5.739130  6.666667  6.162162  5.652174  6.628572  6.555555  6.000000  6.048780 
dram[26]:  5.627119  6.521739  4.965517  5.428571  5.666667  6.000000  5.545455  5.551021  6.709677  5.142857  5.200000  6.702703  7.085714  7.466667  5.463415  6.051282 
dram[27]:  5.517241  5.714286  5.433962  5.960784  5.276596  5.565217  5.120000  5.176471  7.096774  5.617021  6.700000  6.048780  6.000000  7.225806  5.422222  6.000000 
dram[28]:  5.034483  6.380952  6.212766  5.384615  5.652174  5.714286  6.300000  6.222222  5.800000  5.636364  5.230769  6.200000  6.000000  6.461538  5.523809  6.190476 
dram[29]:  5.600000  5.735849  5.440000  5.333333  5.333333  5.454545  5.636364  6.700000  5.621622  5.254902  5.056604  5.739130  5.727273  5.837838  5.729730  6.146341 
dram[30]:  5.407407  5.680000  6.122449  5.725490  5.866667  6.048780  5.760000  6.256410  5.909091  6.162162  6.588235  6.731707  5.948718  5.904762  5.076923  6.486486 
dram[31]:  5.660378  5.703704  5.032258  6.040816  5.446808  5.666667  5.767442  6.051282  5.652174  5.244444  7.600000  5.617021  5.454545  5.909091  5.061224  5.743590 
average row locality = 133200/23095 = 5.767482
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       292       316       292       288       224       252       260       260       228       272       268       248       256       228       236       216 
dram[1]:       300       312       304       284       236       276       256       264       256       264       244       228       248       240       268       236 
dram[2]:       304       272       292       312       280       224       248       240       248       224       244       264       228       260       248       256 
dram[3]:       300       296       280       296       276       252       264       236       264       220       236       256       220       224       236       236 
dram[4]:       268       308       296       308       280       260       248       248       244       236       228       272       232       232       228       276 
dram[5]:       304       308       300       292       244       264       240       232       232       232       260       252       240       240       224       248 
dram[6]:       308       292       276       272       264       268       252       268       264       268       240       212       244       256       248       224 
dram[7]:       316       296       300       304       244       248       268       252       240       240       288       224       240       244       260       212 
dram[8]:       296       288       304       304       256       256       268       260       244       228       236       264       236       232       232       272 
dram[9]:       292       300       288       300       260       240       260       248       256       248       228       268       240       228       236       260 
dram[10]:       316       292       296       300       232       252       264       264       264       236       268       212       260       248       264       228 
dram[11]:       312       308       300       288       228       264       236       264       248       280       240       244       240       252       240       224 
dram[12]:       304       300       308       280       240       260       252       260       244       272       272       224       244       232       228       236 
dram[13]:       296       312       300       288       264       260       276       244       236       240       260       236       260       264       236       232 
dram[14]:       280       292       280       316       288       244       220       252       252       240       228       260       236       248       256       252 
dram[15]:       292       288       292       304       276       252       252       280       232       232       224       276       236       232       228       264 
dram[16]:       300       312       268       296       252       252       244       276       224       268       256       240       244       232       256       240 
dram[17]:       332       292       300       288       244       244       236       272       224       272       268       260       248       212       220       244 
dram[18]:       280       296       268       300       256       292       248       248       272       216       228       236       216       272       236       232 
dram[19]:       296       312       296       304       276       252       280       228       280       224       248       256       216       240       260       228 
dram[20]:       292       316       304       300       256       260       268       252       268       248       232       276       240       232       248       232 
dram[21]:       268       308       304       272       252       296       284       252       256       216       212       280       208       268       232       236 
dram[22]:       308       284       300       316       244       252       240       284       216       248       284       240       244       224       224       256 
dram[23]:       304       288       280       276       272       260       260       264       240       268       268       224       252       244       216       232 
dram[24]:       296       304       308       256       260       272       268       244       264       232       240       268       220       244       232       236 
dram[25]:       296       320       284       292       264       284       296       240       264       200       228       260       232       236       264       248 
dram[26]:       332       300       288       304       272       240       244       272       208       288       260       248       248       224       224       236 
dram[27]:       320       280       288       304       248       256       256       264       220       264       268       248       240       224       244       252 
dram[28]:       292       268       292       280       260       240       252       280       232       248       272       248       240       252       232       260 
dram[29]:       308       304       272       288       256       240       248       268       208       268       268       264       252       216       212       252 
dram[30]:       292       284       300       292       264       248       288       244       260       228       224       276       232       248       264       240 
dram[31]:       300       308       312       296       256       272       248       236       260       236       228       264       240       260       248       224 
total dram reads = 133200
bank skew: 332/200 = 1.66
chip skew: 4224/4092 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5515      4481      5178      4413      1311      1211      1157      1230      1315      1187      1174      1379      1262      1479      1463      1545
dram[1]:       5560      4368      4763      5590      1268      1068      1184      1237      1190      1192      1315      1502      1239      1379      1274      1380
dram[2]:       4968      7154      5416      4321      1029      1385      1290      1304      1284      1360      1358      1238      1440      1301      1336      1355
dram[3]:       4662      5527      5396      5334      1055      1222      1185      1287      1155      1373      1408      1286      1452      1413      1419      1457
dram[4]:       6067      4568      4774      4652      1059      1199      1233      1302      1210      1351      1426      1264      1377      1399      1446      1222
dram[5]:       5404      5558      5501      4863      1184      1243      1356      1449      1343      1409      1298      1360      1389      1391      1504      1429
dram[6]:       5397      4974      5302      6410      1152      1165      1299      1179      1168      1183      1341      1653      1357      1320      1366      1504
dram[7]:       4941      5942      5319      5222      1251      1235      1170      1288      1240      1323      1125      1554      1357      1368      1362      1546
dram[8]:       5051      6194      4112      5086      1096      1212      1159      1230      1275      1381      1430      1278      1426      1345      1455      1266
dram[9]:       5994      5826      5579      5315      1158      1319      1177      1284      1208      1217      1393      1251      1318      1360      1447      1386
dram[10]:       4804      5548      4305      4469      1300      1140      1168      1214      1163      1360      1250      1615      1220      1345      1271      1518
dram[11]:       5015      4753      5051      5672      1311      1158      1304      1212      1251      1160      1352      1419      1317      1276      1411      1571
dram[12]:       5260      5417      4419      6623      1228      1162      1170      1228      1236      1112      1201      1464      1307      1334      1505      1448
dram[13]:       4615      5461      4425      5162      1151      1157      1097      1307      1289      1292      1308      1416      1232      1230      1434      1463
dram[14]:       6156      5552      6129      4555      1035      1300      1398      1352      1203      1394      1490      1323      1401      1329      1329      1417
dram[15]:       4982      5788      5270      4549      1052      1241      1288      1197      1314      1378      1529      1237      1446      1366      1454      1316
dram[16]:       5313      4891      5027      5648      1210      1249      1269      1122      1353      1137      1311      1422      1306      1539      1356      1411
dram[17]:       4323      6329      4716      4667      1205      1181      1299      1215      1293      1122      1217      1281      1241      1557      1577      1388
dram[18]:       5668      5283      5794      5073      1219      1054      1260      1272      1139      1393      1457      1448      1539      1237      1421      1559
dram[19]:       6358      5155      4957      4447      1066      1196      1128      1362      1089      1366      1324      1279      1497      1364      1304      1580
dram[20]:       5536      5156      4190      4869      1113      1178      1133      1245      1094      1174      1403      1176      1320      1339      1389      1520
dram[21]:       5725      4626      4475      6479      1142       996      1083      1237      1143      1344      1506      1224      1524      1186      1383      1405
dram[22]:       5382      6192      5631      4545      1251      1159      1277      1125      1405      1194      1151      1465      1272      1540      1586      1328
dram[23]:       4855      5208      5804      5530      1113      1195      1217      1197      1222      1143      1181      1588      1275      1435      1618      1503
dram[24]:       6759      5283      5230      6213      1110      1154      1146      1294      1125      1356      1328      1206      1472      1332      1399      1540
dram[25]:       5786      4498      4794      5125      1098      1055      1058      1309      1117      1539      1445      1243      1474      1372      1248      1413
dram[26]:       4470      5356      5218      5445      1162      1285      1277      1201      1472      1116      1306      1368      1350      1509      1549      1451
dram[27]:       4386      7266      4615      5108      1201      1141      1227      1251      1358      1173      1226      1355      1370      1527      1399      1351
dram[28]:       5194      6337      4899      5055      1148      1203      1198      1175      1266      1266      1182      1401      1339      1364      1479      1279
dram[29]:       5211      5282      5856      5524      1184      1271      1260      1203      1469      1227      1190      1241      1279      1607      1609      1386
dram[30]:       5008      5675      4546      5250      1098      1183      1049      1306      1134      1267      1444      1147      1437      1317      1218      1478
dram[31]:       5381      4868      4942      5550      1154      1139      1247      1397      1166      1340      1480      1236      1379      1250      1322      1622
maximum mf latency per bank:
dram[0]:       1542      1487      1404      1002       764      1029       780       925       793      1115       866       926      1001      1053       891       850
dram[1]:       1581      1162      1335      1702       932       840       778       934       873       874       965       914       846       881       838       908
dram[2]:       1580      1712      1701       867       697       892       838       885       835       796       881       836       799       839       710       874
dram[3]:       1243      1120      1133      1400       860       710       881       851       834       734       797       910       715       852       860       935
dram[4]:       1580       954      1062      1158       846       906       937       958       910      1020       925      1037       799       755       771       932
dram[5]:       1576      1494      1639      1044       901       900      1037      1019       933      1004       899      1056       902       953       888       879
dram[6]:       1248       980      1342      1427       867       858       915       967       810       894       885       909       905       906       839       909
dram[7]:       1493      1711      1686      1637       851      1054      1054      1005       841      1178      1197      1040      1028      1057       968       813
dram[8]:       1576      1710       933      1302       776       889       939       962       889       826       786       849       825       923       785       929
dram[9]:       1510      1601      1651      1648       858       849       959      1024       935       801       830      1002       931       909       952      1113
dram[10]:        964      1563       874      1109       699       785       961       865       998       896       969       876       902       921       785       906
dram[11]:       1580      1270      1348      1705       790       903       869       966       848       921       893       870       973       861       913      1001
dram[12]:       1511      1597      1047      1700       786       785       908       925       872       699       713       864       901       851       810       880
dram[13]:       1035      1713      1013      1312       878      1006      1018       956      1042       740       983       968       826       987       789       733
dram[14]:       1568      1282      1419       928       894       915       847       941       986       954       890      1016       948       935       998       909
dram[15]:        959      1485      1626      1012       786       801       828       976       773       922       976       958       852       807       887       830
dram[16]:       1236      1553      1116      1646       784       827       807       878       790       891       833       940       880       895       817       897
dram[17]:       1043      1505      1433      1046       798       821       962      1046       750       898       777       950       910      1005       802       895
dram[18]:       1237      1092      1315      1405      1091       859       841       903       878       838       934       975       817       985      1010       829
dram[19]:       1540      1591      1656      1015       929       839      1037       828       870       818      1013       834       826       878      1002       846
dram[20]:       1521      1424       976      1323       773       940       793       957       758       872       785       903       805       980       895       916
dram[21]:       1604       948      1048      1648       823       828       935       927       769       923       893       949       803       692       825       786
dram[22]:       1537      1663      1700       986       762       792       912       983       993       809      1024      1010       940       873       937       889
dram[23]:       1117       983      1316      1237       784       867       954       942       806       853       803       854       834       959       742       874
dram[24]:       1602      1099      1672      1409       893       780       881       976       812       924       834       835       882       856       801       858
dram[25]:       1521       959      1011      1331       927       956       944       934       881       828       943       876       798       911       813       892
dram[26]:       1157      1196      1391      1648      1055      1055       981      1042       829       815      1042       992      1129       834       908       912
dram[27]:        997      1652       880      1158       877       815       902       945       787       943       855       931       770       810       818       814
dram[28]:       1512      1650      1328      1083       851       774       832      1101       840       864      1031       849       907       915       909       887
dram[29]:       1354      1579      1677      1628       778       826       853       846       896       921       903       789       955       901       813       911
dram[30]:        958      1546       964      1334       843       842       934       919      1035       762       904      1037       901       873       901       872
dram[31]:       1598       929      1398      1644       958       970       936      1035      1002       989       962      1009       919       921       854       864
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44543 n_act=726 n_pre=710 n_ref_event=0 n_req=4136 n_rd=4136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08366
n_activity=10700 dram_eff=0.3865
bk0: 292a 47481i bk1: 316a 47725i bk2: 292a 47799i bk3: 288a 47512i bk4: 224a 48126i bk5: 252a 47968i bk6: 260a 48001i bk7: 260a 47867i bk8: 228a 47923i bk9: 272a 47782i bk10: 268a 47603i bk11: 248a 47931i bk12: 256a 47990i bk13: 228a 48099i bk14: 236a 47914i bk15: 216a 48212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824468
Row_Buffer_Locality_read = 0.824468
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.136549
Bank_Level_Parallism_Col = 2.241485
Bank_Level_Parallism_Ready = 1.424565
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.761322 

BW Util details:
bwutil = 0.083662 
total_CMD = 49437 
util_bw = 4136 
Wasted_Col = 3837 
Wasted_Row = 1335 
Idle = 40129 

BW Util Bottlenecks: 
RCDc_limit = 4485 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2094 
rwq = 0 
CCDLc_limit_alone = 2094 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44543 
Read = 4136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 726 
n_pre = 710 
n_ref = 0 
n_req = 4136 
total_req = 4136 

Dual Bus Interface Util: 
issued_total_row = 1436 
issued_total_col = 4136 
Row_Bus_Util =  0.029047 
CoL_Bus_Util = 0.083662 
Either_Row_CoL_Bus_Util = 0.098995 
Issued_on_Two_Bus_Simul_Util = 0.013714 
issued_two_Eff = 0.138537 
queue_avg = 1.773105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=1.77311
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44397 n_act=745 n_pre=729 n_ref_event=0 n_req=4216 n_rd=4216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08528
n_activity=10849 dram_eff=0.3886
bk0: 300a 47300i bk1: 312a 47663i bk2: 304a 47538i bk3: 284a 47605i bk4: 236a 48079i bk5: 276a 47508i bk6: 256a 47895i bk7: 264a 47700i bk8: 256a 47828i bk9: 264a 47849i bk10: 244a 47834i bk11: 228a 48251i bk12: 248a 47969i bk13: 240a 48077i bk14: 268a 48047i bk15: 236a 48100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823292
Row_Buffer_Locality_read = 0.823292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.148907
Bank_Level_Parallism_Col = 2.249280
Bank_Level_Parallism_Ready = 1.435958
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764492 

BW Util details:
bwutil = 0.085280 
total_CMD = 49437 
util_bw = 4216 
Wasted_Col = 3913 
Wasted_Row = 1387 
Idle = 39921 

BW Util Bottlenecks: 
RCDc_limit = 4679 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2116 
rwq = 0 
CCDLc_limit_alone = 2116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44397 
Read = 4216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 745 
n_pre = 729 
n_ref = 0 
n_req = 4216 
total_req = 4216 

Dual Bus Interface Util: 
issued_total_row = 1474 
issued_total_col = 4216 
Row_Bus_Util =  0.029816 
CoL_Bus_Util = 0.085280 
Either_Row_CoL_Bus_Util = 0.101948 
Issued_on_Two_Bus_Simul_Util = 0.013148 
issued_two_Eff = 0.128968 
queue_avg = 1.778668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=1.77867
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44526 n_act=700 n_pre=684 n_ref_event=0 n_req=4144 n_rd=4144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08382
n_activity=10879 dram_eff=0.3809
bk0: 304a 47831i bk1: 272a 47572i bk2: 292a 47797i bk3: 312a 47513i bk4: 280a 47633i bk5: 224a 48214i bk6: 248a 47800i bk7: 240a 47937i bk8: 248a 47931i bk9: 224a 48161i bk10: 244a 47979i bk11: 264a 47886i bk12: 228a 48248i bk13: 260a 48096i bk14: 248a 48012i bk15: 256a 47892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831081
Row_Buffer_Locality_read = 0.831081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.022377
Bank_Level_Parallism_Col = 2.173978
Bank_Level_Parallism_Ready = 1.430984
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.708699 

BW Util details:
bwutil = 0.083824 
total_CMD = 49437 
util_bw = 4144 
Wasted_Col = 3985 
Wasted_Row = 1345 
Idle = 39963 

BW Util Bottlenecks: 
RCDc_limit = 4559 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2110 
rwq = 0 
CCDLc_limit_alone = 2110 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44526 
Read = 4144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 700 
n_pre = 684 
n_ref = 0 
n_req = 4144 
total_req = 4144 

Dual Bus Interface Util: 
issued_total_row = 1384 
issued_total_col = 4144 
Row_Bus_Util =  0.027995 
CoL_Bus_Util = 0.083824 
Either_Row_CoL_Bus_Util = 0.099339 
Issued_on_Two_Bus_Simul_Util = 0.012481 
issued_two_Eff = 0.125636 
queue_avg = 1.732751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=1.73275
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44594 n_act=684 n_pre=668 n_ref_event=0 n_req=4092 n_rd=4092 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08277
n_activity=10624 dram_eff=0.3852
bk0: 300a 47681i bk1: 296a 47473i bk2: 280a 47698i bk3: 296a 47747i bk4: 276a 47612i bk5: 252a 47978i bk6: 264a 47792i bk7: 236a 47951i bk8: 264a 47946i bk9: 220a 48245i bk10: 236a 48280i bk11: 256a 47878i bk12: 220a 48431i bk13: 224a 48332i bk14: 236a 47929i bk15: 236a 47893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832845
Row_Buffer_Locality_read = 0.832845
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.102584
Bank_Level_Parallism_Col = 2.205283
Bank_Level_Parallism_Ready = 1.456745
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.731443 

BW Util details:
bwutil = 0.082772 
total_CMD = 49437 
util_bw = 4092 
Wasted_Col = 3797 
Wasted_Row = 1206 
Idle = 40342 

BW Util Bottlenecks: 
RCDc_limit = 4392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2051 
rwq = 0 
CCDLc_limit_alone = 2051 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44594 
Read = 4092 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 684 
n_pre = 668 
n_ref = 0 
n_req = 4092 
total_req = 4092 

Dual Bus Interface Util: 
issued_total_row = 1352 
issued_total_col = 4092 
Row_Bus_Util =  0.027348 
CoL_Bus_Util = 0.082772 
Either_Row_CoL_Bus_Util = 0.097963 
Issued_on_Two_Bus_Simul_Util = 0.012157 
issued_two_Eff = 0.124097 
queue_avg = 1.819447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=1.81945
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44461 n_act=725 n_pre=709 n_ref_event=0 n_req=4164 n_rd=4164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08423
n_activity=10627 dram_eff=0.3918
bk0: 268a 47763i bk1: 308a 47396i bk2: 296a 47509i bk3: 308a 47603i bk4: 280a 47446i bk5: 260a 47951i bk6: 248a 48043i bk7: 248a 47926i bk8: 244a 47933i bk9: 236a 47957i bk10: 228a 48083i bk11: 272a 47959i bk12: 232a 48133i bk13: 232a 48113i bk14: 228a 47961i bk15: 276a 47761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825889
Row_Buffer_Locality_read = 0.825889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.205173
Bank_Level_Parallism_Col = 2.249527
Bank_Level_Parallism_Ready = 1.448367
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.754009 

BW Util details:
bwutil = 0.084228 
total_CMD = 49437 
util_bw = 4164 
Wasted_Col = 3891 
Wasted_Row = 1186 
Idle = 40196 

BW Util Bottlenecks: 
RCDc_limit = 4672 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2126 
rwq = 0 
CCDLc_limit_alone = 2126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44461 
Read = 4164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 725 
n_pre = 709 
n_ref = 0 
n_req = 4164 
total_req = 4164 

Dual Bus Interface Util: 
issued_total_row = 1434 
issued_total_col = 4164 
Row_Bus_Util =  0.029007 
CoL_Bus_Util = 0.084228 
Either_Row_CoL_Bus_Util = 0.100653 
Issued_on_Two_Bus_Simul_Util = 0.012582 
issued_two_Eff = 0.125000 
queue_avg = 1.792544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=1.79254
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44531 n_act=706 n_pre=690 n_ref_event=0 n_req=4112 n_rd=4112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08318
n_activity=10932 dram_eff=0.3761
bk0: 304a 47635i bk1: 308a 47497i bk2: 300a 47583i bk3: 292a 47691i bk4: 244a 47953i bk5: 264a 47807i bk6: 240a 48049i bk7: 232a 48049i bk8: 232a 47918i bk9: 232a 48164i bk10: 260a 47964i bk11: 252a 47875i bk12: 240a 48097i bk13: 240a 47949i bk14: 224a 48201i bk15: 248a 48149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828307
Row_Buffer_Locality_read = 0.828307
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.996743
Bank_Level_Parallism_Col = 2.178765
Bank_Level_Parallism_Ready = 1.445282
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.723361 

BW Util details:
bwutil = 0.083177 
total_CMD = 49437 
util_bw = 4112 
Wasted_Col = 3982 
Wasted_Row = 1424 
Idle = 39919 

BW Util Bottlenecks: 
RCDc_limit = 4661 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2031 
rwq = 0 
CCDLc_limit_alone = 2031 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44531 
Read = 4112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 706 
n_pre = 690 
n_ref = 0 
n_req = 4112 
total_req = 4112 

Dual Bus Interface Util: 
issued_total_row = 1396 
issued_total_col = 4112 
Row_Bus_Util =  0.028238 
CoL_Bus_Util = 0.083177 
Either_Row_CoL_Bus_Util = 0.099237 
Issued_on_Two_Bus_Simul_Util = 0.012177 
issued_two_Eff = 0.122707 
queue_avg = 1.837227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=1.83723
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44469 n_act=713 n_pre=697 n_ref_event=0 n_req=4156 n_rd=4156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08407
n_activity=10611 dram_eff=0.3917
bk0: 308a 47388i bk1: 292a 47587i bk2: 276a 47848i bk3: 272a 47981i bk4: 264a 47672i bk5: 268a 47769i bk6: 252a 47841i bk7: 268a 47917i bk8: 264a 47767i bk9: 268a 47591i bk10: 240a 48091i bk11: 212a 48276i bk12: 244a 47915i bk13: 256a 47775i bk14: 248a 48130i bk15: 224a 48268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828441
Row_Buffer_Locality_read = 0.828441
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.193468
Bank_Level_Parallism_Col = 2.279446
Bank_Level_Parallism_Ready = 1.450433
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.775692 

BW Util details:
bwutil = 0.084067 
total_CMD = 49437 
util_bw = 4156 
Wasted_Col = 3711 
Wasted_Row = 1318 
Idle = 40252 

BW Util Bottlenecks: 
RCDc_limit = 4528 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2017 
rwq = 0 
CCDLc_limit_alone = 2017 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44469 
Read = 4156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 713 
n_pre = 697 
n_ref = 0 
n_req = 4156 
total_req = 4156 

Dual Bus Interface Util: 
issued_total_row = 1410 
issued_total_col = 4156 
Row_Bus_Util =  0.028521 
CoL_Bus_Util = 0.084067 
Either_Row_CoL_Bus_Util = 0.100492 
Issued_on_Two_Bus_Simul_Util = 0.012096 
issued_two_Eff = 0.120370 
queue_avg = 1.718976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=1.71898
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44482 n_act=703 n_pre=687 n_ref_event=0 n_req=4176 n_rd=4176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08447
n_activity=10622 dram_eff=0.3931
bk0: 316a 47572i bk1: 296a 47838i bk2: 300a 47723i bk3: 304a 47566i bk4: 244a 47928i bk5: 248a 47953i bk6: 268a 47572i bk7: 252a 47792i bk8: 240a 48138i bk9: 240a 47681i bk10: 288a 47634i bk11: 224a 48413i bk12: 240a 47835i bk13: 244a 48055i bk14: 260a 47861i bk15: 212a 48288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831657
Row_Buffer_Locality_read = 0.831657
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.186155
Bank_Level_Parallism_Col = 2.297702
Bank_Level_Parallism_Ready = 1.552443
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.774280 

BW Util details:
bwutil = 0.084471 
total_CMD = 49437 
util_bw = 4176 
Wasted_Col = 3835 
Wasted_Row = 1191 
Idle = 40235 

BW Util Bottlenecks: 
RCDc_limit = 4450 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2005 
rwq = 0 
CCDLc_limit_alone = 2005 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44482 
Read = 4176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 703 
n_pre = 687 
n_ref = 0 
n_req = 4176 
total_req = 4176 

Dual Bus Interface Util: 
issued_total_row = 1390 
issued_total_col = 4176 
Row_Bus_Util =  0.028117 
CoL_Bus_Util = 0.084471 
Either_Row_CoL_Bus_Util = 0.100229 
Issued_on_Two_Bus_Simul_Util = 0.012359 
issued_two_Eff = 0.123310 
queue_avg = 1.742602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=1.7426
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44511 n_act=705 n_pre=689 n_ref_event=0 n_req=4176 n_rd=4176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08447
n_activity=10691 dram_eff=0.3906
bk0: 296a 47947i bk1: 288a 47533i bk2: 304a 47617i bk3: 304a 47657i bk4: 256a 47881i bk5: 256a 47738i bk6: 268a 47792i bk7: 260a 47895i bk8: 244a 47819i bk9: 228a 48048i bk10: 236a 48008i bk11: 264a 47855i bk12: 236a 48154i bk13: 232a 48312i bk14: 232a 48101i bk15: 272a 47829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831178
Row_Buffer_Locality_read = 0.831178
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.119699
Bank_Level_Parallism_Col = 2.232250
Bank_Level_Parallism_Ready = 1.458094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.767368 

BW Util details:
bwutil = 0.084471 
total_CMD = 49437 
util_bw = 4176 
Wasted_Col = 3800 
Wasted_Row = 1314 
Idle = 40147 

BW Util Bottlenecks: 
RCDc_limit = 4431 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2086 
rwq = 0 
CCDLc_limit_alone = 2086 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44511 
Read = 4176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 705 
n_pre = 689 
n_ref = 0 
n_req = 4176 
total_req = 4176 

Dual Bus Interface Util: 
issued_total_row = 1394 
issued_total_col = 4176 
Row_Bus_Util =  0.028198 
CoL_Bus_Util = 0.084471 
Either_Row_CoL_Bus_Util = 0.099642 
Issued_on_Two_Bus_Simul_Util = 0.013027 
issued_two_Eff = 0.130735 
queue_avg = 1.818658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=1.81866
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44498 n_act=733 n_pre=717 n_ref_event=0 n_req=4152 n_rd=4152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08399
n_activity=10359 dram_eff=0.4008
bk0: 292a 47573i bk1: 300a 47276i bk2: 288a 47510i bk3: 300a 47566i bk4: 260a 47857i bk5: 240a 48126i bk6: 260a 47821i bk7: 248a 47741i bk8: 256a 47926i bk9: 248a 48014i bk10: 228a 48132i bk11: 268a 47610i bk12: 240a 47910i bk13: 228a 48098i bk14: 236a 48030i bk15: 260a 47849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823459
Row_Buffer_Locality_read = 0.823459
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.252836
Bank_Level_Parallism_Col = 2.265360
Bank_Level_Parallism_Ready = 1.463873
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.747661 

BW Util details:
bwutil = 0.083986 
total_CMD = 49437 
util_bw = 4152 
Wasted_Col = 3887 
Wasted_Row = 1216 
Idle = 40182 

BW Util Bottlenecks: 
RCDc_limit = 4628 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2158 
rwq = 0 
CCDLc_limit_alone = 2158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44498 
Read = 4152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 733 
n_pre = 717 
n_ref = 0 
n_req = 4152 
total_req = 4152 

Dual Bus Interface Util: 
issued_total_row = 1450 
issued_total_col = 4152 
Row_Bus_Util =  0.029330 
CoL_Bus_Util = 0.083986 
Either_Row_CoL_Bus_Util = 0.099905 
Issued_on_Two_Bus_Simul_Util = 0.013411 
issued_two_Eff = 0.134238 
queue_avg = 1.978093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=1.97809
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44447 n_act=733 n_pre=717 n_ref_event=0 n_req=4196 n_rd=4196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08488
n_activity=10969 dram_eff=0.3825
bk0: 316a 47290i bk1: 292a 47918i bk2: 296a 47669i bk3: 300a 47581i bk4: 232a 48129i bk5: 252a 47714i bk6: 264a 47553i bk7: 264a 47671i bk8: 264a 47588i bk9: 236a 47964i bk10: 268a 47691i bk11: 212a 48282i bk12: 260a 47961i bk13: 248a 47993i bk14: 264a 48067i bk15: 228a 47981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825310
Row_Buffer_Locality_read = 0.825310
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.152961
Bank_Level_Parallism_Col = 2.248872
Bank_Level_Parallism_Ready = 1.465443
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.765672 

BW Util details:
bwutil = 0.084876 
total_CMD = 49437 
util_bw = 4196 
Wasted_Col = 3930 
Wasted_Row = 1432 
Idle = 39879 

BW Util Bottlenecks: 
RCDc_limit = 4613 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2002 
rwq = 0 
CCDLc_limit_alone = 2002 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44447 
Read = 4196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 733 
n_pre = 717 
n_ref = 0 
n_req = 4196 
total_req = 4196 

Dual Bus Interface Util: 
issued_total_row = 1450 
issued_total_col = 4196 
Row_Bus_Util =  0.029330 
CoL_Bus_Util = 0.084876 
Either_Row_CoL_Bus_Util = 0.100937 
Issued_on_Two_Bus_Simul_Util = 0.013269 
issued_two_Eff = 0.131463 
queue_avg = 1.994802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=1.9948
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44492 n_act=730 n_pre=714 n_ref_event=0 n_req=4168 n_rd=4168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08431
n_activity=10594 dram_eff=0.3934
bk0: 312a 47389i bk1: 308a 47783i bk2: 300a 47463i bk3: 288a 47710i bk4: 228a 48247i bk5: 264a 47641i bk6: 236a 47901i bk7: 264a 47857i bk8: 248a 47859i bk9: 280a 47591i bk10: 240a 47918i bk11: 244a 47843i bk12: 240a 48000i bk13: 252a 47985i bk14: 240a 47929i bk15: 224a 48048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824856
Row_Buffer_Locality_read = 0.824856
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.277893
Bank_Level_Parallism_Col = 2.305104
Bank_Level_Parallism_Ready = 1.468810
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.777004 

BW Util details:
bwutil = 0.084309 
total_CMD = 49437 
util_bw = 4168 
Wasted_Col = 3724 
Wasted_Row = 1259 
Idle = 40286 

BW Util Bottlenecks: 
RCDc_limit = 4459 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2171 
rwq = 0 
CCDLc_limit_alone = 2171 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44492 
Read = 4168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 730 
n_pre = 714 
n_ref = 0 
n_req = 4168 
total_req = 4168 

Dual Bus Interface Util: 
issued_total_row = 1444 
issued_total_col = 4168 
Row_Bus_Util =  0.029209 
CoL_Bus_Util = 0.084309 
Either_Row_CoL_Bus_Util = 0.100026 
Issued_on_Two_Bus_Simul_Util = 0.013492 
issued_two_Eff = 0.134884 
queue_avg = 1.947691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=1.94769
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44445 n_act=758 n_pre=742 n_ref_event=0 n_req=4156 n_rd=4156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08407
n_activity=10628 dram_eff=0.391
bk0: 304a 47383i bk1: 300a 47459i bk2: 308a 47593i bk3: 280a 47633i bk4: 240a 47977i bk5: 260a 47644i bk6: 252a 47961i bk7: 260a 47973i bk8: 244a 47934i bk9: 272a 47569i bk10: 272a 47646i bk11: 224a 48232i bk12: 244a 47959i bk13: 232a 47811i bk14: 228a 47963i bk15: 236a 48193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817613
Row_Buffer_Locality_read = 0.817613
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.247152
Bank_Level_Parallism_Col = 2.242108
Bank_Level_Parallism_Ready = 1.388835
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.756509 

BW Util details:
bwutil = 0.084067 
total_CMD = 49437 
util_bw = 4156 
Wasted_Col = 3926 
Wasted_Row = 1224 
Idle = 40131 

BW Util Bottlenecks: 
RCDc_limit = 4814 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2177 
rwq = 0 
CCDLc_limit_alone = 2177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44445 
Read = 4156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 758 
n_pre = 742 
n_ref = 0 
n_req = 4156 
total_req = 4156 

Dual Bus Interface Util: 
issued_total_row = 1500 
issued_total_col = 4156 
Row_Bus_Util =  0.030342 
CoL_Bus_Util = 0.084067 
Either_Row_CoL_Bus_Util = 0.100977 
Issued_on_Two_Bus_Simul_Util = 0.013431 
issued_two_Eff = 0.133013 
queue_avg = 1.944940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=1.94494
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44460 n_act=716 n_pre=700 n_ref_event=0 n_req=4204 n_rd=4204 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08504
n_activity=11116 dram_eff=0.3782
bk0: 296a 47548i bk1: 312a 47622i bk2: 300a 47786i bk3: 288a 47596i bk4: 264a 47519i bk5: 260a 47810i bk6: 276a 47669i bk7: 244a 47834i bk8: 236a 47802i bk9: 240a 48056i bk10: 260a 47887i bk11: 236a 48051i bk12: 260a 48064i bk13: 264a 47788i bk14: 236a 48325i bk15: 232a 48085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829686
Row_Buffer_Locality_read = 0.829686
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.076303
Bank_Level_Parallism_Col = 2.243681
Bank_Level_Parallism_Ready = 1.487869
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.739634 

BW Util details:
bwutil = 0.085038 
total_CMD = 49437 
util_bw = 4204 
Wasted_Col = 3975 
Wasted_Row = 1493 
Idle = 39765 

BW Util Bottlenecks: 
RCDc_limit = 4605 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2074 
rwq = 0 
CCDLc_limit_alone = 2074 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44460 
Read = 4204 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 716 
n_pre = 700 
n_ref = 0 
n_req = 4204 
total_req = 4204 

Dual Bus Interface Util: 
issued_total_row = 1416 
issued_total_col = 4204 
Row_Bus_Util =  0.028643 
CoL_Bus_Util = 0.085038 
Either_Row_CoL_Bus_Util = 0.100674 
Issued_on_Two_Bus_Simul_Util = 0.013006 
issued_two_Eff = 0.129194 
queue_avg = 1.905779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=1.90578
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44488 n_act=738 n_pre=722 n_ref_event=0 n_req=4144 n_rd=4144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08382
n_activity=10660 dram_eff=0.3887
bk0: 280a 47684i bk1: 292a 47613i bk2: 280a 47617i bk3: 316a 47509i bk4: 288a 47580i bk5: 244a 47809i bk6: 220a 48283i bk7: 252a 47725i bk8: 252a 47933i bk9: 240a 47900i bk10: 228a 48180i bk11: 260a 47909i bk12: 236a 47873i bk13: 248a 47821i bk14: 256a 47810i bk15: 252a 47772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821911
Row_Buffer_Locality_read = 0.821911
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.203020
Bank_Level_Parallism_Col = 2.262444
Bank_Level_Parallism_Ready = 1.468629
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.748869 

BW Util details:
bwutil = 0.083824 
total_CMD = 49437 
util_bw = 4144 
Wasted_Col = 3951 
Wasted_Row = 1308 
Idle = 40034 

BW Util Bottlenecks: 
RCDc_limit = 4597 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2116 
rwq = 0 
CCDLc_limit_alone = 2116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44488 
Read = 4144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 738 
n_pre = 722 
n_ref = 0 
n_req = 4144 
total_req = 4144 

Dual Bus Interface Util: 
issued_total_row = 1460 
issued_total_col = 4144 
Row_Bus_Util =  0.029533 
CoL_Bus_Util = 0.083824 
Either_Row_CoL_Bus_Util = 0.100107 
Issued_on_Two_Bus_Simul_Util = 0.013249 
issued_two_Eff = 0.132350 
queue_avg = 1.824484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=1.82448
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44458 n_act=722 n_pre=706 n_ref_event=0 n_req=4160 n_rd=4160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08415
n_activity=11152 dram_eff=0.373
bk0: 292a 47805i bk1: 288a 47667i bk2: 292a 47880i bk3: 304a 47759i bk4: 276a 47706i bk5: 252a 47919i bk6: 252a 47868i bk7: 280a 47509i bk8: 232a 47892i bk9: 232a 48051i bk10: 224a 48041i bk11: 276a 47963i bk12: 236a 47935i bk13: 232a 48079i bk14: 228a 48139i bk15: 264a 47764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826442
Row_Buffer_Locality_read = 0.826442
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.028651
Bank_Level_Parallism_Col = 2.157679
Bank_Level_Parallism_Ready = 1.411779
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.722450 

BW Util details:
bwutil = 0.084147 
total_CMD = 49437 
util_bw = 4160 
Wasted_Col = 4059 
Wasted_Row = 1414 
Idle = 39804 

BW Util Bottlenecks: 
RCDc_limit = 4736 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2049 
rwq = 0 
CCDLc_limit_alone = 2049 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44458 
Read = 4160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 722 
n_pre = 706 
n_ref = 0 
n_req = 4160 
total_req = 4160 

Dual Bus Interface Util: 
issued_total_row = 1428 
issued_total_col = 4160 
Row_Bus_Util =  0.028885 
CoL_Bus_Util = 0.084147 
Either_Row_CoL_Bus_Util = 0.100714 
Issued_on_Two_Bus_Simul_Util = 0.012319 
issued_two_Eff = 0.122314 
queue_avg = 1.829197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=1.8292
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44421 n_act=741 n_pre=725 n_ref_event=0 n_req=4160 n_rd=4160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08415
n_activity=10979 dram_eff=0.3789
bk0: 300a 47238i bk1: 312a 47563i bk2: 268a 47814i bk3: 296a 47449i bk4: 252a 47929i bk5: 252a 47887i bk6: 244a 47877i bk7: 276a 47607i bk8: 224a 47967i bk9: 268a 47873i bk10: 256a 47891i bk11: 240a 47909i bk12: 244a 48216i bk13: 232a 48179i bk14: 256a 47731i bk15: 240a 48110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821875
Row_Buffer_Locality_read = 0.821875
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.172677
Bank_Level_Parallism_Col = 2.247323
Bank_Level_Parallism_Ready = 1.427644
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.753307 

BW Util details:
bwutil = 0.084147 
total_CMD = 49437 
util_bw = 4160 
Wasted_Col = 3923 
Wasted_Row = 1345 
Idle = 40009 

BW Util Bottlenecks: 
RCDc_limit = 4760 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2140 
rwq = 0 
CCDLc_limit_alone = 2140 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44421 
Read = 4160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 741 
n_pre = 725 
n_ref = 0 
n_req = 4160 
total_req = 4160 

Dual Bus Interface Util: 
issued_total_row = 1466 
issued_total_col = 4160 
Row_Bus_Util =  0.029654 
CoL_Bus_Util = 0.084147 
Either_Row_CoL_Bus_Util = 0.101462 
Issued_on_Two_Bus_Simul_Util = 0.012339 
issued_two_Eff = 0.121611 
queue_avg = 1.775532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=1.77553
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44478 n_act=715 n_pre=699 n_ref_event=0 n_req=4156 n_rd=4156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08407
n_activity=10876 dram_eff=0.3821
bk0: 332a 47431i bk1: 292a 47763i bk2: 300a 47685i bk3: 288a 47556i bk4: 244a 47844i bk5: 244a 48035i bk6: 236a 47972i bk7: 272a 47778i bk8: 224a 48212i bk9: 272a 47705i bk10: 268a 47920i bk11: 260a 47806i bk12: 248a 47968i bk13: 212a 48212i bk14: 220a 48265i bk15: 244a 48100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827960
Row_Buffer_Locality_read = 0.827960
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.062639
Bank_Level_Parallism_Col = 2.177448
Bank_Level_Parallism_Ready = 1.376564
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.740233 

BW Util details:
bwutil = 0.084067 
total_CMD = 49437 
util_bw = 4156 
Wasted_Col = 3879 
Wasted_Row = 1400 
Idle = 40002 

BW Util Bottlenecks: 
RCDc_limit = 4580 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2134 
rwq = 0 
CCDLc_limit_alone = 2134 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44478 
Read = 4156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 715 
n_pre = 699 
n_ref = 0 
n_req = 4156 
total_req = 4156 

Dual Bus Interface Util: 
issued_total_row = 1414 
issued_total_col = 4156 
Row_Bus_Util =  0.028602 
CoL_Bus_Util = 0.084067 
Either_Row_CoL_Bus_Util = 0.100309 
Issued_on_Two_Bus_Simul_Util = 0.012359 
issued_two_Eff = 0.123210 
queue_avg = 1.867893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=1.86789
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44567 n_act=697 n_pre=681 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08285
n_activity=10194 dram_eff=0.4018
bk0: 280a 47692i bk1: 296a 47607i bk2: 268a 47881i bk3: 300a 47616i bk4: 256a 47712i bk5: 292a 47480i bk6: 248a 47803i bk7: 248a 47685i bk8: 272a 47907i bk9: 216a 48102i bk10: 228a 48192i bk11: 236a 48104i bk12: 216a 48282i bk13: 272a 47820i bk14: 236a 48157i bk15: 232a 47987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829834
Row_Buffer_Locality_read = 0.829834
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.274110
Bank_Level_Parallism_Col = 2.312789
Bank_Level_Parallism_Ready = 1.483887
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.783028 

BW Util details:
bwutil = 0.082853 
total_CMD = 49437 
util_bw = 4096 
Wasted_Col = 3613 
Wasted_Row = 1167 
Idle = 40561 

BW Util Bottlenecks: 
RCDc_limit = 4262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2115 
rwq = 0 
CCDLc_limit_alone = 2115 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44567 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 697 
n_pre = 681 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 1378 
issued_total_col = 4096 
Row_Bus_Util =  0.027874 
CoL_Bus_Util = 0.082853 
Either_Row_CoL_Bus_Util = 0.098509 
Issued_on_Two_Bus_Simul_Util = 0.012218 
issued_two_Eff = 0.124025 
queue_avg = 1.974918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=1.97492
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44479 n_act=712 n_pre=696 n_ref_event=0 n_req=4196 n_rd=4196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08488
n_activity=10678 dram_eff=0.393
bk0: 296a 47588i bk1: 312a 47213i bk2: 296a 47484i bk3: 304a 47848i bk4: 276a 47766i bk5: 252a 47753i bk6: 280a 47421i bk7: 228a 48096i bk8: 280a 47550i bk9: 224a 48360i bk10: 248a 47985i bk11: 256a 48047i bk12: 216a 48304i bk13: 240a 48036i bk14: 260a 47957i bk15: 228a 47873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830315
Row_Buffer_Locality_read = 0.830315
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.180919
Bank_Level_Parallism_Col = 2.303369
Bank_Level_Parallism_Ready = 1.541468
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.768595 

BW Util details:
bwutil = 0.084876 
total_CMD = 49437 
util_bw = 4196 
Wasted_Col = 3806 
Wasted_Row = 1400 
Idle = 40035 

BW Util Bottlenecks: 
RCDc_limit = 4409 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2029 
rwq = 0 
CCDLc_limit_alone = 2029 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44479 
Read = 4196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 712 
n_pre = 696 
n_ref = 0 
n_req = 4196 
total_req = 4196 

Dual Bus Interface Util: 
issued_total_row = 1408 
issued_total_col = 4196 
Row_Bus_Util =  0.028481 
CoL_Bus_Util = 0.084876 
Either_Row_CoL_Bus_Util = 0.100289 
Issued_on_Two_Bus_Simul_Util = 0.013067 
issued_two_Eff = 0.130294 
queue_avg = 1.978559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=1.97856
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44367 n_act=750 n_pre=734 n_ref_event=0 n_req=4224 n_rd=4224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08544
n_activity=10701 dram_eff=0.3947
bk0: 292a 47493i bk1: 316a 47279i bk2: 304a 47513i bk3: 300a 47589i bk4: 256a 47679i bk5: 260a 47714i bk6: 268a 47907i bk7: 252a 48017i bk8: 268a 47826i bk9: 248a 47971i bk10: 232a 48027i bk11: 276a 47766i bk12: 240a 48128i bk13: 232a 48052i bk14: 248a 47861i bk15: 232a 47990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822443
Row_Buffer_Locality_read = 0.822443
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.238947
Bank_Level_Parallism_Col = 2.301706
Bank_Level_Parallism_Ready = 1.466383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.785218 

BW Util details:
bwutil = 0.085442 
total_CMD = 49437 
util_bw = 4224 
Wasted_Col = 3836 
Wasted_Row = 1327 
Idle = 40050 

BW Util Bottlenecks: 
RCDc_limit = 4790 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1929 
rwq = 0 
CCDLc_limit_alone = 1929 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44367 
Read = 4224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 750 
n_pre = 734 
n_ref = 0 
n_req = 4224 
total_req = 4224 

Dual Bus Interface Util: 
issued_total_row = 1484 
issued_total_col = 4224 
Row_Bus_Util =  0.030018 
CoL_Bus_Util = 0.085442 
Either_Row_CoL_Bus_Util = 0.102555 
Issued_on_Two_Bus_Simul_Util = 0.012905 
issued_two_Eff = 0.125838 
queue_avg = 1.848555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=1.84855
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44445 n_act=753 n_pre=737 n_ref_event=0 n_req=4144 n_rd=4144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08382
n_activity=10964 dram_eff=0.378
bk0: 268a 47843i bk1: 308a 47631i bk2: 304a 47508i bk3: 272a 47823i bk4: 252a 47751i bk5: 296a 47268i bk6: 284a 47717i bk7: 252a 47893i bk8: 256a 47657i bk9: 216a 48012i bk10: 212a 48320i bk11: 280a 47534i bk12: 208a 48197i bk13: 268a 47781i bk14: 232a 47993i bk15: 236a 48019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818291
Row_Buffer_Locality_read = 0.818291
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.154216
Bank_Level_Parallism_Col = 2.256101
Bank_Level_Parallism_Ready = 1.425193
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.731824 

BW Util details:
bwutil = 0.083824 
total_CMD = 49437 
util_bw = 4144 
Wasted_Col = 3964 
Wasted_Row = 1463 
Idle = 39866 

BW Util Bottlenecks: 
RCDc_limit = 4831 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2124 
rwq = 0 
CCDLc_limit_alone = 2124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44445 
Read = 4144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 753 
n_pre = 737 
n_ref = 0 
n_req = 4144 
total_req = 4144 

Dual Bus Interface Util: 
issued_total_row = 1490 
issued_total_col = 4144 
Row_Bus_Util =  0.030139 
CoL_Bus_Util = 0.083824 
Either_Row_CoL_Bus_Util = 0.100977 
Issued_on_Two_Bus_Simul_Util = 0.012986 
issued_two_Eff = 0.128606 
queue_avg = 1.927423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=1.92742
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44524 n_act=703 n_pre=687 n_ref_event=0 n_req=4164 n_rd=4164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08423
n_activity=10687 dram_eff=0.3896
bk0: 308a 47718i bk1: 284a 47748i bk2: 300a 47954i bk3: 316a 47459i bk4: 244a 47634i bk5: 252a 48023i bk6: 240a 48002i bk7: 284a 47793i bk8: 216a 48374i bk9: 248a 47891i bk10: 284a 47601i bk11: 240a 48172i bk12: 244a 47986i bk13: 224a 48198i bk14: 224a 48330i bk15: 256a 47987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831172
Row_Buffer_Locality_read = 0.831172
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.068229
Bank_Level_Parallism_Col = 2.161082
Bank_Level_Parallism_Ready = 1.381604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.723153 

BW Util details:
bwutil = 0.084228 
total_CMD = 49437 
util_bw = 4164 
Wasted_Col = 3847 
Wasted_Row = 1208 
Idle = 40218 

BW Util Bottlenecks: 
RCDc_limit = 4521 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2152 
rwq = 0 
CCDLc_limit_alone = 2152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44524 
Read = 4164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 703 
n_pre = 687 
n_ref = 0 
n_req = 4164 
total_req = 4164 

Dual Bus Interface Util: 
issued_total_row = 1390 
issued_total_col = 4164 
Row_Bus_Util =  0.028117 
CoL_Bus_Util = 0.084228 
Either_Row_CoL_Bus_Util = 0.099379 
Issued_on_Two_Bus_Simul_Util = 0.012966 
issued_two_Eff = 0.130470 
queue_avg = 1.649534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=1.64953
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44521 n_act=701 n_pre=685 n_ref_event=0 n_req=4148 n_rd=4148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0839
n_activity=11031 dram_eff=0.376
bk0: 304a 47847i bk1: 288a 47593i bk2: 280a 47889i bk3: 276a 48040i bk4: 272a 47757i bk5: 260a 47875i bk6: 260a 47749i bk7: 264a 47757i bk8: 240a 47873i bk9: 268a 47902i bk10: 268a 47760i bk11: 224a 48313i bk12: 252a 48204i bk13: 244a 47821i bk14: 216a 48388i bk15: 232a 47970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831003
Row_Buffer_Locality_read = 0.831003
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.943823
Bank_Level_Parallism_Col = 2.147566
Bank_Level_Parallism_Ready = 1.401157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704619 

BW Util details:
bwutil = 0.083905 
total_CMD = 49437 
util_bw = 4148 
Wasted_Col = 4009 
Wasted_Row = 1491 
Idle = 39789 

BW Util Bottlenecks: 
RCDc_limit = 4549 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2139 
rwq = 0 
CCDLc_limit_alone = 2139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44521 
Read = 4148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 701 
n_pre = 685 
n_ref = 0 
n_req = 4148 
total_req = 4148 

Dual Bus Interface Util: 
issued_total_row = 1386 
issued_total_col = 4148 
Row_Bus_Util =  0.028036 
CoL_Bus_Util = 0.083905 
Either_Row_CoL_Bus_Util = 0.099440 
Issued_on_Two_Bus_Simul_Util = 0.012501 
issued_two_Eff = 0.125712 
queue_avg = 1.727390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=1.72739
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44494 n_act=741 n_pre=725 n_ref_event=0 n_req=4144 n_rd=4144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08382
n_activity=10861 dram_eff=0.3815
bk0: 296a 47488i bk1: 304a 47505i bk2: 308a 47320i bk3: 256a 47878i bk4: 260a 47756i bk5: 272a 47766i bk6: 268a 47750i bk7: 244a 47944i bk8: 264a 47866i bk9: 232a 48113i bk10: 240a 47828i bk11: 268a 47819i bk12: 220a 47983i bk13: 244a 47963i bk14: 232a 47987i bk15: 236a 47867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821187
Row_Buffer_Locality_read = 0.821187
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.163483
Bank_Level_Parallism_Col = 2.274694
Bank_Level_Parallism_Ready = 1.531853
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.765691 

BW Util details:
bwutil = 0.083824 
total_CMD = 49437 
util_bw = 4144 
Wasted_Col = 4003 
Wasted_Row = 1432 
Idle = 39858 

BW Util Bottlenecks: 
RCDc_limit = 4692 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2033 
rwq = 0 
CCDLc_limit_alone = 2033 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44494 
Read = 4144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 741 
n_pre = 725 
n_ref = 0 
n_req = 4144 
total_req = 4144 

Dual Bus Interface Util: 
issued_total_row = 1466 
issued_total_col = 4144 
Row_Bus_Util =  0.029654 
CoL_Bus_Util = 0.083824 
Either_Row_CoL_Bus_Util = 0.099986 
Issued_on_Two_Bus_Simul_Util = 0.013492 
issued_two_Eff = 0.134938 
queue_avg = 1.972510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=1.97251
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44472 n_act=715 n_pre=699 n_ref_event=0 n_req=4208 n_rd=4208 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08512
n_activity=10774 dram_eff=0.3906
bk0: 296a 47460i bk1: 320a 47371i bk2: 284a 47613i bk3: 292a 47781i bk4: 264a 47778i bk5: 284a 47592i bk6: 296a 47624i bk7: 240a 47970i bk8: 264a 47696i bk9: 200a 48354i bk10: 228a 48205i bk11: 260a 47925i bk12: 232a 48051i bk13: 236a 48107i bk14: 264a 47895i bk15: 248a 47973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830086
Row_Buffer_Locality_read = 0.830086
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.216251
Bank_Level_Parallism_Col = 2.320374
Bank_Level_Parallism_Ready = 1.519724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.799335 

BW Util details:
bwutil = 0.085118 
total_CMD = 49437 
util_bw = 4208 
Wasted_Col = 3746 
Wasted_Row = 1313 
Idle = 40170 

BW Util Bottlenecks: 
RCDc_limit = 4391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1948 
rwq = 0 
CCDLc_limit_alone = 1948 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44472 
Read = 4208 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 715 
n_pre = 699 
n_ref = 0 
n_req = 4208 
total_req = 4208 

Dual Bus Interface Util: 
issued_total_row = 1414 
issued_total_col = 4208 
Row_Bus_Util =  0.028602 
CoL_Bus_Util = 0.085118 
Either_Row_CoL_Bus_Util = 0.100431 
Issued_on_Two_Bus_Simul_Util = 0.013290 
issued_two_Eff = 0.132326 
queue_avg = 1.893036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=1.89304
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44510 n_act=719 n_pre=703 n_ref_event=0 n_req=4188 n_rd=4188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08471
n_activity=10599 dram_eff=0.3951
bk0: 332a 47350i bk1: 300a 47827i bk2: 288a 47434i bk3: 304a 47412i bk4: 272a 47686i bk5: 240a 47989i bk6: 244a 47813i bk7: 272a 47680i bk8: 208a 48391i bk9: 288a 47557i bk10: 260a 47691i bk11: 248a 48102i bk12: 248a 48119i bk13: 224a 48398i bk14: 224a 48008i bk15: 236a 48115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828319
Row_Buffer_Locality_read = 0.828319
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.245780
Bank_Level_Parallism_Col = 2.271258
Bank_Level_Parallism_Ready = 1.446514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.754906 

BW Util details:
bwutil = 0.084714 
total_CMD = 49437 
util_bw = 4188 
Wasted_Col = 3738 
Wasted_Row = 1196 
Idle = 40315 

BW Util Bottlenecks: 
RCDc_limit = 4339 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2118 
rwq = 0 
CCDLc_limit_alone = 2118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44510 
Read = 4188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 719 
n_pre = 703 
n_ref = 0 
n_req = 4188 
total_req = 4188 

Dual Bus Interface Util: 
issued_total_row = 1422 
issued_total_col = 4188 
Row_Bus_Util =  0.028764 
CoL_Bus_Util = 0.084714 
Either_Row_CoL_Bus_Util = 0.099662 
Issued_on_Two_Bus_Simul_Util = 0.013816 
issued_two_Eff = 0.138624 
queue_avg = 1.885207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=1.88521
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44442 n_act=722 n_pre=706 n_ref_event=0 n_req=4176 n_rd=4176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08447
n_activity=10959 dram_eff=0.3811
bk0: 320a 47475i bk1: 280a 47748i bk2: 288a 47654i bk3: 304a 47708i bk4: 248a 47719i bk5: 256a 47836i bk6: 256a 47775i bk7: 264a 47680i bk8: 220a 48227i bk9: 264a 47892i bk10: 268a 48053i bk11: 248a 48013i bk12: 240a 48048i bk13: 224a 48364i bk14: 244a 47879i bk15: 252a 47963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827107
Row_Buffer_Locality_read = 0.827107
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.055480
Bank_Level_Parallism_Col = 2.187265
Bank_Level_Parallism_Ready = 1.401820
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.741915 

BW Util details:
bwutil = 0.084471 
total_CMD = 49437 
util_bw = 4176 
Wasted_Col = 3951 
Wasted_Row = 1408 
Idle = 39902 

BW Util Bottlenecks: 
RCDc_limit = 4737 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2087 
rwq = 0 
CCDLc_limit_alone = 2087 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44442 
Read = 4176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 722 
n_pre = 706 
n_ref = 0 
n_req = 4176 
total_req = 4176 

Dual Bus Interface Util: 
issued_total_row = 1428 
issued_total_col = 4176 
Row_Bus_Util =  0.028885 
CoL_Bus_Util = 0.084471 
Either_Row_CoL_Bus_Util = 0.101038 
Issued_on_Two_Bus_Simul_Util = 0.012319 
issued_two_Eff = 0.121922 
queue_avg = 1.774015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=1.77402
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44533 n_act=711 n_pre=695 n_ref_event=0 n_req=4148 n_rd=4148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0839
n_activity=10768 dram_eff=0.3852
bk0: 292a 47513i bk1: 268a 47992i bk2: 292a 47799i bk3: 280a 47638i bk4: 260a 47822i bk5: 240a 47924i bk6: 252a 47997i bk7: 280a 47832i bk8: 232a 48066i bk9: 248a 47958i bk10: 272a 47695i bk11: 248a 48052i bk12: 240a 48018i bk13: 252a 48041i bk14: 232a 47975i bk15: 260a 47973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828592
Row_Buffer_Locality_read = 0.828592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.073849
Bank_Level_Parallism_Col = 2.201577
Bank_Level_Parallism_Ready = 1.412729
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757090 

BW Util details:
bwutil = 0.083905 
total_CMD = 49437 
util_bw = 4148 
Wasted_Col = 3851 
Wasted_Row = 1385 
Idle = 40053 

BW Util Bottlenecks: 
RCDc_limit = 4521 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2017 
rwq = 0 
CCDLc_limit_alone = 2017 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44533 
Read = 4148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 711 
n_pre = 695 
n_ref = 0 
n_req = 4148 
total_req = 4148 

Dual Bus Interface Util: 
issued_total_row = 1406 
issued_total_col = 4148 
Row_Bus_Util =  0.028440 
CoL_Bus_Util = 0.083905 
Either_Row_CoL_Bus_Util = 0.099197 
Issued_on_Two_Bus_Simul_Util = 0.013148 
issued_two_Eff = 0.132545 
queue_avg = 1.727937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=1.72794
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44548 n_act=734 n_pre=718 n_ref_event=0 n_req=4124 n_rd=4124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08342
n_activity=10836 dram_eff=0.3806
bk0: 308a 47447i bk1: 304a 47460i bk2: 272a 47744i bk3: 288a 47626i bk4: 256a 47684i bk5: 240a 47764i bk6: 248a 47896i bk7: 268a 47990i bk8: 208a 48171i bk9: 268a 47555i bk10: 268a 47605i bk11: 264a 47899i bk12: 252a 47919i bk13: 216a 48123i bk14: 212a 48190i bk15: 252a 48059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822017
Row_Buffer_Locality_read = 0.822017
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.164538
Bank_Level_Parallism_Col = 2.271135
Bank_Level_Parallism_Ready = 1.488361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.752856 

BW Util details:
bwutil = 0.083419 
total_CMD = 49437 
util_bw = 4124 
Wasted_Col = 3903 
Wasted_Row = 1448 
Idle = 39962 

BW Util Bottlenecks: 
RCDc_limit = 4571 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2033 
rwq = 0 
CCDLc_limit_alone = 2033 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44548 
Read = 4124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 734 
n_pre = 718 
n_ref = 0 
n_req = 4124 
total_req = 4124 

Dual Bus Interface Util: 
issued_total_row = 1452 
issued_total_col = 4124 
Row_Bus_Util =  0.029371 
CoL_Bus_Util = 0.083419 
Either_Row_CoL_Bus_Util = 0.098894 
Issued_on_Two_Bus_Simul_Util = 0.013896 
issued_two_Eff = 0.140520 
queue_avg = 1.883569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.88357
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44477 n_act=705 n_pre=689 n_ref_event=0 n_req=4184 n_rd=4184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08463
n_activity=10588 dram_eff=0.3952
bk0: 292a 47584i bk1: 284a 47666i bk2: 300a 47715i bk3: 292a 47599i bk4: 264a 47688i bk5: 248a 47982i bk6: 288a 47570i bk7: 244a 48048i bk8: 260a 47824i bk9: 228a 48177i bk10: 224a 48329i bk11: 276a 48047i bk12: 232a 48061i bk13: 248a 47967i bk14: 264a 47657i bk15: 240a 48076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831501
Row_Buffer_Locality_read = 0.831501
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.201623
Bank_Level_Parallism_Col = 2.324148
Bank_Level_Parallism_Ready = 1.504063
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.810631 

BW Util details:
bwutil = 0.084633 
total_CMD = 49437 
util_bw = 4184 
Wasted_Col = 3608 
Wasted_Row = 1324 
Idle = 40321 

BW Util Bottlenecks: 
RCDc_limit = 4312 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1866 
rwq = 0 
CCDLc_limit_alone = 1866 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44477 
Read = 4184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 705 
n_pre = 689 
n_ref = 0 
n_req = 4184 
total_req = 4184 

Dual Bus Interface Util: 
issued_total_row = 1394 
issued_total_col = 4184 
Row_Bus_Util =  0.028198 
CoL_Bus_Util = 0.084633 
Either_Row_CoL_Bus_Util = 0.100330 
Issued_on_Two_Bus_Simul_Util = 0.012501 
issued_two_Eff = 0.124597 
queue_avg = 1.800150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=1.80015
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49437 n_nop=44456 n_act=739 n_pre=723 n_ref_event=0 n_req=4188 n_rd=4188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08471
n_activity=10743 dram_eff=0.3898
bk0: 300a 47696i bk1: 308a 47512i bk2: 312a 47408i bk3: 296a 47774i bk4: 256a 47713i bk5: 272a 47756i bk6: 248a 47952i bk7: 236a 48143i bk8: 260a 47805i bk9: 236a 47899i bk10: 228a 48348i bk11: 264a 47864i bk12: 240a 47946i bk13: 260a 47930i bk14: 248a 47820i bk15: 224a 48071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823543
Row_Buffer_Locality_read = 0.823543
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.182141
Bank_Level_Parallism_Col = 2.229009
Bank_Level_Parallism_Ready = 1.398758
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.772130 

BW Util details:
bwutil = 0.084714 
total_CMD = 49437 
util_bw = 4188 
Wasted_Col = 3855 
Wasted_Row = 1241 
Idle = 40153 

BW Util Bottlenecks: 
RCDc_limit = 4628 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2063 
rwq = 0 
CCDLc_limit_alone = 2063 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49437 
n_nop = 44456 
Read = 4188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 739 
n_pre = 723 
n_ref = 0 
n_req = 4188 
total_req = 4188 

Dual Bus Interface Util: 
issued_total_row = 1462 
issued_total_col = 4188 
Row_Bus_Util =  0.029573 
CoL_Bus_Util = 0.084714 
Either_Row_CoL_Bus_Util = 0.100754 
Issued_on_Two_Bus_Simul_Util = 0.013532 
issued_two_Eff = 0.134310 
queue_avg = 1.777616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=1.77762

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10496, Miss = 3604, Miss_rate = 0.343, Pending_hits = 152, Reservation_fails = 18
L2_cache_bank[1]: Access = 10496, Miss = 3604, Miss_rate = 0.343, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[2]: Access = 10496, Miss = 3596, Miss_rate = 0.343, Pending_hits = 169, Reservation_fails = 52
L2_cache_bank[3]: Access = 10496, Miss = 3692, Miss_rate = 0.352, Pending_hits = 256, Reservation_fails = 89
L2_cache_bank[4]: Access = 10496, Miss = 3664, Miss_rate = 0.349, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[5]: Access = 10496, Miss = 3552, Miss_rate = 0.338, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[6]: Access = 10496, Miss = 3580, Miss_rate = 0.341, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[7]: Access = 10496, Miss = 3584, Miss_rate = 0.341, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[8]: Access = 10496, Miss = 3580, Miss_rate = 0.341, Pending_hits = 158, Reservation_fails = 71
L2_cache_bank[9]: Access = 10496, Miss = 3656, Miss_rate = 0.348, Pending_hits = 199, Reservation_fails = 143
L2_cache_bank[10]: Access = 10496, Miss = 3520, Miss_rate = 0.335, Pending_hits = 178, Reservation_fails = 27
L2_cache_bank[11]: Access = 10496, Miss = 3664, Miss_rate = 0.349, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[12]: Access = 10496, Miss = 3652, Miss_rate = 0.348, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[13]: Access = 10496, Miss = 3576, Miss_rate = 0.341, Pending_hits = 186, Reservation_fails = 7
L2_cache_bank[14]: Access = 10496, Miss = 3680, Miss_rate = 0.351, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[15]: Access = 10496, Miss = 3568, Miss_rate = 0.340, Pending_hits = 182, Reservation_fails = 17
L2_cache_bank[16]: Access = 10496, Miss = 3676, Miss_rate = 0.350, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[17]: Access = 10496, Miss = 3572, Miss_rate = 0.340, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[18]: Access = 10496, Miss = 3680, Miss_rate = 0.351, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[19]: Access = 10496, Miss = 3544, Miss_rate = 0.338, Pending_hits = 184, Reservation_fails = 47
L2_cache_bank[20]: Access = 10496, Miss = 3544, Miss_rate = 0.338, Pending_hits = 180, Reservation_fails = 33
L2_cache_bank[21]: Access = 10496, Miss = 3724, Miss_rate = 0.355, Pending_hits = 240, Reservation_fails = 88
L2_cache_bank[22]: Access = 10496, Miss = 3580, Miss_rate = 0.341, Pending_hits = 163, Reservation_fails = 48
L2_cache_bank[23]: Access = 10496, Miss = 3660, Miss_rate = 0.349, Pending_hits = 221, Reservation_fails = 136
L2_cache_bank[24]: Access = 10496, Miss = 3604, Miss_rate = 0.343, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[25]: Access = 10496, Miss = 3624, Miss_rate = 0.345, Pending_hits = 205, Reservation_fails = 88
L2_cache_bank[26]: Access = 10496, Miss = 3660, Miss_rate = 0.349, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[27]: Access = 10496, Miss = 3616, Miss_rate = 0.345, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[28]: Access = 10496, Miss = 3568, Miss_rate = 0.340, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[29]: Access = 10496, Miss = 3648, Miss_rate = 0.348, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[30]: Access = 10496, Miss = 3600, Miss_rate = 0.343, Pending_hits = 160, Reservation_fails = 119
L2_cache_bank[31]: Access = 10496, Miss = 3632, Miss_rate = 0.346, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[32]: Access = 10496, Miss = 3576, Miss_rate = 0.341, Pending_hits = 189, Reservation_fails = 123
L2_cache_bank[33]: Access = 10496, Miss = 3656, Miss_rate = 0.348, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[34]: Access = 10496, Miss = 3592, Miss_rate = 0.342, Pending_hits = 165, Reservation_fails = 208
L2_cache_bank[35]: Access = 10496, Miss = 3636, Miss_rate = 0.346, Pending_hits = 215, Reservation_fails = 67
L2_cache_bank[36]: Access = 10496, Miss = 3608, Miss_rate = 0.344, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[37]: Access = 10496, Miss = 3560, Miss_rate = 0.339, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[38]: Access = 10496, Miss = 3664, Miss_rate = 0.349, Pending_hits = 228, Reservation_fails = 34
L2_cache_bank[39]: Access = 10496, Miss = 3604, Miss_rate = 0.343, Pending_hits = 180, Reservation_fails = 68
L2_cache_bank[40]: Access = 10496, Miss = 3576, Miss_rate = 0.341, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[41]: Access = 10496, Miss = 3720, Miss_rate = 0.354, Pending_hits = 225, Reservation_fails = 83
L2_cache_bank[42]: Access = 10496, Miss = 3608, Miss_rate = 0.344, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[43]: Access = 10496, Miss = 3608, Miss_rate = 0.344, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[44]: Access = 10496, Miss = 3680, Miss_rate = 0.351, Pending_hits = 220, Reservation_fails = 143
L2_cache_bank[45]: Access = 10496, Miss = 3556, Miss_rate = 0.339, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[46]: Access = 10496, Miss = 3636, Miss_rate = 0.346, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[47]: Access = 10496, Miss = 3584, Miss_rate = 0.341, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[48]: Access = 10496, Miss = 3676, Miss_rate = 0.350, Pending_hits = 232, Reservation_fails = 106
L2_cache_bank[49]: Access = 10496, Miss = 3540, Miss_rate = 0.337, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[50]: Access = 10496, Miss = 3676, Miss_rate = 0.350, Pending_hits = 176, Reservation_fails = 4
L2_cache_bank[51]: Access = 10496, Miss = 3604, Miss_rate = 0.343, Pending_hits = 149, Reservation_fails = 92
L2_cache_bank[52]: Access = 10496, Miss = 3576, Miss_rate = 0.341, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[53]: Access = 10496, Miss = 3684, Miss_rate = 0.351, Pending_hits = 249, Reservation_fails = 17
L2_cache_bank[54]: Access = 10496, Miss = 3588, Miss_rate = 0.342, Pending_hits = 205, Reservation_fails = 88
L2_cache_bank[55]: Access = 10496, Miss = 3660, Miss_rate = 0.349, Pending_hits = 216, Reservation_fails = 71
L2_cache_bank[56]: Access = 10496, Miss = 3672, Miss_rate = 0.350, Pending_hits = 216, Reservation_fails = 90
L2_cache_bank[57]: Access = 10496, Miss = 3548, Miss_rate = 0.338, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[58]: Access = 10496, Miss = 3604, Miss_rate = 0.343, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[59]: Access = 10496, Miss = 3592, Miss_rate = 0.342, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[60]: Access = 10496, Miss = 3624, Miss_rate = 0.345, Pending_hits = 151, Reservation_fails = 84
L2_cache_bank[61]: Access = 10496, Miss = 3632, Miss_rate = 0.346, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[62]: Access = 10496, Miss = 3628, Miss_rate = 0.346, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[63]: Access = 10496, Miss = 3632, Miss_rate = 0.346, Pending_hits = 232, Reservation_fails = 29
L2_total_cache_accesses = 671744
L2_total_cache_misses = 231504
L2_total_cache_miss_rate = 0.3446
L2_total_cache_pending_hits = 11860
L2_total_cache_reservation_fails = 2290
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 99900
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 73728
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 573440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 98304
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2290
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.032
average_pipeline_duty_cycle=3059.214844
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2213024
	Total NON REG=307968
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2214880
	Total NON REG=307968
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2213216
	Total NON REG=307968
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2213248
	Total NON REG=307968
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2215072
	Total NON REG=307968
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2213696
	Total NON REG=307968
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2215552
	Total NON REG=307968
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2211680
	Total NON REG=307968
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2214784
	Total NON REG=307968
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2214880
	Total NON REG=307968
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218304
	Total NON REG=307968
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2212480
	Total NON REG=307968
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2214944
	Total NON REG=307968
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2214912
	Total NON REG=307968
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2217216
	Total NON REG=307968
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2215296
	Total NON REG=307968
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2212576
	Total NON REG=307968
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219072
	Total NON REG=307968
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2211360
	Total NON REG=307968
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2213152
	Total NON REG=307968
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2216288
	Total NON REG=307968
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2215168
	Total NON REG=307968
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2215232
	Total NON REG=307968
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2214432
	Total NON REG=307968
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2215008
	Total NON REG=307968
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2216768
	Total NON REG=307968
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2211552
	Total NON REG=307968
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2214464
	Total NON REG=307968
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2214144
	Total NON REG=307968
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2213952
	Total NON REG=307968
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2210240
	Total NON REG=307968
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218112
	Total NON REG=307968
core 32:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1883328
	Total NON REG=300544
core 33:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1878208
	Total NON REG=300544
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1886848
	Total NON REG=300544
core 35:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1879296
	Total NON REG=300544
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1887872
	Total NON REG=300544
core 37:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1885184
	Total NON REG=300544
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1883040
	Total NON REG=300544
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1883712
	Total NON REG=300544
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1881632
	Total NON REG=300544
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1882048
	Total NON REG=300544
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1885760
	Total NON REG=300544
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1881088
	Total NON REG=300544
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1881184
	Total NON REG=300544
core 45:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1884352
	Total NON REG=300544
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1883808
	Total NON REG=300544
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1882368
	Total NON REG=300544
core 48:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1879008
	Total NON REG=300544
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1885184
	Total NON REG=300544
core 50:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1880992
	Total NON REG=300544
core 51:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1879872
	Total NON REG=300544
core 52:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1886400
	Total NON REG=300544
core 53:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1883200
	Total NON REG=300544
core 54:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1882016
	Total NON REG=300544
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1883264
	Total NON REG=300544
core 56:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1881408
	Total NON REG=300544
core 57:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1883136
	Total NON REG=300544
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1884576
	Total NON REG=300544
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1884000
	Total NON REG=300544
core 60:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1880896
	Total NON REG=300544
core 61:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1884672
	Total NON REG=300544
core 62:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1877632
	Total NON REG=300544
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=29928
	Total FP Deocded Instructions=5152
	Total INT Deocded Instructions=23208
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16744448
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1267456
	Total MEM Acesses=110592
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=3456
	Total REG Reads=3032576
	Total REG Writes=1884832
	Total NON REG=300544
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0


==========Power Metrics -- Memory==========
Total memory controller accesses: 133200
Total memory controller reads: 133200
Total memory controller writes: 0
!!!Total Shared memory access: 229376
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 573440
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 310
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 98304
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 573440
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 98304
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 428380
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 11860
	Cache_stats[GLOBAL_ACC_R][MISS] = 33300
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 2290
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 99900
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 24576
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 73728
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 573440
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 98304

icnt_total_pkts_mem_to_simt=671744
icnt_total_pkts_simt_to_mem=671744
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 671744
Req_Network_cycles = 65839
Req_Network_injected_packets_per_cycle =      10.2028 
Req_Network_conflicts_per_cycle =       5.8314
Req_Network_conflicts_per_cycle_util =       9.5151
Req_Bank_Level_Parallism =      16.6479
Req_Network_in_buffer_full_per_cycle =       0.0098
Req_Network_in_buffer_avg_util =      26.6963
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1624

Reply_Network_injected_packets_num = 671744
Reply_Network_cycles = 65839
Reply_Network_injected_packets_per_cycle =       10.2028
Reply_Network_conflicts_per_cycle =       13.9493
Reply_Network_conflicts_per_cycle_util =      22.6734
Reply_Bank_Level_Parallism =      16.5838
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       7.7271
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1275
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 51 sec (411 sec)
gpgpu_simulation_rate = 143310 (inst/sec)
gpgpu_simulation_rate = 160 (cycle/sec)
gpgpu_silicon_slowdown = 7075000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
