VERILOG_SOURCES = /code/rtl/line_buffer.sv
TOPLEVEL        = line_buffer
MODULE          = test_line_buffer
SIM             = icarus
TOPLEVEL_LANG   = verilog
PYTHONPATH      = /src
HASH            = 3-debug-and-fix-line-buffer
WAVE            = true