#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr 13 19:30:08 2024
# Process ID: 12380
# Current directory: C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4336 C:\code\zynq_pri\zynq_study\hdmi_output_contrast_adjust\rtl\syn\top.xpr
# Log file: C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/vivado.log
# Journal file: C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.xpr
INFO: [Project 1-313] Project file moved from 'C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 838.246 ; gain = 136.398
update_compile_order -fileset sources_1
add_files -norecurse C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/contrast_adjust_v2.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/alg/iu.coe] -no_script -reset -force -quiet
remove_files  C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/alg/iu.coe
export_ip_user_files -of_objects  [get_files C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/alg/imres.coe] -no_script -reset -force -quiet
remove_files  C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/alg/imres.coe
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr 13 19:49:27 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.runs/synth_1/runme.log
[Sat Apr 13 19:49:28 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.runs/impl_1/runme.log
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr 13 19:56:16 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.runs/synth_1/runme.log
[Sat Apr 13 19:56:16 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/contrast_adjust_v2.v] -no_script -reset -force -quiet
remove_files  C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/contrast_adjust_v2.v
add_files -norecurse C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/contrast_adjust.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr 13 19:57:44 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.runs/synth_1/runme.log
[Sat Apr 13 19:57:44 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.runs/impl_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/sim/tb_src/tb_hdmi_colorbar_top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi_colorbar_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/xsim/picture_24.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_colorbar_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/asyn_rst_syn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asyn_rst_syn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/contrast_adjust.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contrast_adjust
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/dvi_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/dvi_transmitter_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_transmitter_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/hdmi_colorbar_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_colorbar_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/serializer_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serializer_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/video_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/video_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/sim/tb_src/tb_hdmi_colorbar_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi_colorbar_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a1c1d84bd2804f908f8da9db13417a58 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_colorbar_top_behav xil_defaultlib.tb_hdmi_colorbar_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 19 differs from formal bit length 16 for port addra [C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/video_display.v:84]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.0,...
Compiling module unisims_ver.BUFG_2
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.video_driver
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.contrast_adjust
Compiling module xil_defaultlib.video_display
Compiling module xil_defaultlib.asyn_rst_syn
Compiling module xil_defaultlib.dvi_encoder
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serializer_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")_2
Compiling module xil_defaultlib.dvi_transmitter_top
Compiling module xil_defaultlib.hdmi_colorbar_top
Compiling module xil_defaultlib.tb_hdmi_colorbar_top
Built simulation snapshot tb_hdmi_colorbar_top_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/xsim/xsim.dir/tb_hdmi_colorbar_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 13 21:03:02 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 965.117 ; gain = 0.070
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_colorbar_top_behav -key {Behavioral:sim_1:Functional:tb_hdmi_colorbar_top} -tclbatch {tb_hdmi_colorbar_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi_colorbar_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_hdmi_colorbar_top.hdmi_colorbar_top_inst.u_video_display.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_colorbar_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 994.117 ; gain = 34.016
set_property target_simulator ModelSim [current_project]
set_property compxlib.modelsim_compiled_library_dir C:/modeltech64_10.6d/vivado2017_4_sim_lib [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -install_path C:/modeltech64_10.6d/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.6d/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/modeltech64_10.6d/vivado2017_4_sim_lib/modelsim.ini' copied to run dir:'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi_colorbar_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim/picture_24.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl

# 10.6d

# do {tb_hdmi_colorbar_top_compile.do}
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 21:07:15 on Apr 13,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../top.srcs/sources_1/ip/clk_wiz_0" ../../../../top.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v ../../../../top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../../src/asyn_rst_syn.v ../../../../../src/contrast_adjust.v ../../../../../src/dvi_encoder.v ../../../../../src/dvi_transmitter_top.v ../../../../../src/hdmi_colorbar_top.v ../../../../../src/serializer_10_to_1.v ../../../../../src/video_display.v ../../../../../src/video_driver.v ../../../../../sim/tb_src/tb_hdmi_colorbar_top.v 
# -- Compiling module blk_mem_gen_0
# -- Compiling module clk_wiz_0_clk_wiz
# -- Compiling module clk_wiz_0
# -- Compiling module asyn_rst_syn
# -- Compiling module contrast_adjust
# -- Compiling module dvi_encoder
# -- Compiling module dvi_transmitter_top
# -- Compiling module hdmi_colorbar_top
# -- Compiling module serializer_10_to_1
# -- Compiling module video_display
# -- Compiling module video_driver
# -- Compiling module tb_hdmi_colorbar_top
# 
# Top level modules:
# 	tb_hdmi_colorbar_top
# End time: 21:07:15 on Apr 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 21:07:15 on Apr 13,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:07:15 on Apr 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim'
Program launched (PID=10600)
launch_simulation -install_path C:/modeltech64_10.6d/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.6d/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/modeltech64_10.6d/vivado2017_4_sim_lib/modelsim.ini' copied to run dir:'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi_colorbar_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim/picture_24.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl

# 10.6d

# do {tb_hdmi_colorbar_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:39:02 on Apr 13,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../top.srcs/sources_1/ip/clk_wiz_0" ../../../../top.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v ../../../../top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../../src/asyn_rst_syn.v ../../../../../src/contrast_adjust.v ../../../../../src/dvi_encoder.v ../../../../../src/dvi_transmitter_top.v ../../../../../src/hdmi_colorbar_top.v ../../../../../src/serializer_10_to_1.v ../../../../../src/video_display.v ../../../../../src/video_driver.v ../../../../../sim/tb_src/tb_hdmi_colorbar_top.v 
# -- Skipping module blk_mem_gen_0
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module asyn_rst_syn
# -- Compiling module contrast_adjust
# -- Skipping module dvi_encoder
# -- Skipping module dvi_transmitter_top
# -- Skipping module hdmi_colorbar_top
# -- Skipping module serializer_10_to_1
# -- Skipping module video_display
# -- Skipping module video_driver
# -- Compiling module tb_hdmi_colorbar_top
# 
# Top level modules:
# 	tb_hdmi_colorbar_top
# End time: 23:39:02 on Apr 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:39:02 on Apr 13,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:39:02 on Apr 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim'
Program launched (PID=11524)
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr 14 00:26:33 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.runs/synth_1/runme.log
[Sun Apr 14 00:26:33 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1594.703 ; gain = 591.527
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation -install_path C:/modeltech64_10.6d/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.6d/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/modeltech64_10.6d/vivado2017_4_sim_lib/modelsim.ini' copied to run dir:'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi_colorbar_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim/picture_24.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl

# 10.6d

# do {tb_hdmi_colorbar_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 00:33:49 on Apr 14,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../top.srcs/sources_1/ip/clk_wiz_0" ../../../../top.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v ../../../../top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../../src/asyn_rst_syn.v ../../../../../src/contrast_adjust.v ../../../../../src/dvi_encoder.v ../../../../../src/dvi_transmitter_top.v ../../../../../src/hdmi_colorbar_top.v ../../../../../src/serializer_10_to_1.v ../../../../../src/video_display.v ../../../../../src/video_driver.v ../../../../../sim/tb_src/tb_hdmi_colorbar_top.v 
# -- Skipping module blk_mem_gen_0
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module asyn_rst_syn
# -- Skipping module contrast_adjust
# -- Skipping module dvi_encoder
# -- Skipping module dvi_transmitter_top
# -- Skipping module hdmi_colorbar_top
# -- Skipping module serializer_10_to_1
# -- Compiling module video_display
# -- Skipping module video_driver
# -- Skipping module tb_hdmi_colorbar_top
# 
# Top level modules:
# 	tb_hdmi_colorbar_top
# End time: 00:33:49 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 00:33:49 on Apr 14,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:33:49 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/modelsim'
Program launched (PID=17708)
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr 14 00:59:11 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.runs/synth_1/runme.log
[Sun Apr 14 00:59:11 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.runs/impl_1/runme.log
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 14 01:26:28 2024...
