# Digital System Design (DSD) Lab Repository  
## 🎛 SystemVerilog RTL Design & Simulation  
**📌 UET Lahore | Session: 2023 | Roll No: 2023-EE-162**  

---

### 📜 **Overview**  
Welcome to the **DSD Lab Repository** for the **Digital System Design (DSD)** course at **UET Lahore**. This repository contains **SystemVerilog-based RTL designs**, testbenches, and simulations for various lab tasks.  

The goal of this repository is to implement **digital circuits**, verify their functionality through simulation, and optimize designs for performance and resource efficiency.

---

<!--### 📂 **Repository Structure**  
```
📦 DSD_Lab_2023_2023_EE_162
│── 📜 README.md             # Overview of the repository
│── 📂 Lab1                  # Basic Logic Gates & Combinational Circuits
│── 📂 Lab2                  # Multiplexers, Demultiplexers & Encoders
│── 📂 Lab3                  # Sequential Circuits (Flip-Flops & Counters)
│── 📂 Lab4                  # Finite State Machines (FSM)
│── 📂 Lab5                  # Arithmetic Logic Unit (ALU)
│── 📂 Lab6                  # Memory Design (RAM/ROM)
│── 📂 Simulations           # Testbenches & Verification Reports
└── 📂 Docs                  # Reports & Lab Manuals
```-->

---

### 🛠 **Tools & Technologies**  
- **💻 HDL:** SystemVerilog  
- **🖥 Simulation Tools:** ModelSim / QuestaSim  
- **📟 Synthesis Tools:** Xilinx Vivado  
- **⚡ Hardware:** FPGA-based Implementations on 

---

### 🚀 **How to Use**  
1. Clone this repository:  
   ```sh
   git clone https://github.com/your-repo/DSD_Lab_2023_EE_162.git
   ```
2. Navigate to the desired lab directory.  
3. Open the SystemVerilog files (`.sv`) in an HDL simulator.  
4. Run the testbenches and observe waveforms.  

---

<!-- ### ✅ **Lab Tasks Summary**  
| Lab No. | Topic                           | Status  |
|---------|---------------------------------|---------|
| 1       | Basic Logic Circuits            | ✅ Done  |
| 2       | Multiplexers & Decoders         | ✅ Done  |
| 3       | Sequential Circuits             | ✅ Done  |
| 4       | Finite State Machines (FSMs)    | ✅ Done  |
| 5       | ALU Implementation              | ✅ Done  |
| 6       | Memory Design (RAM/ROM)         | 🔄 In Progress  | -->

---

### 📝 **Documentation & Reports**  
- Each lab has a **docs folder** explaining the implementation details.  
- Simulation results are included in the **Simulations** folder.  

---

### 🎯 **Credits**  
- **Submitted by:** **2023-EE-162**  
- **University:** University of Engineering & Technology (UET), Lahore  
- **Course:** Digital System Design Lab (DSD)  

---