0.7
2020.1
May 27 2020
20:09:33
C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.sim/sim_1/synth/timing/xsim/Controller_Test_tb_time_synth.v,1608313048,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Controller_Test_tb.v,,Convolution_Controller;glbl,,,../../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Controller_Test_tb.v,1608168371,verilog,,,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,Controller_Test_tb,,,../../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,1607811001,verilog,,,,,,,,,,,,
