 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16
Version: K-2015.06-SP2
Date   : Sat Mar 15 13:01:54 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_126_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2021/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1759 (net)                    1        0.001               0.000      0.782 f
  U1920/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1763 (net)                    1        0.001               0.000      0.869 f
  U1919/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N195 (net)                     1        0.001               0.000      0.902 r
  Q_reg_126_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_126_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_125_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2370/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1779 (net)                    1        0.001               0.000      0.782 f
  U1916/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1783 (net)                    1        0.001               0.000      0.869 f
  U1915/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N194 (net)                     1        0.001               0.000      0.902 r
  Q_reg_125_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_125_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_121_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2934/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2618 (net)                    1        0.001               0.000      0.782 f
  U1905/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2622 (net)                    1        0.001               0.000      0.869 f
  U1904/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N190 (net)                     1        0.001               0.000      0.902 r
  Q_reg_121_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_121_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_120_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2820/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2448 (net)                    1        0.001               0.000      0.782 f
  U1903/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2452 (net)                    1        0.001               0.000      0.869 f
  U1901/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N189 (net)                     1        0.001               0.000      0.902 r
  Q_reg_120_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_120_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_118_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2886/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2548 (net)                    1        0.001               0.000      0.782 f
  U1896/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2552 (net)                    1        0.001               0.000      0.869 f
  U1895/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N187 (net)                     1        0.001               0.000      0.902 r
  Q_reg_118_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_118_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_117_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2814/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2438 (net)                    1        0.001               0.000      0.782 f
  U1893/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2442 (net)                    1        0.001               0.000      0.869 f
  U1892/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N186 (net)                     1        0.001               0.000      0.902 r
  Q_reg_117_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_117_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_116_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2832/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2468 (net)                    1        0.001               0.000      0.782 f
  U1890/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2472 (net)                    1        0.001               0.000      0.869 f
  U1889/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N185 (net)                     1        0.001               0.000      0.902 r
  Q_reg_116_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_116_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_115_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2846/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2488 (net)                    1        0.001               0.000      0.782 f
  U1888/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2492 (net)                    1        0.001               0.000      0.869 f
  U1887/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N184 (net)                     1        0.001               0.000      0.902 r
  Q_reg_115_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_115_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_114_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2861/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2508 (net)                    1        0.001               0.000      0.782 f
  U1886/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2512 (net)                    1        0.001               0.000      0.869 f
  U1884/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N183 (net)                     1        0.001               0.000      0.902 r
  Q_reg_114_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_114_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_113_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2780/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2388 (net)                    1        0.001               0.000      0.782 f
  U1882/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2392 (net)                    1        0.001               0.000      0.869 f
  U1881/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N182 (net)                     1        0.001               0.000      0.902 r
  Q_reg_113_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_113_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_112_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2880/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2538 (net)                    1        0.001               0.000      0.782 f
  U1880/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2542 (net)                    1        0.001               0.000      0.869 f
  U1878/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N181 (net)                     1        0.001               0.000      0.902 r
  Q_reg_112_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_112_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_109_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2321/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1709 (net)                    1        0.001               0.000      0.782 f
  U1870/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1713 (net)                    1        0.001               0.000      0.869 f
  U1869/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N178 (net)                     1        0.001               0.000      0.902 r
  Q_reg_109_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_109_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_108_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2315/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1699 (net)                    1        0.001               0.000      0.782 f
  U2038/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1703 (net)                    1        0.001               0.000      0.869 f
  U2050/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N177 (net)                     1        0.001               0.000      0.902 r
  Q_reg_108_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_108_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_107_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2275/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1639 (net)                    1        0.001               0.000      0.782 f
  U1866/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1643 (net)                    1        0.001               0.000      0.869 f
  U1865/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N176 (net)                     1        0.001               0.000      0.902 r
  Q_reg_107_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_107_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_104_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2187/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1517 (net)                    1        0.001               0.000      0.782 f
  U1857/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1521 (net)                    1        0.001               0.000      0.869 f
  U1856/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N173 (net)                     1        0.001               0.000      0.902 r
  Q_reg_104_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_104_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_103_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2327/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1719 (net)                    1        0.001               0.000      0.782 f
  U1854/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1723 (net)                    1        0.001               0.000      0.869 f
  U1853/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N172 (net)                     1        0.001               0.000      0.902 r
  Q_reg_103_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_103_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_102_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2127/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1437 (net)                    1        0.001               0.000      0.782 f
  U1851/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1441 (net)                    1        0.001               0.000      0.869 f
  U1850/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N171 (net)                     1        0.001               0.000      0.902 r
  Q_reg_102_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_102_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_101_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2411/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1839 (net)                    1        0.001               0.000      0.782 f
  U1848/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1843 (net)                    1        0.001               0.000      0.869 f
  U1847/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N170 (net)                     1        0.001               0.000      0.902 r
  Q_reg_101_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_101_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_98_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2112/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1417 (net)                    1        0.001               0.000      0.782 f
  U1840/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1421 (net)                    1        0.001               0.000      0.869 f
  U1839/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N167 (net)                     1        0.001               0.000      0.902 r
  Q_reg_98_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_98_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_97_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2142/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1457 (net)                    1        0.001               0.000      0.782 f
  U1837/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1461 (net)                    1        0.001               0.000      0.869 f
  U1836/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N166 (net)                     1        0.001               0.000      0.902 r
  Q_reg_97_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_97_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_93_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2793/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2408 (net)                    1        0.001               0.000      0.782 f
  U2036/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2412 (net)                    1        0.001               0.000      0.869 f
  U2049/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N162 (net)                     1        0.001               0.000      0.902 r
  Q_reg_93_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_93_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_92_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2941/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2628 (net)                    1        0.001               0.000      0.782 f
  U1824/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2632 (net)                    1        0.001               0.000      0.869 f
  U1822/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N161 (net)                     1        0.001               0.000      0.902 r
  Q_reg_92_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_92_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_90_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2867/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2518 (net)                    1        0.001               0.000      0.782 f
  U1818/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2522 (net)                    1        0.001               0.000      0.869 f
  U1816/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N159 (net)                     1        0.001               0.000      0.902 r
  Q_reg_90_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_90_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_89_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2949/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2640 (net)                    1        0.001               0.000      0.782 f
  U1815/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2644 (net)                    1        0.001               0.000      0.869 f
  U1813/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N158 (net)                     1        0.001               0.000      0.902 r
  Q_reg_89_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_89_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_87_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2773/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2378 (net)                    1        0.001               0.000      0.782 f
  U1809/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2382 (net)                    1        0.001               0.000      0.869 f
  U1807/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N156 (net)                     1        0.001               0.000      0.902 r
  Q_reg_87_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_87_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_84_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2839/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2478 (net)                    1        0.001               0.000      0.782 f
  U1800/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2482 (net)                    1        0.001               0.000      0.869 f
  U1799/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N153 (net)                     1        0.001               0.000      0.902 r
  Q_reg_84_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_84_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_83_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2900/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2568 (net)                    1        0.001               0.000      0.782 f
  U1798/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2572 (net)                    1        0.001               0.000      0.869 f
  U1796/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N152 (net)                     1        0.001               0.000      0.902 r
  Q_reg_83_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_83_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_82_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2077/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1364 (net)                    1        0.001               0.000      0.782 f
  U1795/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1368 (net)                    1        0.001               0.000      0.869 f
  U1793/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N151 (net)                     1        0.001               0.000      0.902 r
  Q_reg_82_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_82_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_81_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U1997/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2079 (net)                    1        0.001               0.000      0.782 f
  U1792/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2083 (net)                    1        0.001               0.000      0.869 f
  U1790/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N150 (net)                     1        0.001               0.000      0.902 r
  Q_reg_81_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_81_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_79_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2568/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2069 (net)                    1        0.001               0.000      0.782 f
  U1786/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2073 (net)                    1        0.001               0.000      0.869 f
  U1784/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N148 (net)                     1        0.001               0.000      0.902 r
  Q_reg_79_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_79_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_78_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2621/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2149 (net)                    1        0.001               0.000      0.782 f
  U2034/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2153 (net)                    1        0.001               0.000      0.869 f
  U2048/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N147 (net)                     1        0.001               0.000      0.902 r
  Q_reg_78_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_78_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_75_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2601/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2119 (net)                    1        0.001               0.000      0.782 f
  U1776/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2123 (net)                    1        0.001               0.000      0.869 f
  U1774/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N144 (net)                     1        0.001               0.000      0.902 r
  Q_reg_75_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_75_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_74_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2615/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2139 (net)                    1        0.001               0.000      0.782 f
  U1773/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2143 (net)                    1        0.001               0.000      0.869 f
  U1771/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N143 (net)                     1        0.001               0.000      0.902 r
  Q_reg_74_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_74_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_72_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2629/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2159 (net)                    1        0.001               0.000      0.782 f
  U1767/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2163 (net)                    1        0.001               0.000      0.869 f
  U1765/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N141 (net)                     1        0.001               0.000      0.902 r
  Q_reg_72_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_72_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_70_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2650/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2189 (net)                    1        0.001               0.000      0.782 f
  U1761/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2193 (net)                    1        0.001               0.000      0.869 f
  U1760/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N139 (net)                     1        0.001               0.000      0.902 r
  Q_reg_70_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_70_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_69_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2595/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2109 (net)                    1        0.001               0.000      0.782 f
  U1759/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2113 (net)                    1        0.001               0.000      0.869 f
  U1757/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N138 (net)                     1        0.001               0.000      0.902 r
  Q_reg_69_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_69_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_66_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U1989/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2029 (net)                    1        0.001               0.000      0.782 f
  U1749/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2033 (net)                    1        0.001               0.000      0.869 f
  U1748/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N135 (net)                     1        0.001               0.000      0.902 r
  Q_reg_66_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_66_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_65_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2482/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1939 (net)                    1        0.001               0.000      0.782 f
  U1747/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1943 (net)                    1        0.001               0.000      0.869 f
  U1745/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N134 (net)                     1        0.001               0.000      0.902 r
  Q_reg_65_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_65_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_64_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2643/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2179 (net)                    1        0.001               0.000      0.782 f
  U1743/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2183 (net)                    1        0.001               0.000      0.869 f
  U1742/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N133 (net)                     1        0.001               0.000      0.902 r
  Q_reg_64_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_64_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_61_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2637/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2169 (net)                    1        0.001               0.000      0.782 f
  U1735/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2173 (net)                    1        0.001               0.000      0.869 f
  U1734/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N130 (net)                     1        0.001               0.000      0.902 r
  Q_reg_61_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_61_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_60_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2439/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1879 (net)                    1        0.001               0.000      0.782 f
  U1733/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1883 (net)                    1        0.001               0.000      0.869 f
  U1731/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N129 (net)                     1        0.001               0.000      0.902 r
  Q_reg_60_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_60_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_58_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2607/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2129 (net)                    1        0.001               0.000      0.782 f
  U1727/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2133 (net)                    1        0.001               0.000      0.869 f
  U1725/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N127 (net)                     1        0.001               0.000      0.902 r
  Q_reg_58_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_58_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_57_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2405/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1829 (net)                    1        0.001               0.000      0.782 f
  U1723/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1833 (net)                    1        0.001               0.000      0.869 f
  U1722/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N126 (net)                     1        0.001               0.000      0.902 r
  Q_reg_57_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_57_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_55_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2501/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1969 (net)                    1        0.001               0.000      0.782 f
  U1718/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1973 (net)                    1        0.001               0.000      0.869 f
  U1717/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N124 (net)                     1        0.001               0.000      0.902 r
  Q_reg_55_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_55_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_54_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2548/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2039 (net)                    1        0.001               0.000      0.782 f
  U1715/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2043 (net)                    1        0.001               0.000      0.869 f
  U1714/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N123 (net)                     1        0.001               0.000      0.902 r
  Q_reg_54_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_54_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_53_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2521/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1999 (net)                    1        0.001               0.000      0.782 f
  U1712/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2003 (net)                    1        0.001               0.000      0.869 f
  U1711/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N122 (net)                     1        0.001               0.000      0.902 r
  Q_reg_53_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_53_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_52_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2508/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1979 (net)                    1        0.001               0.000      0.782 f
  U1710/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1983 (net)                    1        0.001               0.000      0.869 f
  U1708/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N121 (net)                     1        0.001               0.000      0.902 r
  Q_reg_52_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_52_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_51_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U1981/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1949 (net)                    1        0.001               0.000      0.782 f
  U1707/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1953 (net)                    1        0.001               0.000      0.869 f
  U1705/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N120 (net)                     1        0.001               0.000      0.902 r
  Q_reg_51_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_51_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_49_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2452/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1899 (net)                    1        0.001               0.000      0.782 f
  U1701/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1903 (net)                    1        0.001               0.000      0.869 f
  U1699/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N118 (net)                     1        0.001               0.000      0.902 r
  Q_reg_49_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_49_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_48_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2446/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1889 (net)                    1        0.001               0.000      0.782 f
  U2030/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1893 (net)                    1        0.001               0.000      0.869 f
  U2046/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N117 (net)                     1        0.001               0.000      0.902 r
  Q_reg_48_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_48_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_47_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2433/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1869 (net)                    1        0.001               0.000      0.782 f
  U1696/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1873 (net)                    1        0.001               0.000      0.869 f
  U1695/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N116 (net)                     1        0.001               0.000      0.902 r
  Q_reg_47_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_47_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_45_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2398/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1819 (net)                    1        0.001               0.000      0.782 f
  U1690/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1823 (net)                    1        0.001               0.000      0.869 f
  U1689/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N114 (net)                     1        0.001               0.000      0.902 r
  Q_reg_45_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_45_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_44_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2392/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1809 (net)                    1        0.001               0.000      0.782 f
  U1688/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1813 (net)                    1        0.001               0.000      0.869 f
  U1686/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N113 (net)                     1        0.001               0.000      0.902 r
  Q_reg_44_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_44_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_43_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2384/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1799 (net)                    1        0.001               0.000      0.782 f
  U1685/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1803 (net)                    1        0.001               0.000      0.869 f
  U1683/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N112 (net)                     1        0.001               0.000      0.902 r
  Q_reg_43_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_43_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_42_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2378/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1789 (net)                    1        0.001               0.000      0.782 f
  U1681/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1793 (net)                    1        0.001               0.000      0.869 f
  U1680/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N111 (net)                     1        0.001               0.000      0.902 r
  Q_reg_42_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_42_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_39_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2668/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2219 (net)                    1        0.001               0.000      0.782 f
  U1673/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2223 (net)                    1        0.001               0.000      0.869 f
  U1672/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N108 (net)                     1        0.001               0.000      0.902 r
  Q_reg_39_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_39_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_38_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2688/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2249 (net)                    1        0.001               0.000      0.782 f
  U1671/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2253 (net)                    1        0.001               0.000      0.869 f
  U1669/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N107 (net)                     1        0.001               0.000      0.902 r
  Q_reg_38_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_38_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_36_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U1973/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2329 (net)                    1        0.001               0.000      0.782 f
  U1665/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2333 (net)                    1        0.001               0.000      0.869 f
  U1663/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N105 (net)                     1        0.001               0.000      0.902 r
  Q_reg_36_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_36_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_35_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2727/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2299 (net)                    1        0.001               0.000      0.782 f
  U1662/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2303 (net)                    1        0.001               0.000      0.869 f
  U1660/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N104 (net)                     1        0.001               0.000      0.902 r
  Q_reg_35_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_35_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_29_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2696/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2259 (net)                    1        0.001               0.000      0.782 f
  U1644/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2263 (net)                    1        0.001               0.000      0.869 f
  U1643/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N98 (net)                      1        0.001               0.000      0.902 r
  Q_reg_29_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_29_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_28_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2656/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2199 (net)                    1        0.001               0.000      0.782 f
  U1642/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2203 (net)                    1        0.001               0.000      0.869 f
  U1640/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N97 (net)                      1        0.001               0.000      0.902 r
  Q_reg_28_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_28_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2157/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1477 (net)                    1        0.001               0.000      0.782 f
  U1591/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1481 (net)                    1        0.001               0.000      0.869 f
  U1590/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N79 (net)                      1        0.001               0.000      0.902 r
  Q_reg_10_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_10_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2149/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1467 (net)                    1        0.001               0.000      0.782 f
  U1588/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1471 (net)                    1        0.001               0.000      0.869 f
  U1587/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N78 (net)                      1        0.001               0.000      0.902 r
  Q_reg_9_/D (EDFQD1)                               0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_9_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2135/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1447 (net)                    1        0.001               0.000      0.782 f
  U1586/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1451 (net)                    1        0.001               0.000      0.869 f
  U1584/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N77 (net)                      1        0.001               0.000      0.902 r
  Q_reg_8_/D (EDFQD1)                               0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_8_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2119/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1427 (net)                    1        0.001               0.000      0.782 f
  U1582/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1431 (net)                    1        0.001               0.000      0.869 f
  U1581/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N76 (net)                      1        0.001               0.000      0.902 r
  Q_reg_7_/D (EDFQD1)                               0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_7_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U1957/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1507 (net)                    1        0.001               0.000      0.782 f
  U1580/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1511 (net)                    1        0.001               0.000      0.869 f
  U1578/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N75 (net)                      1        0.001               0.000      0.902 r
  Q_reg_6_/D (EDFQD1)                               0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_6_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2165/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1487 (net)                    1        0.001               0.000      0.782 f
  U1576/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1491 (net)                    1        0.001               0.000      0.869 f
  U1575/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N74 (net)                      1        0.001               0.000      0.902 r
  Q_reg_5_/D (EDFQD1)                               0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_5_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2105/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1407 (net)                    1        0.001               0.000      0.782 f
  U1574/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1411 (net)                    1        0.001               0.000      0.869 f
  U1572/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N73 (net)                      1        0.001               0.000      0.902 r
  Q_reg_4_/D (EDFQD1)                               0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_4_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2091/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1387 (net)                    1        0.001               0.000      0.782 f
  U2024/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1391 (net)                    1        0.001               0.000      0.869 f
  U2043/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N72 (net)                      1        0.001               0.000      0.902 r
  Q_reg_3_/D (EDFQD1)                               0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_3_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U1953/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2342 (net)                    1        0.001               0.000      0.782 f
  U2023/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2346 (net)                    1        0.001               0.000      0.869 f
  U2042/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N69 (net)                      1        0.001               0.000      0.902 r
  Q_reg_0_/D (EDFQD1)                               0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_0_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_111_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2013/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2608 (net)                    1        0.001               0.000      0.782 f
  U1877/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2612 (net)                    1        0.001               0.000      0.869 f
  U1875/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N180 (net)                     1        0.001               0.000      0.902 r
  Q_reg_111_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_111_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_110_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2335/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1729 (net)                    1        0.001               0.000      0.782 f
  U1873/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1733 (net)                    1        0.001               0.000      0.869 f
  U1872/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N179 (net)                     1        0.001               0.000      0.902 r
  Q_reg_110_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_110_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_106_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2253/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1608 (net)                    1        0.001               0.000      0.782 f
  U1863/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1612 (net)                    1        0.001               0.000      0.869 f
  U1862/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N175 (net)                     1        0.001               0.000      0.902 r
  Q_reg_106_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_106_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_105_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2230/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1577 (net)                    1        0.001               0.000      0.782 f
  U1860/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1581 (net)                    1        0.001               0.000      0.869 f
  U1859/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N174 (net)                     1        0.001               0.000      0.902 r
  Q_reg_105_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_105_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_100_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2098/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1397 (net)                    1        0.001               0.000      0.782 f
  U1846/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1401 (net)                    1        0.001               0.000      0.869 f
  U1845/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N169 (net)                     1        0.001               0.000      0.902 r
  Q_reg_100_/D (EDFQD1)                             0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_100_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_96_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2005/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2458 (net)                    1        0.001               0.000      0.782 f
  U1835/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2462 (net)                    1        0.001               0.000      0.869 f
  U1833/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N165 (net)                     1        0.001               0.000      0.902 r
  Q_reg_96_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_96_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_91_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2914/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2588 (net)                    1        0.001               0.000      0.782 f
  U1821/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2592 (net)                    1        0.001               0.000      0.869 f
  U1819/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N160 (net)                     1        0.001               0.000      0.902 r
  Q_reg_91_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_91_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_88_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2806/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2428 (net)                    1        0.001               0.000      0.782 f
  U1812/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2432 (net)                    1        0.001               0.000      0.869 f
  U1810/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N157 (net)                     1        0.001               0.000      0.902 r
  Q_reg_88_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_88_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_86_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2765/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2368 (net)                    1        0.001               0.000      0.782 f
  U1806/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2372 (net)                    1        0.001               0.000      0.869 f
  U1804/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N155 (net)                     1        0.001               0.000      0.902 r
  Q_reg_86_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_86_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_85_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2893/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2558 (net)                    1        0.001               0.000      0.782 f
  U1803/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2562 (net)                    1        0.001               0.000      0.869 f
  U1802/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N154 (net)                     1        0.001               0.000      0.902 r
  Q_reg_85_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_85_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_80_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2582/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2089 (net)                    1        0.001               0.000      0.782 f
  U1789/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2093 (net)                    1        0.001               0.000      0.869 f
  U1787/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N149 (net)                     1        0.001               0.000      0.902 r
  Q_reg_80_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_80_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_77_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2555/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2049 (net)                    1        0.001               0.000      0.782 f
  U1782/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2053 (net)                    1        0.001               0.000      0.869 f
  U1780/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N146 (net)                     1        0.001               0.000      0.902 r
  Q_reg_77_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_77_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_73_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2588/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2099 (net)                    1        0.001               0.000      0.782 f
  U1770/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2103 (net)                    1        0.001               0.000      0.869 f
  U1768/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N142 (net)                     1        0.001               0.000      0.902 r
  Q_reg_73_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_73_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_71_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2514/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1989 (net)                    1        0.001               0.000      0.782 f
  U1764/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1993 (net)                    1        0.001               0.000      0.869 f
  U1762/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N140 (net)                     1        0.001               0.000      0.902 r
  Q_reg_71_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_71_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_67_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2562/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2059 (net)                    1        0.001               0.000      0.782 f
  U1752/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2063 (net)                    1        0.001               0.000      0.869 f
  U1751/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N136 (net)                     1        0.001               0.000      0.902 r
  Q_reg_67_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_67_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_63_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2494/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1959 (net)                    1        0.001               0.000      0.782 f
  U2032/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1963 (net)                    1        0.001               0.000      0.869 f
  U2047/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N132 (net)                     1        0.001               0.000      0.902 r
  Q_reg_63_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_63_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_62_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2474/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1929 (net)                    1        0.001               0.000      0.782 f
  U1739/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1933 (net)                    1        0.001               0.000      0.869 f
  U1737/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N131 (net)                     1        0.001               0.000      0.902 r
  Q_reg_62_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_62_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_59_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2418/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1849 (net)                    1        0.001               0.000      0.782 f
  U1730/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1853 (net)                    1        0.001               0.000      0.869 f
  U1728/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N128 (net)                     1        0.001               0.000      0.902 r
  Q_reg_59_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_59_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_56_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2535/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2019 (net)                    1        0.001               0.000      0.782 f
  U1720/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2023 (net)                    1        0.001               0.000      0.869 f
  U1719/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N125 (net)                     1        0.001               0.000      0.902 r
  Q_reg_56_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_56_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_50_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2460/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1909 (net)                    1        0.001               0.000      0.782 f
  U1703/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1913 (net)                    1        0.001               0.000      0.869 f
  U1702/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N119 (net)                     1        0.001               0.000      0.902 r
  Q_reg_50_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_50_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_41_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2362/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1769 (net)                    1        0.001               0.000      0.782 f
  U1679/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1773 (net)                    1        0.001               0.000      0.869 f
  U1677/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N110 (net)                     1        0.001               0.000      0.902 r
  Q_reg_41_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_41_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_40_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2734/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2309 (net)                    1        0.001               0.000      0.782 f
  U1676/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2313 (net)                    1        0.001               0.000      0.869 f
  U1675/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N109 (net)                     1        0.001               0.000      0.902 r
  Q_reg_40_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_40_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_37_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2703/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2269 (net)                    1        0.001               0.000      0.782 f
  U1668/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2273 (net)                    1        0.001               0.000      0.869 f
  U1666/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N106 (net)                     1        0.001               0.000      0.902 r
  Q_reg_37_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_37_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_34_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2740/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2319 (net)                    1        0.001               0.000      0.782 f
  U1658/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2323 (net)                    1        0.001               0.000      0.869 f
  U1657/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N103 (net)                     1        0.001               0.000      0.902 r
  Q_reg_34_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_34_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_33_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2661/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2209 (net)                    1        0.001               0.000      0.782 f
  U2028/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2213 (net)                    1        0.001               0.000      0.869 f
  U2045/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N102 (net)                     1        0.001               0.000      0.902 r
  Q_reg_33_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_33_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_32_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2675/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2229 (net)                    1        0.001               0.000      0.782 f
  U1654/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2233 (net)                    1        0.001               0.000      0.869 f
  U1652/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N101 (net)                     1        0.001               0.000      0.902 r
  Q_reg_32_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_32_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_27_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2719/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n2289 (net)                    1        0.001               0.000      0.782 f
  U1639/Z (AN4D0)                                   0.026     0.087      0.869 f
  n2293 (net)                    1        0.001               0.000      0.869 f
  U1637/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N96 (net)                      1        0.001               0.000      0.902 r
  Q_reg_27_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_27_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2343/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1739 (net)                    1        0.001               0.000      0.782 f
  U1596/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1743 (net)                    1        0.001               0.000      0.869 f
  U1595/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N81 (net)                      1        0.001               0.000      0.902 r
  Q_reg_12_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_12_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2172/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1497 (net)                    1        0.001               0.000      0.782 f
  U1594/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1501 (net)                    1        0.001               0.000      0.869 f
  U1592/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N80 (net)                      1        0.001               0.000      0.902 r
  Q_reg_11_/D (EDFQD1)                              0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_11_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: Q_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.017     0.003      0.203 f
  A[2] (net)                     3        0.005               0.000      0.203 f
  U1542/ZN (CKND2)                                  0.014     0.014      0.217 r
  n1338 (net)                    2        0.002               0.000      0.217 r
  U1460/ZN (CKND2D1)                                0.046     0.035      0.252 f
  n1350 (net)                    4        0.003               0.000      0.252 f
  U1939/ZN (NR2D1)                                  0.269     0.165      0.417 r
  n2649 (net)                   16        0.015               0.000      0.417 r
  U1539/Z (CKBD2)                                   0.390     0.278      0.695 r
  n1324 (net)                  114        0.091               0.000      0.695 r
  U2069/ZN (AOI22D0)                                0.124     0.087      0.782 f
  n1352 (net)                    1        0.001               0.000      0.782 f
  U1569/Z (AN4D0)                                   0.026     0.087      0.869 f
  n1356 (net)                    1        0.001               0.000      0.869 f
  U1567/ZN (CKND2D0)                                0.040     0.033      0.902 r
  N71 (net)                      1        0.001               0.000      0.902 r
  Q_reg_2_/D (EDFQD1)                               0.040     0.000      0.902 r
  data arrival time                                                      0.902

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_2_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.902
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


1
