
*** Running vivado
    with args -log block_design_axi_bram_ctrl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source block_design_axi_bram_ctrl_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source block_design_axi_bram_ctrl_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP block_design_axi_bram_ctrl_0_0, cache-ID = cf7adbadbf71ee23.
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 15:09:52 2024...
