Warning (10268): Verilog HDL information at pool_2.v(71): always construct contains both blocking and non-blocking assignments File: C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_2.v Line: 71
Warning (10268): Verilog HDL information at pool_1.v(77): always construct contains both blocking and non-blocking assignments File: C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/pool_1.v Line: 77
Warning (10268): Verilog HDL information at fc_2.v(81): always construct contains both blocking and non-blocking assignments File: C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_2.v Line: 81
Warning (10268): Verilog HDL information at fc_1.v(86): always construct contains both blocking and non-blocking assignments File: C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/fc_1.v Line: 86
Warning (10268): Verilog HDL information at conv_3.v(92): always construct contains both blocking and non-blocking assignments File: C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_3.v Line: 92
Warning (10268): Verilog HDL information at conv_2.v(91): always construct contains both blocking and non-blocking assignments File: C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_2.v Line: 91
Warning (10268): Verilog HDL information at conv_1.v(81): always construct contains both blocking and non-blocking assignments File: C:/Users/minut/Desktop/licentaaaa/LeNet-5_FPGA-main/LeNet-5_FPGA-main/src/LeNet_verilog/layers/conv_1.v Line: 81
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at ipselector_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at ipselector_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/minut/Desktop/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv Line: 49
