Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Oct 10 03:07:39 2025
| Host         : nugget-lol running 64-bit KDE neon User Edition
| Command      : report_timing_summary -max_paths 10 -file Basys3_timing_summary_routed.rpt -pb Basys3_timing_summary_routed.pb -rpx Basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 77 register/latch pins with no clock driven by root clock pin: inst_Clock_Divider/internal_clock_reg/Q (HIGH)

 There are 151 register/latch pins with no clock driven by root clock pin: inst_Programmer/inst_UART/rx_state_reg[enable]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 520 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.287        0.000                      0                 3981        0.186        0.000                      0                 3981        3.750        0.000                       0                  3914  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.287        0.000                      0                 3981        0.186        0.000                      0                 3981        3.750        0.000                       0                  3914  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_48_48/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 0.606ns (10.259%)  route 5.301ns (89.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.556     5.077    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.839     6.372    inst_Programmer/ready
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.150     6.522 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=240, routed)         4.462    10.984    inst_ROM/memory_reg_768_1023_48_48/WE
    SLICE_X64Y0          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_48_48/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.520    14.861    inst_ROM/memory_reg_768_1023_48_48/WCLK
    SLICE_X64Y0          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_48_48/RAMS64E_A/CLK
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X64Y0          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.271    inst_ROM/memory_reg_768_1023_48_48/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_48_48/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 0.606ns (10.259%)  route 5.301ns (89.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.556     5.077    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.839     6.372    inst_Programmer/ready
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.150     6.522 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=240, routed)         4.462    10.984    inst_ROM/memory_reg_768_1023_48_48/WE
    SLICE_X64Y0          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_48_48/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.520    14.861    inst_ROM/memory_reg_768_1023_48_48/WCLK
    SLICE_X64Y0          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_48_48/RAMS64E_B/CLK
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X64Y0          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.271    inst_ROM/memory_reg_768_1023_48_48/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_48_48/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 0.606ns (10.259%)  route 5.301ns (89.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.556     5.077    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.839     6.372    inst_Programmer/ready
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.150     6.522 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=240, routed)         4.462    10.984    inst_ROM/memory_reg_768_1023_48_48/WE
    SLICE_X64Y0          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_48_48/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.520    14.861    inst_ROM/memory_reg_768_1023_48_48/WCLK
    SLICE_X64Y0          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_48_48/RAMS64E_C/CLK
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X64Y0          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.271    inst_ROM/memory_reg_768_1023_48_48/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_48_48/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 0.606ns (10.259%)  route 5.301ns (89.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.556     5.077    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.839     6.372    inst_Programmer/ready
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.150     6.522 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=240, routed)         4.462    10.984    inst_ROM/memory_reg_768_1023_48_48/WE
    SLICE_X64Y0          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_48_48/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.520    14.861    inst_ROM/memory_reg_768_1023_48_48/WCLK
    SLICE_X64Y0          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_48_48/RAMS64E_D/CLK
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X64Y0          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.271    inst_ROM/memory_reg_768_1023_48_48/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_49_49/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.606ns (10.892%)  route 4.958ns (89.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.556     5.077    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.839     6.372    inst_Programmer/ready
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.150     6.522 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=240, routed)         4.119    10.641    inst_ROM/memory_reg_768_1023_49_49/WE
    SLICE_X64Y4          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_49_49/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.519    14.860    inst_ROM/memory_reg_768_1023_49_49/WCLK
    SLICE_X64Y4          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_49_49/RAMS64E_A/CLK
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X64Y4          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.270    inst_ROM/memory_reg_768_1023_49_49/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_49_49/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.606ns (10.892%)  route 4.958ns (89.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.556     5.077    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.839     6.372    inst_Programmer/ready
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.150     6.522 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=240, routed)         4.119    10.641    inst_ROM/memory_reg_768_1023_49_49/WE
    SLICE_X64Y4          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_49_49/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.519    14.860    inst_ROM/memory_reg_768_1023_49_49/WCLK
    SLICE_X64Y4          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_49_49/RAMS64E_B/CLK
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X64Y4          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.270    inst_ROM/memory_reg_768_1023_49_49/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_49_49/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.606ns (10.892%)  route 4.958ns (89.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.556     5.077    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.839     6.372    inst_Programmer/ready
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.150     6.522 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=240, routed)         4.119    10.641    inst_ROM/memory_reg_768_1023_49_49/WE
    SLICE_X64Y4          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_49_49/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.519    14.860    inst_ROM/memory_reg_768_1023_49_49/WCLK
    SLICE_X64Y4          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_49_49/RAMS64E_C/CLK
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X64Y4          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.270    inst_ROM/memory_reg_768_1023_49_49/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_49_49/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.606ns (10.892%)  route 4.958ns (89.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.556     5.077    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.839     6.372    inst_Programmer/ready
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.150     6.522 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=240, routed)         4.119    10.641    inst_ROM/memory_reg_768_1023_49_49/WE
    SLICE_X64Y4          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_49_49/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.519    14.860    inst_ROM/memory_reg_768_1023_49_49/WCLK
    SLICE_X64Y4          RAMS64E                                      r  inst_ROM/memory_reg_768_1023_49_49/RAMS64E_D/CLK
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X64Y4          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.270    inst_ROM/memory_reg_768_1023_49_49/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2304_2559_37_37/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 0.580ns (10.166%)  route 5.125ns (89.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.556     5.077    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.839     6.372    inst_Programmer/ready
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.496 r  inst_Programmer/memory_reg_2304_2559_0_0_i_1/O
                         net (fo=240, routed)         4.286    10.782    inst_ROM/memory_reg_2304_2559_37_37/WE
    SLICE_X64Y12         RAMS64E                                      r  inst_ROM/memory_reg_2304_2559_37_37/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.515    14.856    inst_ROM/memory_reg_2304_2559_37_37/WCLK
    SLICE_X64Y12         RAMS64E                                      r  inst_ROM/memory_reg_2304_2559_37_37/RAMS64E_A/CLK
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X64Y12         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.468    inst_ROM/memory_reg_2304_2559_37_37/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2304_2559_37_37/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 0.580ns (10.166%)  route 5.125ns (89.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.556     5.077    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.839     6.372    inst_Programmer/ready
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.496 r  inst_Programmer/memory_reg_2304_2559_0_0_i_1/O
                         net (fo=240, routed)         4.286    10.782    inst_ROM/memory_reg_2304_2559_37_37/WE
    SLICE_X64Y12         RAMS64E                                      r  inst_ROM/memory_reg_2304_2559_37_37/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        1.515    14.856    inst_ROM/memory_reg_2304_2559_37_37/WCLK
    SLICE_X64Y12         RAMS64E                                      r  inst_ROM/memory_reg_2304_2559_37_37/RAMS64E_B/CLK
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X64Y12         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.468    inst_ROM/memory_reg_2304_2559_37_37/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  3.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[bits][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[bits][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.789%)  route 0.131ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.564     1.447    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Programmer/inst_UART/rx_state_reg[bits][2]/Q
                         net (fo=13, routed)          0.131     1.719    inst_Programmer/inst_UART/rx_data[2]
    SLICE_X40Y47         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.834     1.961    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][1]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.070     1.533    inst_Programmer/inst_UART/rx_state_reg[bits][1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.067%)  route 0.152ns (44.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.564     1.447    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  inst_Programmer/inst_UART/sample_counter_reg[5]/Q
                         net (fo=5, routed)           0.152     1.740    inst_Programmer/inst_UART/sample_counter_reg[5]
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.785 r  inst_Programmer/inst_UART/sample_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.785    inst_Programmer/inst_UART/p_0_in[2]
    SLICE_X29Y48         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.834     1.961    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[2]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.092     1.575    inst_Programmer/inst_UART/sample_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.582%)  route 0.155ns (45.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.564     1.447    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  inst_Programmer/inst_UART/sample_counter_reg[5]/Q
                         net (fo=5, routed)           0.155     1.743    inst_Programmer/inst_UART/sample_counter_reg[5]
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.788 r  inst_Programmer/inst_UART/sample_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.788    inst_Programmer/inst_UART/p_0_in[4]
    SLICE_X29Y48         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.834     1.961    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[4]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.092     1.575    inst_Programmer/inst_UART/sample_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.564     1.447    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  inst_Programmer/inst_UART/sample_counter_reg[3]/Q
                         net (fo=6, routed)           0.083     1.658    inst_Programmer/inst_UART/sample_counter_reg[3]
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.099     1.757 r  inst_Programmer/inst_UART/sample_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.757    inst_Programmer/inst_UART/p_0_in[1]
    SLICE_X29Y48         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.834     1.961    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.092     1.539    inst_Programmer/inst_UART/sample_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[bits][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[bits][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.654%)  route 0.198ns (58.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.564     1.447    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Programmer/inst_UART/rx_state_reg[bits][1]/Q
                         net (fo=13, routed)          0.198     1.786    inst_Programmer/inst_UART/rx_data[1]
    SLICE_X47Y48         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.835     1.962    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][0]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.070     1.554    inst_Programmer/inst_UART/rx_state_reg[bits][0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[bits][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[bits][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.665%)  route 0.206ns (59.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.565     1.448    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  inst_Programmer/inst_UART/rx_state_reg[bits][3]/Q
                         net (fo=13, routed)          0.206     1.795    inst_Programmer/inst_UART/rx_data[3]
    SLICE_X43Y47         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.834     1.961    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][2]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.070     1.553    inst_Programmer/inst_UART/rx_state_reg[bits][2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[nbits][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[nbits][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.239%)  route 0.170ns (47.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.564     1.447    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Programmer/inst_UART/rx_state_reg[nbits][2]/Q
                         net (fo=5, routed)           0.170     1.758    inst_Programmer/inst_UART/rx_state_reg[nbits][2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.803 r  inst_Programmer/inst_UART/rx_state[nbits][1]_i_1/O
                         net (fo=1, routed)           0.000     1.803    inst_Programmer/inst_UART/rx_state[nbits][1]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.833     1.960    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][1]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.092     1.552    inst_Programmer/inst_UART/rx_state_reg[nbits][1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[nbits][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[nbits][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.492%)  route 0.175ns (48.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.564     1.447    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/Q
                         net (fo=6, routed)           0.175     1.763    inst_Programmer/inst_UART/rx_state_reg[nbits][0]
    SLICE_X33Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.808 r  inst_Programmer/inst_UART/rx_state[nbits][2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    inst_Programmer/inst_UART/rx_state[nbits][2]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.833     1.960    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][2]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.092     1.555    inst_Programmer/inst_UART/rx_state_reg[nbits][2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_Display_Controller/display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/display_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.562     1.445    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  inst_Display_Controller/display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_Display_Controller/display_reg[0]/Q
                         net (fo=15, routed)          0.180     1.767    inst_Display_Controller/display[0]
    SLICE_X45Y39         LUT3 (Prop_lut3_I0_O)        0.042     1.809 r  inst_Display_Controller/display[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    inst_Display_Controller/display[1]_i_1_n_0
    SLICE_X45Y39         FDRE                                         r  inst_Display_Controller/display_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.832     1.959    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  inst_Display_Controller/display_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X45Y39         FDRE (Hold_fdre_C_D)         0.107     1.552    inst_Display_Controller/display_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[nbits][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[nbits][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.920%)  route 0.179ns (49.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.564     1.447    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Programmer/inst_UART/rx_state_reg[nbits][2]/Q
                         net (fo=5, routed)           0.179     1.767    inst_Programmer/inst_UART/rx_state_reg[nbits][2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  inst_Programmer/inst_UART/rx_state[nbits][3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    inst_Programmer/inst_UART/rx_state[nbits][3]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3913, routed)        0.833     1.960    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][3]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.091     1.551    inst_Programmer/inst_UART/rx_state_reg[nbits][3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y37   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y39   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y39   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y40   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y40   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y40   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y40   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y41   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y41   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   inst_ROM/memory_reg_1280_1535_39_39/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   inst_ROM/memory_reg_1280_1535_39_39/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y48   inst_ROM/memory_reg_1280_1535_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y48   inst_ROM/memory_reg_1280_1535_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y48   inst_ROM/memory_reg_1280_1535_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y48   inst_ROM/memory_reg_1280_1535_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y13   inst_ROM/memory_reg_1792_2047_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y13   inst_ROM/memory_reg_1792_2047_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y13   inst_ROM/memory_reg_1792_2047_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y13   inst_ROM/memory_reg_1792_2047_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y76   inst_ROM/memory_reg_1536_1791_42_42/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y66   inst_ROM/memory_reg_1536_1791_43_43/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y66   inst_ROM/memory_reg_1536_1791_43_43/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y66   inst_ROM/memory_reg_1536_1791_43_43/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y66   inst_ROM/memory_reg_1536_1791_43_43/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y29   inst_ROM/memory_reg_1536_1791_46_46/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y6    inst_ROM/memory_reg_1792_2047_49_49/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y6    inst_ROM/memory_reg_1792_2047_49_49/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y6    inst_ROM/memory_reg_1792_2047_49_49/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y6    inst_ROM/memory_reg_1792_2047_49_49/RAMS64E_D/CLK



