Dec 30, 2025 11:56:38 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Dec 30 11:56:38 GMT+08:00 2025


Dec 30, 2025 11:56:38 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:56:39 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 174


Dec 30, 2025 11:56:39 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getOutputSignals() : Tue Dec 30 11:56:39 GMT+08:00 2025


Dec 30, 2025 11:56:39 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(reserved_resource_group_output_signals([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])], 'spi_master','0', Output_signals),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:56:39 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getOutputSignals() :  Difference in ms 52


Dec 30, 2025 11:56:52 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleSignals() : Tue Dec 30 11:56:52 GMT+08:00 2025


Dec 30, 2025 11:56:52 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_connection_feasibility([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])],'spi_master$502965524$0$protocol_specific_int',source, Result,Result_errors),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:56:52 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleSignals() :  Difference in ms 55


Dec 30, 2025 11:56:54 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Dec 30 11:56:54 GMT+08:00 2025


Dec 30, 2025 11:56:54 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$502965524$0$protocol_specific_int','dma_ch$1048731388$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:57:09 AM java.util.logging.LogManager$RootLogger log
INFO: Execution of solver query timed out


Dec 30, 2025 11:57:09 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 15003


Dec 30, 2025 11:57:30 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Dec 30 11:57:30 GMT+08:00 2025


Dec 30, 2025 11:57:30 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])],'global_dma$01504023790$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:57:30 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 55


Dec 30, 2025 11:57:30 AM java.util.logging.LogManager$RootLogger log
INFO: [/cpu/0/nvic/interrupt/105]


Dec 30, 2025 11:57:32 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Dec 30 11:57:32 GMT+08:00 2025


Dec 30, 2025 11:57:32 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:57:33 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 172


Dec 30, 2025 11:57:34 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/trap/0/ulpwdg, /clock_xmc4$01047137491$0, /scu/0/clkctrl/0/wdt, /clock_xmc4$01551372375$0, /scu/0/clkctrl/0/usb, /clock_xmc4$01551373850$0, /scu/0/clkctrl/0/sys, /clock_xmc4$01551375569$0, /scu/0/clkctrl/0/pll, /clock_xmc4$01551378862$0, /scu/0/clkctrl/0/sdmmc, /clock_xmc4$01551381723$0, /scu/0/clkctrl/0/cpu, /clock_xmc4$01551391222$0, /scu/0/clkctrl/0/ccu, /clock_xmc4$01551391625$0, /scu/0/trap/0/usbvcolock, /clock_xmc4$0261647995$0, /scu/0/pwrctrl/0/hibernate, /clock_xmc4$0778278092$0, /scu/0/trap/0/sysoscwd, /clock_xmc4$1091210735$0, /scu/0/rtcclksel, /clock_xmc4$1142722683$0, /scu/0/trap/0/sysvcolock, /clock_xmc4$1586947406$0, /scu/0/clkctrl/0/perbridge, /clock_xmc4$494804424$0, /debug_port/0/pad/0, /cpu_ctrl_xmc4$01540614004$0, /debug_port/0/pad/1, /cpu_ctrl_xmc4$01540614322$0, /cpu/0/exception/nmi, /cpu_ctrl_xmc4$01637679009$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc4$0571328980$0, /cpu/0/exception/busfault, /cpu_ctrl_xmc4$1763234541$0, /cpu/0/exception/memmanage, /cpu_ctrl_xmc4$1768468879$0, /cpu/0/exception/usagefault, /cpu_ctrl_xmc4$1814460844$0, /cpu/0/debug, /cpu_ctrl_xmc4$1964564605$0, /p/0/pad/2, /digital_io$01383135420$0, /p/1/pad/11, /digital_io$01893669597$1, /devicepackage/0/72, /digital_io$02001255827$1, /p/1/pad/4, /digital_io$1890763522$2, /devicepackage/0/75, /digital_io$255655180$2, /devicepackage/0/100, /digital_io$36800462$0, /dma8/0/ch/4, /dma_ch$0425025201$1, /dma8/0/ch/5, /dma_ch$0554107920$0, /dlr/0/ch/0, /dma_ch$0690161919$1, /dlr/0/ch/3, /dma_ch$1048731388$0, /cpu/0/nvic/interrupt/105, /global_dma$01504023790$0, /p/0/pad/4, /spi_master$01389259345$0, /p/0/pad/5, /spi_master$01389259346$0, /devicepackage/0/98, /spi_master$01515434203$0, /devicepackage/0/97, /spi_master$01515434204$0, /dlr/0/ch/5, /spi_master$02067065651$0, /dlr/0/ch/2, /spi_master$02067065713$0, /dma8/0/ch_adv/1, /spi_master$0259907585$0, /dma8/0/ch_adv/0, /spi_master$0259907647$0, /usic/1/channel/0, /spi_master$502965524$0, /p/0/pad/11, /spi_master$562750778$0, /devicepackage/0/95, /spi_master$946297476$0]


Dec 30, 2025 11:57:34 AM java.util.logging.LogManager$RootLogger log
INFO: [/hcu_port/0/pad/0/hdcr_hibioxsel_oe, /1, /hcu_port/0/pad/0/hdcr_hibioxsel_pcr, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_oe, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_pcr, /0, /p/5/pad/7/iocr_pcr, /0, /p/5/pad/7/iocr_oe, /0, /p/5/pad/7/hwsel_hw, /0, /p/5/pad/6/iocr_pcr, /0, /p/5/pad/6/iocr_oe, /0, /p/5/pad/6/hwsel_hw, /0, /p/5/pad/9/iocr_pcr, /0, /p/5/pad/9/iocr_oe, /0, /p/5/pad/9/hwsel_hw, /0, /p/5/pad/8/iocr_pcr, /0, /p/5/pad/8/iocr_oe, /0, /p/5/pad/8/hwsel_hw, /0, /p/5/pad/3/iocr_pcr, /0, /p/5/pad/3/iocr_oe, /0, /p/5/pad/3/hwsel_hw, /0, /p/5/pad/2/iocr_pcr, /0, /p/5/pad/2/iocr_oe, /0, /p/5/pad/2/hwsel_hw, /0, /p/5/pad/5/iocr_pcr, /0, /p/5/pad/5/iocr_oe, /0, /p/5/pad/5/hwsel_hw, /0, /p/5/pad/4/iocr_pcr, /0, /p/5/pad/4/iocr_oe, /0, /p/5/pad/4/hwsel_hw, /0, /p/5/pad/11/iocr_pcr, /0, /p/5/pad/11/iocr_oe, /0, /p/5/pad/11/hwsel_hw, /0, /p/5/pad/1/iocr_pcr, /0, /p/5/pad/1/iocr_oe, /0, /p/5/pad/1/hwsel_hw, /0, /p/5/pad/10/iocr_pcr, /0, /p/5/pad/10/iocr_oe, /0, /p/5/pad/10/hwsel_hw, /0, /p/5/pad/0/iocr_pcr, /0, /p/5/pad/0/iocr_oe, /0, /p/5/pad/0/hwsel_hw, /0, /p/15/pad/12/iocr_oe, /0, /p/15/pad/12/pdisc_pdis, /1, /p/15/pad/13/iocr_oe, /0, /p/15/pad/13/pdisc_pdis, /1, /p/15/pad/2/iocr_oe, /0, /p/15/pad/2/pdisc_pdis, /1, /p/15/pad/14/iocr_oe, /0, /p/15/pad/14/pdisc_pdis, /1, /p/15/pad/15/iocr_oe, /0, /p/15/pad/15/pdisc_pdis, /1, /p/15/pad/9/iocr_oe, /0, /p/15/pad/9/pdisc_pdis, /1, /p/15/pad/7/iocr_oe, /0, /p/15/pad/7/pdisc_pdis, /1, /p/15/pad/8/iocr_oe, /0, /p/15/pad/8/pdisc_pdis, /1, /p/15/pad/5/iocr_oe, /0, /p/15/pad/5/pdisc_pdis, /0, /p/15/pad/6/iocr_oe, /0, /p/15/pad/6/pdisc_pdis, /1, /p/15/pad/3/iocr_oe, /0, /p/15/pad/3/pdisc_pdis, /1, /p/15/pad/4/iocr_oe, /0, /p/15/pad/4/pdisc_pdis, /0, /eru/1/ers_etl/1/exisel_exsxb, /0, /eru/1/ers_etl/1/exicon_pe, /0, /eru/1/ers_etl/1/exicon_ocs, /0, /eru/1/ers_etl/1/exisel_exsxa, /0, /eru/1/ers_etl/0/exisel_exsxb, /0, /eru/1/ers_etl/0/exicon_pe, /0, /eru/1/ers_etl/0/exicon_ocs, /0, /eru/1/ers_etl/0/exisel_exsxa, /0, /eru/1/ogu/0/exocon_iss, /0, /eru/1/ogu/0/exocon_ipen1, /0, /eru/1/ogu/0/exocon_ipen2, /0, /eru/1/ogu/0/exocon_ipen0, /0, /eru/1/ogu/0/exocon_ipen3, /0, /eru/1/ogu/3/exocon_iss, /0, /eru/1/ogu/3/exocon_ipen1, /0, /eru/1/ogu/3/exocon_ipen2, /0, /eru/1/ogu/3/exocon_ipen0, /0, /eru/1/ogu/3/exocon_ipen3, /0, /eru/1/ogu/2/exocon_iss, /0, /eru/1/ogu/2/exocon_ipen1, /0, /eru/1/ogu/2/exocon_ipen2, /0, /eru/1/ogu/2/exocon_ipen0, /0, /eru/1/ogu/2/exocon_ipen3, /0, /eru/1/ogu/1/exocon_iss, /0, /eru/1/ogu/1/exocon_ipen1, /0, /eru/1/ogu/1/exocon_ipen2, /0, /eru/1/ogu/1/exocon_ipen0, /0, /eru/1/ogu/1/exocon_ipen3, /0, /eru/1/ers_etl/3/exisel_exsxb, /0, /eru/1/ers_etl/3/exicon_pe, /0, /eru/1/ers_etl/3/exicon_ocs, /0, /eru/1/ers_etl/3/exisel_exsxa, /0, /eru/1/ers_etl/2/exisel_exsxb, /0, /eru/1/ers_etl/2/exicon_pe, /0, /eru/1/ers_etl/2/exicon_ocs, /0, /eru/1/ers_etl/2/exisel_exsxa, /0, /dac/0/slice/1/cfg1_trigsel, /0, /dac/0/slice/0/cfg1_trigsel, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /p/4/pad/6/iocr_pcr, /0, /p/4/pad/6/iocr_oe, /0, /p/4/pad/6/hwsel_hw, /0, /p/4/pad/5/iocr_pcr, /0, /p/4/pad/5/iocr_oe, /0, /p/4/pad/5/hwsel_hw, /0, /p/4/pad/4/iocr_pcr, /0, /p/4/pad/4/iocr_oe, /0, /p/4/pad/4/hwsel_hw, /0, /p/4/pad/3/iocr_pcr, /0, /p/4/pad/3/iocr_oe, /0, /p/4/pad/3/hwsel_hw, /0, /p/4/pad/7/iocr_pcr, /0, /p/4/pad/7/iocr_oe, /0, /p/4/pad/7/hwsel_hw, /0, /p/4/pad/2/iocr_pcr, /0, /p/4/pad/2/iocr_oe, /0, /p/4/pad/2/hwsel_hw, /0, /p/4/pad/1/iocr_pcr, /0, /p/4/pad/1/iocr_oe, /0, /p/4/pad/1/hwsel_hw, /0, /p/4/pad/0/iocr_pcr, /0, /p/4/pad/0/iocr_oe, /0, /p/4/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /0, /p/1/pad/5/iocr_oe, /0, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /1, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/9/iocr_pcr, /0, /p/1/pad/9/iocr_oe, /0, /p/1/pad/9/hwsel_hw, /0, /p/1/pad/8/iocr_pcr, /0, /p/1/pad/8/iocr_oe, /0, /p/1/pad/8/hwsel_hw, /0, /p/1/pad/7/iocr_pcr, /0, /p/1/pad/7/iocr_oe, /0, /p/1/pad/7/hwsel_hw, /0, /p/1/pad/6/iocr_pcr, /0, /p/1/pad/6/iocr_oe, /0, /p/1/pad/6/hwsel_hw, /0, /p/1/pad/12/iocr_pcr, /0, /p/1/pad/12/iocr_oe, /0, /p/1/pad/12/hwsel_hw, /0, /p/1/pad/11/iocr_pcr, /0, /p/1/pad/11/iocr_oe, /1, /p/1/pad/11/hwsel_hw, /0, /p/1/pad/10/iocr_pcr, /0, /p/1/pad/10/iocr_oe, /0, /p/1/pad/10/hwsel_hw, /0, /p/1/pad/15/iocr_pcr, /0, /p/1/pad/15/iocr_oe, /0, /p/1/pad/15/hwsel_hw, /0, /p/1/pad/13/iocr_pcr, /0, /p/1/pad/13/iocr_oe, /0, /p/1/pad/13/hwsel_hw, /0, /p/1/pad/14/iocr_pcr, /0, /p/1/pad/14/iocr_oe, /0, /p/1/pad/14/hwsel_hw, /0, /p/14/pad/15/iocr_oe, /0, /p/14/pad/15/pdisc_pdis, /1, /p/14/pad/12/iocr_oe, /0, /p/14/pad/12/pdisc_pdis, /1, /p/14/pad/1/iocr_oe, /0, /p/14/pad/1/pdisc_pdis, /1, /p/14/pad/0/iocr_oe, /0, /p/14/pad/0/pdisc_pdis, /1, /p/14/pad/14/iocr_oe, /0, /p/14/pad/14/pdisc_pdis, /1, /p/14/pad/3/iocr_oe, /0, /p/14/pad/3/pdisc_pdis, /1, /p/14/pad/2/iocr_oe, /0, /p/14/pad/2/pdisc_pdis, /1, /p/14/pad/13/iocr_oe, /0, /p/14/pad/13/pdisc_pdis, /1, /p/14/pad/7/iocr_oe, /0, /p/14/pad/7/pdisc_pdis, /1, /p/14/pad/6/iocr_oe, /0, /p/14/pad/6/pdisc_pdis, /1, /p/14/pad/5/iocr_oe, /0, /p/14/pad/5/pdisc_pdis, /1, /p/14/pad/4/iocr_oe, /0, /p/14/pad/4/pdisc_pdis, /1, /p/14/pad/9/iocr_oe, /0, /p/14/pad/9/pdisc_pdis, /1, /p/14/pad/8/iocr_oe, /0, /p/14/pad/8/pdisc_pdis, /1, /p/3/pad/11/iocr_pcr, /0, /p/3/pad/11/iocr_oe, /0, /p/3/pad/11/hwsel_hw, /0, /p/3/pad/12/iocr_pcr, /0, /p/3/pad/12/iocr_oe, /0, /p/3/pad/12/hwsel_hw, /0, /p/3/pad/13/iocr_pcr, /0, /p/3/pad/13/iocr_oe, /0, /p/3/pad/13/hwsel_hw, /0, /p/3/pad/14/iocr_pcr, /0, /p/3/pad/14/iocr_oe, /0, /p/3/pad/14/hwsel_hw, /0, /p/3/pad/10/iocr_pcr, /0, /p/3/pad/10/iocr_oe, /0, /p/3/pad/10/hwsel_hw, /0, /p/3/pad/1/iocr_pcr, /0, /p/3/pad/1/iocr_oe, /0, /p/3/pad/1/hwsel_hw, /0, /p/3/pad/0/iocr_pcr, /0, /p/3/pad/0/iocr_oe, /0, /p/3/pad/0/hwsel_hw, /0, /p/3/pad/3/iocr_pcr, /0, /p/3/pad/3/iocr_oe, /0, /p/3/pad/3/hwsel_hw, /0, /p/3/pad/2/iocr_pcr, /0, /p/3/pad/2/iocr_oe, /0, /p/3/pad/2/hwsel_hw, /0, /p/3/pad/5/iocr_pcr, /0, /p/3/pad/5/iocr_oe, /0, /p/3/pad/5/hwsel_hw, /0, /p/3/pad/4/iocr_pcr, /0, /p/3/pad/4/iocr_oe, /0, /p/3/pad/4/hwsel_hw, /0, /p/3/pad/7/iocr_pcr, /0, /p/3/pad/7/iocr_oe, /0, /p/3/pad/7/hwsel_hw, /0, /p/3/pad/6/iocr_pcr, /0, /p/3/pad/6/iocr_oe, /0, /p/3/pad/6/hwsel_hw, /0, /p/3/pad/9/iocr_pcr, /0, /p/3/pad/9/iocr_oe, /0, /p/3/pad/9/hwsel_hw, /0, /p/3/pad/15/iocr_pcr, /0, /p/3/pad/15/iocr_oe, /0, /p/3/pad/15/hwsel_hw, /0, /p/3/pad/8/iocr_pcr, /0, /p/3/pad/8/iocr_oe, /0, /p/3/pad/8/hwsel_hw, /0, /p/6/pad/0/iocr_pcr, /0, /p/6/pad/0/iocr_oe, /0, /p/6/pad/0/hwsel_hw, /0, /p/6/pad/4/iocr_pcr, /0, /p/6/pad/4/iocr_oe, /0, /p/6/pad/4/hwsel_hw, /0, /p/6/pad/3/iocr_pcr, /0, /p/6/pad/3/iocr_oe, /0, /p/6/pad/3/hwsel_hw, /0, /p/6/pad/2/iocr_pcr, /0, /p/6/pad/2/iocr_oe, /0, /p/6/pad/2/hwsel_hw, /0, /p/6/pad/1/iocr_pcr, /0, /p/6/pad/1/iocr_oe, /0, /p/6/pad/1/hwsel_hw, /0, /p/6/pad/6/iocr_pcr, /0, /p/6/pad/6/iocr_oe, /0, /p/6/pad/6/hwsel_hw, /0, /p/6/pad/5/iocr_pcr, /0, /p/6/pad/5/iocr_oe, /0, /p/6/pad/5/hwsel_hw, /0, /p/2/pad/12/iocr_pcr, /0, /p/2/pad/12/iocr_oe, /0, /p/2/pad/12/hwsel_hw, /0, /p/2/pad/13/iocr_pcr, /0, /p/2/pad/13/iocr_oe, /0, /p/2/pad/13/hwsel_hw, /0, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/hwsel_hw, /0, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/15/iocr_pcr, /0, /p/2/pad/15/iocr_oe, /0, /p/2/pad/15/hwsel_hw, /0, /p/2/pad/14/iocr_pcr, /0, /p/2/pad/14/iocr_oe, /0, /p/2/pad/14/hwsel_hw, /0, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /0, /p/0/pad/2/iocr_oe, /1, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /2, /p/0/pad/5/iocr_oe, /1, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /1, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /1, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /2, /p/0/pad/11/iocr_oe, /1, /p/0/pad/11/hwsel_hw, /0, /eth/0/eth/con_rxd1, /0, /eth/0/eth/con_rxd0, /0, /eth/0/eth/con_crs_dv, /0, /eth/0/eth/con_rmii, /0, /eth/0/eth/con_mdio, /0, /eth/0/eth/con_col, /0, /eth/0/eth/con_rxer, /0, /eth/0/eth/con_clk_tx, /0, /eth/0/eth/con_rxd3, /0, /eth/0/eth/con_rxd2, /0, /eth/0/eth/con_crs, /0, /ecat/0/ecat/con_conp0_rxd1, /0, /ecat/0/ecat/con_conp0_rxd0, /0, /ecat/0/ecat/con_conp0_rxd2, /0, /ecat/0/ecat/con_conp0_rxd3, /0, /ecat/0/ecat/con_conp1_link, /0, /ecat/0/ecat/con_conp1_rx_err, /0, /ecat/0/ecat/con_con_latchin1sel, /0, /ecat/0/ecat/con_con_latchin0sel, /0, /ecat/0/ecat/con_conp0_rx_err, /0, /ecat/0/ecat/con_conp0_link, /0, /ecat/0/ecat/con_conp0_rx_dv, /0, /ecat/0/ecat/con_conp0_rx_clk, /0, /ecat/0/ecat/con_conp0_tx_clk, /0, /ecat/0/ecat/con_conp1_rxd3, /0, /ecat/0/ecat/con_conp1_rxd1, /0, /ecat/0/ecat/con_conp1_rx_clk, /0, /ecat/0/ecat/con_conp1_rxd2, /0, /ecat/0/ecat/con_conp1_rx_dv, /0, /ecat/0/ecat/con_conp1_rxd0, /0, /ecat/0/ecat/con_conp1_tx_clk, /0, /ecat/0/ecat/con_con_mdio, /0, /dlr/0/ch/10/srsel_rs, /0, /dlr/0/ch/2/srsel_rs, /12, /dlr/0/ch/3/srsel_rs, /0, /dlr/0/ch/0/srsel_rs, /0, /dlr/0/ch/11/srsel_rs, /0, /dlr/0/ch/1/srsel_rs, /0, /dlr/0/ch/6/srsel_rs, /0, /dlr/0/ch/7/srsel_rs, /0, /dlr/0/ch/4/srsel_rs, /0, /dlr/0/ch/5/srsel_rs, /11, /dlr/0/ch/8/srsel_rs, /0, /dlr/0/ch/9/srsel_rs, /0, /ccu4/1/cc4/3/ins_ev1is, /0, /ccu4/1/cc4/3/ins_ev2is, /0, /ccu4/1/cc4/3/ins_ev0is, /0, /ccu4/1/cc4/3/srs_e1sr, /0, /ccu4/1/cc4/3/srs_e2sr, /0, /ccu4/1/cc4/3/srs_e0sr, /0, /ccu4/1/cc4/3/cmc_tce, /0, /ccu4/1/cc4/3/srs_cmsr, /0, /ccu4/1/cc4/3/srs_posr, /0, /ccu4/1/cc4/1/ins_ev1is, /0, /ccu4/1/cc4/1/ins_ev2is, /0, /ccu4/1/cc4/1/ins_ev0is, /0, /ccu4/1/cc4/1/srs_e1sr, /0, /ccu4/1/cc4/1/srs_e2sr, /0, /ccu4/1/cc4/1/srs_e0sr, /0, /ccu4/1/cc4/1/cmc_tce, /0, /ccu4/1/cc4/1/srs_cmsr, /0, /ccu4/1/cc4/1/srs_posr, /0, /ccu4/1/cc4/2/ins_ev1is, /0, /ccu4/1/cc4/2/ins_ev2is, /0, /ccu4/1/cc4/2/ins_ev0is, /0, /ccu4/1/cc4/2/srs_e1sr, /0, /ccu4/1/cc4/2/srs_e2sr, /0, /ccu4/1/cc4/2/srs_e0sr, /0, /ccu4/1/cc4/2/cmc_tce, /0, /ccu4/1/cc4/2/srs_cmsr, /0, /ccu4/1/cc4/2/srs_posr, /0, /ccu4/1/global/gctrl_pcis, /0, /ccu4/1/cc4/0/ins_ev1is, /0, /ccu4/1/cc4/0/ins_ev2is, /0, /ccu4/1/cc4/0/ins_ev0is, /0, /ccu4/1/cc4/0/srs_e1sr, /0, /ccu4/1/cc4/0/srs_e2sr, /0, /ccu4/1/cc4/0/srs_e0sr, /0, /ccu4/1/cc4/0/srs_cmsr, /0, /ccu4/1/cc4/0/srs_posr, /0, /dma8/0/ch_adv/0/cfgh_src_per, /2, /dma8/0/ch_adv/0/cfgh_dest_per, /0, /dma8/0/ch_adv/1/cfgh_src_per, /0, /dma8/0/ch_adv/1/cfgh_dest_per, /5, /dma8/0/ch/5/cfgh_src_per, /3, /dma8/0/ch/5/cfgh_dest_per, /0, /dma8/0/ch/4/cfgh_src_per, /0, /dma8/0/ch/4/cfgh_dest_per, /0, /dma8/0/ch/3/cfgh_src_per, /0, /dma8/0/ch/3/cfgh_dest_per, /0, /dma8/0/ch/2/cfgh_src_per, /0, /dma8/0/ch/2/cfgh_dest_per, /0, /dma8/0/ch/6/cfgh_src_per, /0, /dma8/0/ch/6/cfgh_dest_per, /0, /dma8/0/ch/7/cfgh_src_per, /0, /dma8/0/ch/7/cfgh_dest_per, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_posr, /0, /usic/1/channel/0/dx0cr_dsel, /0, /usic/1/channel/0/ccr_hpcen, /0, /usic/1/channel/0/dx2cr_dsel, /0, /usic/1/channel/0/dx4cr_dsel, /0, /usic/1/channel/0/dx3cr_dsel, /0, /usic/1/channel/0/dx1cr_dsel, /0, /usic/1/channel/0/dx5cr_dsel, /0, /usic/1/channel/0/rbctr_srbien, /0, /usic/1/channel/0/rbctr_srbinp, /0, /usic/1/channel/0/ccr_aien, /1, /usic/1/channel/0/inpr_ainp, /1, /usic/1/channel/0/ccr_brgien, /0, /usic/1/channel/0/inpr_pinp, /2, /usic/1/channel/0/rbctr_rberien, /0, /usic/1/channel/0/rbctr_arbinp, /0, /usic/1/channel/0/ccr_tsien, /0, /usic/1/channel/0/inpr_tsinp, /0, /usic/1/channel/0/rbctr_arbien, /0, /usic/1/channel/0/tbctr_tberien, /0, /usic/1/channel/0/tbctr_atbinp, /0, /usic/1/channel/0/ccr_tbien, /0, /usic/1/channel/0/inpr_tbinp, /0, /usic/1/channel/0/ccr_rsien, /1, /usic/1/channel/0/ccr_dlien, /0, /usic/1/channel/0/tbctr_stbien, /0, /usic/1/channel/0/tbctr_stbinp, /0, /usic/1/channel/0/ccr_rien, /1, /usic/1/channel/0/inpr_rinp, /1, /usic/1/channel/0/rbctr_dptr, /0, /usic/1/channel/0/tbctr_dptr, /0, /usic/1/channel/0/rbctr_size, /0, /usic/1/channel/0/tbctr_size, /0, /usic/1/channel/1/dx0cr_dsel, /0, /usic/1/channel/1/ccr_hpcen, /0, /usic/1/channel/1/dx2cr_dsel, /0, /usic/1/channel/1/dx4cr_dsel, /0, /usic/1/channel/1/dx3cr_dsel, /0, /usic/1/channel/1/dx1cr_dsel, /0, /usic/1/channel/1/dx5cr_dsel, /0, /usic/1/channel/1/rbctr_srbien, /0, /usic/1/channel/1/rbctr_srbinp, /0, /usic/1/channel/1/ccr_aien, /0, /usic/1/channel/1/inpr_ainp, /0, /usic/1/channel/1/ccr_brgien, /0, /usic/1/channel/1/inpr_pinp, /0, /usic/1/channel/1/rbctr_rberien, /0, /usic/1/channel/1/rbctr_arbinp, /0, /usic/1/channel/1/ccr_tsien, /0, /usic/1/channel/1/inpr_tsinp, /0, /usic/1/channel/1/rbctr_arbien, /0, /usic/1/channel/1/tbctr_tberien, /0, /usic/1/channel/1/tbctr_atbinp, /0, /usic/1/channel/1/ccr_tbien, /0, /usic/1/channel/1/inpr_tbinp, /0, /usic/1/channel/1/ccr_rsien, /0, /usic/1/channel/1/ccr_dlien, /0, /usic/1/channel/1/tbctr_stbien, /0, /usic/1/channel/1/tbctr_stbinp, /0, /usic/1/channel/1/ccr_rien, /0, /usic/1/channel/1/inpr_rinp, /0, /usic/1/channel/1/rbctr_dptr, /0, /usic/1/channel/1/tbctr_dptr, /0, /usic/1/channel/1/rbctr_size, /0, /usic/1/channel/1/tbctr_size, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/63/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/62/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/61/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/60/iser_setena, /0, /cpu/0/nvic/interrupt/8/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/108/iser_setena, /0, /cpu/0/nvic/interrupt/109/iser_setena, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/77/iser_setena, /0, /cpu/0/nvic/interrupt/76/iser_setena, /0, /cpu/0/nvic/interrupt/79/iser_setena, /0, /cpu/0/nvic/interrupt/78/iser_setena, /0, /cpu/0/nvic/interrupt/42/iser_setena, /0, /cpu/0/nvic/interrupt/46/iser_setena, /0, /cpu/0/nvic/interrupt/45/iser_setena, /0, /cpu/0/nvic/interrupt/44/iser_setena, /0, /cpu/0/nvic/interrupt/43/iser_setena, /0, /cpu/0/nvic/interrupt/49/iser_setena, /0, /cpu/0/nvic/interrupt/48/iser_setena, /0, /cpu/0/nvic/interrupt/47/iser_setena, /0, /cpu/0/nvic/interrupt/51/iser_setena, /0, /cpu/0/nvic/interrupt/50/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/32/iser_setena, /0, /cpu/0/nvic/interrupt/33/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/89/iser_setena, /0, /cpu/0/nvic/interrupt/87/iser_setena, /0, /cpu/0/nvic/interrupt/88/iser_setena, /0, /cpu/0/nvic/interrupt/81/iser_setena, /0, /cpu/0/nvic/interrupt/82/iser_setena, /0, /cpu/0/nvic/interrupt/80/iser_setena, /0, /cpu/0/nvic/interrupt/85/iser_setena, /0, /cpu/0/nvic/interrupt/86/iser_setena, /0, /cpu/0/nvic/interrupt/83/iser_setena, /0, /cpu/0/nvic/interrupt/84/iser_setena, /0, /cpu/0/nvic/interrupt/90/iser_setena, /0, /cpu/0/nvic/interrupt/91/iser_setena, /0, /cpu/0/nvic/interrupt/92/iser_setena, /0, /cpu/0/nvic/interrupt/93/iser_setena, /0, /cpu/0/nvic/interrupt/94/iser_setena, /0, /cpu/0/nvic/interrupt/95/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/107/iser_setena, /0, /cpu/0/nvic/interrupt/106/iser_setena, /0, /cpu/0/nvic/interrupt/105/iser_setena, /1, /cpu/0/nvic/interrupt/104/iser_setena, /0, /cpu/0/nvic/interrupt/102/iser_setena, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /scu/0/gcu/interrupt/rtctick/nmireqen_pi, /0, /scu/0/hcu/hdcr_wkupsel, /0, /scu/0/hcu/hdcr_gpi0sel, /0, /scu/0/gcu/interrupt/prewarn/nmireqen_prwarn, /0, /scu/0/gcu/interrupt/rtcalarm/nmireqen_ai, /0, /scu/0/gcu/interrupt/erunmi/3/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/0/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/1/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/2/nmireqen_eru, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/0/ch/2/gchctr_resreg, /0, /vadc/0/group/0/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/2/gchctr_iclsel, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/0/ch/1/galias_alias1, /0, /vadc/0/group/0/ch/1/gchctr_resreg, /0, /vadc/0/group/0/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/1/gchctr_iclsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/ch/2/gchctr_resreg, /0, /vadc/0/group/1/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/2/gchctr_iclsel, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/4/gchctr_resreg, /0, /vadc/0/group/1/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/4/gchctr_iclsel, /0, /vadc/0/group/1/ch/5/gchctr_resreg, /0, /vadc/0/group/1/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/5/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/7/gchctr_resreg, /0, /vadc/0/group/1/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/7/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /can/0/mo/35/moipr_rxinp, /0, /can/0/mo/35/moipr_txinp, /0, /can/0/mo/34/moipr_rxinp, /0, /can/0/mo/34/moipr_txinp, /0, /can/0/mo/33/moipr_rxinp, /0, /can/0/mo/33/moipr_txinp, /0, /can/0/mo/32/moipr_rxinp, /0, /can/0/mo/32/moipr_txinp, /0, /can/0/mo/31/moipr_rxinp, /0, /can/0/mo/31/moipr_txinp, /0, /can/0/mo/30/moipr_rxinp, /0, /can/0/mo/30/moipr_txinp, /0, /can/0/mo/39/moipr_rxinp, /0, /can/0/mo/39/moipr_txinp, /0, /can/0/mo/38/moipr_rxinp, /0, /can/0/mo/38/moipr_txinp, /0, /can/0/mo/37/moipr_rxinp, /0, /can/0/mo/37/moipr_txinp, /0, /can/0/mo/36/moipr_rxinp, /0, /can/0/mo/36/moipr_txinp, /0, /can/0/mo/9/moipr_rxinp, /0, /can/0/mo/9/moipr_txinp, /0, /can/0/mo/60/moipr_rxinp, /0, /can/0/mo/60/moipr_txinp, /0, /can/0/mo/7/moipr_rxinp, /0, /can/0/mo/7/moipr_txinp, /0, /can/0/mo/8/moipr_rxinp, /0, /can/0/mo/8/moipr_txinp, /0, /can/0/mo/5/moipr_rxinp, /0, /can/0/mo/5/moipr_txinp, /0, /can/0/mo/6/moipr_rxinp, /0, /can/0/mo/6/moipr_txinp, /0, /can/0/mo/22/moipr_rxinp, /0, /can/0/mo/22/moipr_txinp, /0, /can/0/mo/21/moipr_rxinp, /0, /can/0/mo/21/moipr_txinp, /0, /can/0/mo/24/moipr_rxinp, /0, /can/0/mo/24/moipr_txinp, /0, /can/0/mo/23/moipr_rxinp, /0, /can/0/mo/23/moipr_txinp, /0, /can/0/node/0/npcr_rxsel, /0, /can/0/node/0/nipr_cfcinp, /0, /can/0/node/0/nipr_lecinp, /0, /can/0/node/0/nipr_alinp, /0, /can/0/node/0/nipr_trinp, /0, /can/0/node/1/npcr_rxsel, /0, /can/0/node/1/nipr_cfcinp, /0, /can/0/node/1/nipr_lecinp, /0, /can/0/node/1/nipr_alinp, /0, /can/0/node/1/nipr_trinp, /0, /can/0/mo/20/moipr_rxinp, /0, /can/0/mo/20/moipr_txinp, /0, /can/0/mo/29/moipr_rxinp, /0, /can/0/mo/29/moipr_txinp, /0, /can/0/mo/61/moipr_rxinp, /0, /can/0/mo/61/moipr_txinp, /0, /can/0/mo/26/moipr_rxinp, /0, /can/0/mo/26/moipr_txinp, /0, /can/0/mo/25/moipr_rxinp, /0, /can/0/mo/25/moipr_txinp, /0, /can/0/mo/62/moipr_rxinp, /0, /can/0/mo/62/moipr_txinp, /0, /can/0/mo/28/moipr_rxinp, /0, /can/0/mo/28/moipr_txinp, /0, /can/0/mo/63/moipr_rxinp, /0, /can/0/mo/63/moipr_txinp, /0, /can/0/mo/27/moipr_rxinp, /0, /can/0/mo/27/moipr_txinp, /0, /can/0/mo/58/moipr_rxinp, /0, /can/0/mo/58/moipr_txinp, /0, /can/0/mo/59/moipr_rxinp, /0, /can/0/mo/59/moipr_txinp, /0, /can/0/mo/0/moipr_rxinp, /0, /can/0/mo/0/moipr_txinp, /0, /can/0/mo/13/moipr_rxinp, /0, /can/0/mo/13/moipr_txinp, /0, /can/0/mo/1/moipr_rxinp, /0, /can/0/mo/1/moipr_txinp, /0, /can/0/mo/2/moipr_rxinp, /0, /can/0/mo/2/moipr_txinp, /0, /can/0/mo/12/moipr_rxinp, /0, /can/0/mo/12/moipr_txinp, /0, /can/0/mo/3/moipr_rxinp, /0, /can/0/mo/3/moipr_txinp, /0, /can/0/mo/11/moipr_rxinp, /0, /can/0/mo/11/moipr_txinp, /0, /can/0/mo/4/moipr_rxinp, /0, /can/0/mo/4/moipr_txinp, /0, /can/0/mo/10/moipr_rxinp, /0, /can/0/mo/10/moipr_txinp, /0, /can/0/mo/17/moipr_rxinp, /0, /can/0/mo/17/moipr_txinp, /0, /can/0/mo/52/moipr_rxinp, /0, /can/0/mo/52/moipr_txinp, /0, /can/0/mo/16/moipr_rxinp, /0, /can/0/mo/16/moipr_txinp, /0, /can/0/mo/53/moipr_rxinp, /0, /can/0/mo/53/moipr_txinp, /0, /can/0/mo/50/moipr_rxinp, /0, /can/0/mo/50/moipr_txinp, /0, /can/0/mo/15/moipr_rxinp, /0, /can/0/mo/15/moipr_txinp, /0, /can/0/mo/51/moipr_rxinp, /0, /can/0/mo/51/moipr_txinp, /0, /can/0/mo/14/moipr_rxinp, /0, /can/0/mo/14/moipr_txinp, /0, /can/0/mo/56/moipr_rxinp, /0, /can/0/mo/56/moipr_txinp, /0, /can/0/mo/57/moipr_rxinp, /0, /can/0/mo/57/moipr_txinp, /0, /can/0/mo/54/moipr_rxinp, /0, /can/0/mo/54/moipr_txinp, /0, /can/0/mo/19/moipr_rxinp, /0, /can/0/mo/19/moipr_txinp, /0, /can/0/mo/18/moipr_rxinp, /0, /can/0/mo/18/moipr_txinp, /0, /can/0/mo/55/moipr_rxinp, /0, /can/0/mo/55/moipr_txinp, /0, /can/0/mo/47/moipr_rxinp, /0, /can/0/mo/47/moipr_txinp, /0, /can/0/mo/48/moipr_rxinp, /0, /can/0/mo/48/moipr_txinp, /0, /can/0/mo/49/moipr_rxinp, /0, /can/0/mo/49/moipr_txinp, /0, /can/0/mo/40/moipr_rxinp, /0, /can/0/mo/40/moipr_txinp, /0, /can/0/mo/41/moipr_rxinp, /0, /can/0/mo/41/moipr_txinp, /0, /can/0/mo/42/moipr_rxinp, /0, /can/0/mo/42/moipr_txinp, /0, /can/0/mo/43/moipr_rxinp, /0, /can/0/mo/43/moipr_txinp, /0, /can/0/mo/44/moipr_rxinp, /0, /can/0/mo/44/moipr_txinp, /0, /can/0/mo/45/moipr_rxinp, /0, /can/0/mo/45/moipr_txinp, /0, /can/0/mo/46/moipr_rxinp, /0, /can/0/mo/46/moipr_txinp, /0, /cpu/0/nvic/interrupt/103/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0]


Dec 30, 2025 11:57:46 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getOutputSignals() : Tue Dec 30 11:57:46 GMT+08:00 2025


Dec 30, 2025 11:57:46 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(reserved_resource_group_output_signals([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])], 'spi_master','0', Output_signals),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:57:46 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getOutputSignals() :  Difference in ms 51


Dec 30, 2025 11:57:49 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleSignals() : Tue Dec 30 11:57:49 GMT+08:00 2025


Dec 30, 2025 11:57:49 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_connection_feasibility([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])],'spi_master$502965524$0$protocol_specific_int',source, Result,Result_errors),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:57:49 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleSignals() :  Difference in ms 55


Dec 30, 2025 11:57:50 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Dec 30 11:57:50 GMT+08:00 2025


Dec 30, 2025 11:57:50 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:57:50 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 169


Dec 30, 2025 11:57:50 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getOutputSignals() : Tue Dec 30 11:57:50 GMT+08:00 2025


Dec 30, 2025 11:57:50 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(reserved_resource_group_output_signals([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])], 'spi_master','0', Output_signals),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:57:50 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getOutputSignals() :  Difference in ms 52


Dec 30, 2025 11:57:51 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleSignals() : Tue Dec 30 11:57:51 GMT+08:00 2025


Dec 30, 2025 11:57:51 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_connection_feasibility([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])],'spi_master$502965524$0$protocol_specific_int',source, Result,Result_errors),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:57:51 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleSignals() :  Difference in ms 56


Dec 30, 2025 11:57:52 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Dec 30 11:57:52 GMT+08:00 2025


Dec 30, 2025 11:57:52 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$502965524$0$protocol_specific_int','dma_ch$1048731388$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:58:07 AM java.util.logging.LogManager$RootLogger log
INFO: Execution of solver query timed out


Dec 30, 2025 11:58:07 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 15004


Dec 30, 2025 11:58:56 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getOutputSignals() : Tue Dec 30 11:58:56 GMT+08:00 2025


Dec 30, 2025 11:58:56 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(reserved_resource_group_output_signals([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])], 'dma_ch','1', Output_signals),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:58:56 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getOutputSignals() :  Difference in ms 51


Dec 30, 2025 11:59:05 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Dec 30 11:59:05 GMT+08:00 2025


Dec 30, 2025 11:59:05 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])],'dma_ch$0425025201$1',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:59:05 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 57


Dec 30, 2025 11:59:05 AM java.util.logging.LogManager$RootLogger log
INFO: [/dma8/0/ch_adv/0, /dma8/0/ch_adv/1, /dma8/0/ch/5, /dma8/0/ch/4, /dma8/0/ch/3, /dma8/0/ch/2, /dma8/0/ch/6, /dma8/0/ch/7]


Dec 30, 2025 11:59:09 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Dec 30 11:59:09 GMT+08:00 2025


Dec 30, 2025 11:59:09 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])],'dma_ch$0690161919$1',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:59:09 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 55


Dec 30, 2025 11:59:09 AM java.util.logging.LogManager$RootLogger log
INFO: [/dlr/0/ch/2, /dlr/0/ch/3, /dlr/0/ch/0, /dlr/0/ch/1, /dlr/0/ch/6, /dlr/0/ch/7, /dlr/0/ch/4, /dlr/0/ch/5]


Dec 30, 2025 11:59:10 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Dec 30 11:59:10 GMT+08:00 2025


Dec 30, 2025 11:59:10 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
uri([dlr,0,ch,0],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:59:10 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 173


Dec 30, 2025 11:59:12 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Dec 30 11:59:12 GMT+08:00 2025


Dec 30, 2025 11:59:12 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
uri([dlr,0,ch,0],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])],'dma_ch$0425025201$1',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:59:12 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 58


Dec 30, 2025 11:59:12 AM java.util.logging.LogManager$RootLogger log
INFO: [/dma8/0/ch_adv/0, /dma8/0/ch_adv/1, /dma8/0/ch/5, /dma8/0/ch/4, /dma8/0/ch/3, /dma8/0/ch/2, /dma8/0/ch/6, /dma8/0/ch/7]


Dec 30, 2025 11:59:12 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Dec 30 11:59:12 GMT+08:00 2025


Dec 30, 2025 11:59:12 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
uri([dma8,0,ch,2],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
uri([dlr,0,ch,0],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:59:12 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 170


Dec 30, 2025 11:59:13 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/trap/0/ulpwdg, /clock_xmc4$01047137491$0, /scu/0/clkctrl/0/wdt, /clock_xmc4$01551372375$0, /scu/0/clkctrl/0/usb, /clock_xmc4$01551373850$0, /scu/0/clkctrl/0/sys, /clock_xmc4$01551375569$0, /scu/0/clkctrl/0/pll, /clock_xmc4$01551378862$0, /scu/0/clkctrl/0/sdmmc, /clock_xmc4$01551381723$0, /scu/0/clkctrl/0/cpu, /clock_xmc4$01551391222$0, /scu/0/clkctrl/0/ccu, /clock_xmc4$01551391625$0, /scu/0/trap/0/usbvcolock, /clock_xmc4$0261647995$0, /scu/0/pwrctrl/0/hibernate, /clock_xmc4$0778278092$0, /scu/0/trap/0/sysoscwd, /clock_xmc4$1091210735$0, /scu/0/rtcclksel, /clock_xmc4$1142722683$0, /scu/0/trap/0/sysvcolock, /clock_xmc4$1586947406$0, /scu/0/clkctrl/0/perbridge, /clock_xmc4$494804424$0, /debug_port/0/pad/0, /cpu_ctrl_xmc4$01540614004$0, /debug_port/0/pad/1, /cpu_ctrl_xmc4$01540614322$0, /cpu/0/exception/nmi, /cpu_ctrl_xmc4$01637679009$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc4$0571328980$0, /cpu/0/exception/busfault, /cpu_ctrl_xmc4$1763234541$0, /cpu/0/exception/memmanage, /cpu_ctrl_xmc4$1768468879$0, /cpu/0/exception/usagefault, /cpu_ctrl_xmc4$1814460844$0, /cpu/0/debug, /cpu_ctrl_xmc4$1964564605$0, /p/0/pad/2, /digital_io$01383135420$0, /p/1/pad/11, /digital_io$01893669597$1, /devicepackage/0/72, /digital_io$02001255827$1, /p/1/pad/4, /digital_io$1890763522$2, /devicepackage/0/75, /digital_io$255655180$2, /devicepackage/0/100, /digital_io$36800462$0, /dma8/0/ch/2, /dma_ch$0425025201$1, /dma8/0/ch/5, /dma_ch$0554107920$0, /dlr/0/ch/0, /dma_ch$0690161919$1, /dlr/0/ch/3, /dma_ch$1048731388$0, /cpu/0/nvic/interrupt/105, /global_dma$01504023790$0, /p/0/pad/4, /spi_master$01389259345$0, /p/0/pad/5, /spi_master$01389259346$0, /devicepackage/0/98, /spi_master$01515434203$0, /devicepackage/0/97, /spi_master$01515434204$0, /dlr/0/ch/5, /spi_master$02067065651$0, /dlr/0/ch/2, /spi_master$02067065713$0, /dma8/0/ch_adv/1, /spi_master$0259907585$0, /dma8/0/ch_adv/0, /spi_master$0259907647$0, /usic/1/channel/0, /spi_master$502965524$0, /p/0/pad/11, /spi_master$562750778$0, /devicepackage/0/95, /spi_master$946297476$0]


Dec 30, 2025 11:59:13 AM java.util.logging.LogManager$RootLogger log
INFO: [/hcu_port/0/pad/0/hdcr_hibioxsel_oe, /1, /hcu_port/0/pad/0/hdcr_hibioxsel_pcr, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_oe, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_pcr, /0, /p/5/pad/7/iocr_pcr, /0, /p/5/pad/7/iocr_oe, /0, /p/5/pad/7/hwsel_hw, /0, /p/5/pad/6/iocr_pcr, /0, /p/5/pad/6/iocr_oe, /0, /p/5/pad/6/hwsel_hw, /0, /p/5/pad/9/iocr_pcr, /0, /p/5/pad/9/iocr_oe, /0, /p/5/pad/9/hwsel_hw, /0, /p/5/pad/8/iocr_pcr, /0, /p/5/pad/8/iocr_oe, /0, /p/5/pad/8/hwsel_hw, /0, /p/5/pad/3/iocr_pcr, /0, /p/5/pad/3/iocr_oe, /0, /p/5/pad/3/hwsel_hw, /0, /p/5/pad/2/iocr_pcr, /0, /p/5/pad/2/iocr_oe, /0, /p/5/pad/2/hwsel_hw, /0, /p/5/pad/5/iocr_pcr, /0, /p/5/pad/5/iocr_oe, /0, /p/5/pad/5/hwsel_hw, /0, /p/5/pad/4/iocr_pcr, /0, /p/5/pad/4/iocr_oe, /0, /p/5/pad/4/hwsel_hw, /0, /p/5/pad/11/iocr_pcr, /0, /p/5/pad/11/iocr_oe, /0, /p/5/pad/11/hwsel_hw, /0, /p/5/pad/1/iocr_pcr, /0, /p/5/pad/1/iocr_oe, /0, /p/5/pad/1/hwsel_hw, /0, /p/5/pad/10/iocr_pcr, /0, /p/5/pad/10/iocr_oe, /0, /p/5/pad/10/hwsel_hw, /0, /p/5/pad/0/iocr_pcr, /0, /p/5/pad/0/iocr_oe, /0, /p/5/pad/0/hwsel_hw, /0, /p/15/pad/12/iocr_oe, /0, /p/15/pad/12/pdisc_pdis, /1, /p/15/pad/13/iocr_oe, /0, /p/15/pad/13/pdisc_pdis, /1, /p/15/pad/2/iocr_oe, /0, /p/15/pad/2/pdisc_pdis, /1, /p/15/pad/14/iocr_oe, /0, /p/15/pad/14/pdisc_pdis, /1, /p/15/pad/15/iocr_oe, /0, /p/15/pad/15/pdisc_pdis, /1, /p/15/pad/9/iocr_oe, /0, /p/15/pad/9/pdisc_pdis, /1, /p/15/pad/7/iocr_oe, /0, /p/15/pad/7/pdisc_pdis, /1, /p/15/pad/8/iocr_oe, /0, /p/15/pad/8/pdisc_pdis, /1, /p/15/pad/5/iocr_oe, /0, /p/15/pad/5/pdisc_pdis, /0, /p/15/pad/6/iocr_oe, /0, /p/15/pad/6/pdisc_pdis, /1, /p/15/pad/3/iocr_oe, /0, /p/15/pad/3/pdisc_pdis, /1, /p/15/pad/4/iocr_oe, /0, /p/15/pad/4/pdisc_pdis, /0, /eru/1/ers_etl/1/exisel_exsxb, /0, /eru/1/ers_etl/1/exicon_pe, /0, /eru/1/ers_etl/1/exicon_ocs, /0, /eru/1/ers_etl/1/exisel_exsxa, /0, /eru/1/ers_etl/0/exisel_exsxb, /0, /eru/1/ers_etl/0/exicon_pe, /0, /eru/1/ers_etl/0/exicon_ocs, /0, /eru/1/ers_etl/0/exisel_exsxa, /0, /eru/1/ogu/0/exocon_iss, /0, /eru/1/ogu/0/exocon_ipen1, /0, /eru/1/ogu/0/exocon_ipen2, /0, /eru/1/ogu/0/exocon_ipen0, /0, /eru/1/ogu/0/exocon_ipen3, /0, /eru/1/ogu/3/exocon_iss, /0, /eru/1/ogu/3/exocon_ipen1, /0, /eru/1/ogu/3/exocon_ipen2, /0, /eru/1/ogu/3/exocon_ipen0, /0, /eru/1/ogu/3/exocon_ipen3, /0, /eru/1/ogu/2/exocon_iss, /0, /eru/1/ogu/2/exocon_ipen1, /0, /eru/1/ogu/2/exocon_ipen2, /0, /eru/1/ogu/2/exocon_ipen0, /0, /eru/1/ogu/2/exocon_ipen3, /0, /eru/1/ogu/1/exocon_iss, /0, /eru/1/ogu/1/exocon_ipen1, /0, /eru/1/ogu/1/exocon_ipen2, /0, /eru/1/ogu/1/exocon_ipen0, /0, /eru/1/ogu/1/exocon_ipen3, /0, /eru/1/ers_etl/3/exisel_exsxb, /0, /eru/1/ers_etl/3/exicon_pe, /0, /eru/1/ers_etl/3/exicon_ocs, /0, /eru/1/ers_etl/3/exisel_exsxa, /0, /eru/1/ers_etl/2/exisel_exsxb, /0, /eru/1/ers_etl/2/exicon_pe, /0, /eru/1/ers_etl/2/exicon_ocs, /0, /eru/1/ers_etl/2/exisel_exsxa, /0, /dac/0/slice/1/cfg1_trigsel, /0, /dac/0/slice/0/cfg1_trigsel, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /p/4/pad/6/iocr_pcr, /0, /p/4/pad/6/iocr_oe, /0, /p/4/pad/6/hwsel_hw, /0, /p/4/pad/5/iocr_pcr, /0, /p/4/pad/5/iocr_oe, /0, /p/4/pad/5/hwsel_hw, /0, /p/4/pad/4/iocr_pcr, /0, /p/4/pad/4/iocr_oe, /0, /p/4/pad/4/hwsel_hw, /0, /p/4/pad/3/iocr_pcr, /0, /p/4/pad/3/iocr_oe, /0, /p/4/pad/3/hwsel_hw, /0, /p/4/pad/7/iocr_pcr, /0, /p/4/pad/7/iocr_oe, /0, /p/4/pad/7/hwsel_hw, /0, /p/4/pad/2/iocr_pcr, /0, /p/4/pad/2/iocr_oe, /0, /p/4/pad/2/hwsel_hw, /0, /p/4/pad/1/iocr_pcr, /0, /p/4/pad/1/iocr_oe, /0, /p/4/pad/1/hwsel_hw, /0, /p/4/pad/0/iocr_pcr, /0, /p/4/pad/0/iocr_oe, /0, /p/4/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /0, /p/1/pad/5/iocr_oe, /0, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /1, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/9/iocr_pcr, /0, /p/1/pad/9/iocr_oe, /0, /p/1/pad/9/hwsel_hw, /0, /p/1/pad/8/iocr_pcr, /0, /p/1/pad/8/iocr_oe, /0, /p/1/pad/8/hwsel_hw, /0, /p/1/pad/7/iocr_pcr, /0, /p/1/pad/7/iocr_oe, /0, /p/1/pad/7/hwsel_hw, /0, /p/1/pad/6/iocr_pcr, /0, /p/1/pad/6/iocr_oe, /0, /p/1/pad/6/hwsel_hw, /0, /p/1/pad/12/iocr_pcr, /0, /p/1/pad/12/iocr_oe, /0, /p/1/pad/12/hwsel_hw, /0, /p/1/pad/11/iocr_pcr, /0, /p/1/pad/11/iocr_oe, /1, /p/1/pad/11/hwsel_hw, /0, /p/1/pad/10/iocr_pcr, /0, /p/1/pad/10/iocr_oe, /0, /p/1/pad/10/hwsel_hw, /0, /p/1/pad/15/iocr_pcr, /0, /p/1/pad/15/iocr_oe, /0, /p/1/pad/15/hwsel_hw, /0, /p/1/pad/13/iocr_pcr, /0, /p/1/pad/13/iocr_oe, /0, /p/1/pad/13/hwsel_hw, /0, /p/1/pad/14/iocr_pcr, /0, /p/1/pad/14/iocr_oe, /0, /p/1/pad/14/hwsel_hw, /0, /p/14/pad/15/iocr_oe, /0, /p/14/pad/15/pdisc_pdis, /1, /p/14/pad/12/iocr_oe, /0, /p/14/pad/12/pdisc_pdis, /1, /p/14/pad/1/iocr_oe, /0, /p/14/pad/1/pdisc_pdis, /1, /p/14/pad/0/iocr_oe, /0, /p/14/pad/0/pdisc_pdis, /1, /p/14/pad/14/iocr_oe, /0, /p/14/pad/14/pdisc_pdis, /1, /p/14/pad/3/iocr_oe, /0, /p/14/pad/3/pdisc_pdis, /1, /p/14/pad/2/iocr_oe, /0, /p/14/pad/2/pdisc_pdis, /1, /p/14/pad/13/iocr_oe, /0, /p/14/pad/13/pdisc_pdis, /1, /p/14/pad/7/iocr_oe, /0, /p/14/pad/7/pdisc_pdis, /1, /p/14/pad/6/iocr_oe, /0, /p/14/pad/6/pdisc_pdis, /1, /p/14/pad/5/iocr_oe, /0, /p/14/pad/5/pdisc_pdis, /1, /p/14/pad/4/iocr_oe, /0, /p/14/pad/4/pdisc_pdis, /1, /p/14/pad/9/iocr_oe, /0, /p/14/pad/9/pdisc_pdis, /1, /p/14/pad/8/iocr_oe, /0, /p/14/pad/8/pdisc_pdis, /1, /p/3/pad/11/iocr_pcr, /0, /p/3/pad/11/iocr_oe, /0, /p/3/pad/11/hwsel_hw, /0, /p/3/pad/12/iocr_pcr, /0, /p/3/pad/12/iocr_oe, /0, /p/3/pad/12/hwsel_hw, /0, /p/3/pad/13/iocr_pcr, /0, /p/3/pad/13/iocr_oe, /0, /p/3/pad/13/hwsel_hw, /0, /p/3/pad/14/iocr_pcr, /0, /p/3/pad/14/iocr_oe, /0, /p/3/pad/14/hwsel_hw, /0, /p/3/pad/10/iocr_pcr, /0, /p/3/pad/10/iocr_oe, /0, /p/3/pad/10/hwsel_hw, /0, /p/3/pad/1/iocr_pcr, /0, /p/3/pad/1/iocr_oe, /0, /p/3/pad/1/hwsel_hw, /0, /p/3/pad/0/iocr_pcr, /0, /p/3/pad/0/iocr_oe, /0, /p/3/pad/0/hwsel_hw, /0, /p/3/pad/3/iocr_pcr, /0, /p/3/pad/3/iocr_oe, /0, /p/3/pad/3/hwsel_hw, /0, /p/3/pad/2/iocr_pcr, /0, /p/3/pad/2/iocr_oe, /0, /p/3/pad/2/hwsel_hw, /0, /p/3/pad/5/iocr_pcr, /0, /p/3/pad/5/iocr_oe, /0, /p/3/pad/5/hwsel_hw, /0, /p/3/pad/4/iocr_pcr, /0, /p/3/pad/4/iocr_oe, /0, /p/3/pad/4/hwsel_hw, /0, /p/3/pad/7/iocr_pcr, /0, /p/3/pad/7/iocr_oe, /0, /p/3/pad/7/hwsel_hw, /0, /p/3/pad/6/iocr_pcr, /0, /p/3/pad/6/iocr_oe, /0, /p/3/pad/6/hwsel_hw, /0, /p/3/pad/9/iocr_pcr, /0, /p/3/pad/9/iocr_oe, /0, /p/3/pad/9/hwsel_hw, /0, /p/3/pad/15/iocr_pcr, /0, /p/3/pad/15/iocr_oe, /0, /p/3/pad/15/hwsel_hw, /0, /p/3/pad/8/iocr_pcr, /0, /p/3/pad/8/iocr_oe, /0, /p/3/pad/8/hwsel_hw, /0, /p/6/pad/0/iocr_pcr, /0, /p/6/pad/0/iocr_oe, /0, /p/6/pad/0/hwsel_hw, /0, /p/6/pad/4/iocr_pcr, /0, /p/6/pad/4/iocr_oe, /0, /p/6/pad/4/hwsel_hw, /0, /p/6/pad/3/iocr_pcr, /0, /p/6/pad/3/iocr_oe, /0, /p/6/pad/3/hwsel_hw, /0, /p/6/pad/2/iocr_pcr, /0, /p/6/pad/2/iocr_oe, /0, /p/6/pad/2/hwsel_hw, /0, /p/6/pad/1/iocr_pcr, /0, /p/6/pad/1/iocr_oe, /0, /p/6/pad/1/hwsel_hw, /0, /p/6/pad/6/iocr_pcr, /0, /p/6/pad/6/iocr_oe, /0, /p/6/pad/6/hwsel_hw, /0, /p/6/pad/5/iocr_pcr, /0, /p/6/pad/5/iocr_oe, /0, /p/6/pad/5/hwsel_hw, /0, /p/2/pad/12/iocr_pcr, /0, /p/2/pad/12/iocr_oe, /0, /p/2/pad/12/hwsel_hw, /0, /p/2/pad/13/iocr_pcr, /0, /p/2/pad/13/iocr_oe, /0, /p/2/pad/13/hwsel_hw, /0, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/hwsel_hw, /0, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/15/iocr_pcr, /0, /p/2/pad/15/iocr_oe, /0, /p/2/pad/15/hwsel_hw, /0, /p/2/pad/14/iocr_pcr, /0, /p/2/pad/14/iocr_oe, /0, /p/2/pad/14/hwsel_hw, /0, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /0, /p/0/pad/2/iocr_oe, /1, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /2, /p/0/pad/5/iocr_oe, /1, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /1, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /1, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /2, /p/0/pad/11/iocr_oe, /1, /p/0/pad/11/hwsel_hw, /0, /eth/0/eth/con_rxd1, /0, /eth/0/eth/con_rxd0, /0, /eth/0/eth/con_crs_dv, /0, /eth/0/eth/con_rmii, /0, /eth/0/eth/con_mdio, /0, /eth/0/eth/con_col, /0, /eth/0/eth/con_rxer, /0, /eth/0/eth/con_clk_tx, /0, /eth/0/eth/con_rxd3, /0, /eth/0/eth/con_rxd2, /0, /eth/0/eth/con_crs, /0, /ecat/0/ecat/con_conp0_rxd1, /0, /ecat/0/ecat/con_conp0_rxd0, /0, /ecat/0/ecat/con_conp0_rxd2, /0, /ecat/0/ecat/con_conp0_rxd3, /0, /ecat/0/ecat/con_conp1_link, /0, /ecat/0/ecat/con_conp1_rx_err, /0, /ecat/0/ecat/con_con_latchin1sel, /0, /ecat/0/ecat/con_con_latchin0sel, /0, /ecat/0/ecat/con_conp0_rx_err, /0, /ecat/0/ecat/con_conp0_link, /0, /ecat/0/ecat/con_conp0_rx_dv, /0, /ecat/0/ecat/con_conp0_rx_clk, /0, /ecat/0/ecat/con_conp0_tx_clk, /0, /ecat/0/ecat/con_conp1_rxd3, /0, /ecat/0/ecat/con_conp1_rxd1, /0, /ecat/0/ecat/con_conp1_rx_clk, /0, /ecat/0/ecat/con_conp1_rxd2, /0, /ecat/0/ecat/con_conp1_rx_dv, /0, /ecat/0/ecat/con_conp1_rxd0, /0, /ecat/0/ecat/con_conp1_tx_clk, /0, /ecat/0/ecat/con_con_mdio, /0, /dlr/0/ch/10/srsel_rs, /0, /dlr/0/ch/2/srsel_rs, /12, /dlr/0/ch/3/srsel_rs, /0, /dlr/0/ch/0/srsel_rs, /0, /dlr/0/ch/11/srsel_rs, /0, /dlr/0/ch/1/srsel_rs, /0, /dlr/0/ch/6/srsel_rs, /0, /dlr/0/ch/7/srsel_rs, /0, /dlr/0/ch/4/srsel_rs, /0, /dlr/0/ch/5/srsel_rs, /11, /dlr/0/ch/8/srsel_rs, /0, /dlr/0/ch/9/srsel_rs, /0, /ccu4/1/cc4/3/ins_ev1is, /0, /ccu4/1/cc4/3/ins_ev2is, /0, /ccu4/1/cc4/3/ins_ev0is, /0, /ccu4/1/cc4/3/srs_e1sr, /0, /ccu4/1/cc4/3/srs_e2sr, /0, /ccu4/1/cc4/3/srs_e0sr, /0, /ccu4/1/cc4/3/cmc_tce, /0, /ccu4/1/cc4/3/srs_cmsr, /0, /ccu4/1/cc4/3/srs_posr, /0, /ccu4/1/cc4/1/ins_ev1is, /0, /ccu4/1/cc4/1/ins_ev2is, /0, /ccu4/1/cc4/1/ins_ev0is, /0, /ccu4/1/cc4/1/srs_e1sr, /0, /ccu4/1/cc4/1/srs_e2sr, /0, /ccu4/1/cc4/1/srs_e0sr, /0, /ccu4/1/cc4/1/cmc_tce, /0, /ccu4/1/cc4/1/srs_cmsr, /0, /ccu4/1/cc4/1/srs_posr, /0, /ccu4/1/cc4/2/ins_ev1is, /0, /ccu4/1/cc4/2/ins_ev2is, /0, /ccu4/1/cc4/2/ins_ev0is, /0, /ccu4/1/cc4/2/srs_e1sr, /0, /ccu4/1/cc4/2/srs_e2sr, /0, /ccu4/1/cc4/2/srs_e0sr, /0, /ccu4/1/cc4/2/cmc_tce, /0, /ccu4/1/cc4/2/srs_cmsr, /0, /ccu4/1/cc4/2/srs_posr, /0, /ccu4/1/global/gctrl_pcis, /0, /ccu4/1/cc4/0/ins_ev1is, /0, /ccu4/1/cc4/0/ins_ev2is, /0, /ccu4/1/cc4/0/ins_ev0is, /0, /ccu4/1/cc4/0/srs_e1sr, /0, /ccu4/1/cc4/0/srs_e2sr, /0, /ccu4/1/cc4/0/srs_e0sr, /0, /ccu4/1/cc4/0/srs_cmsr, /0, /ccu4/1/cc4/0/srs_posr, /0, /dma8/0/ch_adv/0/cfgh_src_per, /2, /dma8/0/ch_adv/0/cfgh_dest_per, /0, /dma8/0/ch_adv/1/cfgh_src_per, /0, /dma8/0/ch_adv/1/cfgh_dest_per, /5, /dma8/0/ch/5/cfgh_src_per, /3, /dma8/0/ch/5/cfgh_dest_per, /0, /dma8/0/ch/4/cfgh_src_per, /0, /dma8/0/ch/4/cfgh_dest_per, /0, /dma8/0/ch/3/cfgh_src_per, /0, /dma8/0/ch/3/cfgh_dest_per, /0, /dma8/0/ch/2/cfgh_src_per, /0, /dma8/0/ch/2/cfgh_dest_per, /0, /dma8/0/ch/6/cfgh_src_per, /0, /dma8/0/ch/6/cfgh_dest_per, /0, /dma8/0/ch/7/cfgh_src_per, /0, /dma8/0/ch/7/cfgh_dest_per, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_posr, /0, /usic/1/channel/0/dx0cr_dsel, /0, /usic/1/channel/0/ccr_hpcen, /0, /usic/1/channel/0/dx2cr_dsel, /0, /usic/1/channel/0/dx4cr_dsel, /0, /usic/1/channel/0/dx3cr_dsel, /0, /usic/1/channel/0/dx1cr_dsel, /0, /usic/1/channel/0/dx5cr_dsel, /0, /usic/1/channel/0/rbctr_srbien, /0, /usic/1/channel/0/rbctr_srbinp, /0, /usic/1/channel/0/ccr_aien, /1, /usic/1/channel/0/inpr_ainp, /1, /usic/1/channel/0/ccr_brgien, /0, /usic/1/channel/0/inpr_pinp, /2, /usic/1/channel/0/rbctr_rberien, /0, /usic/1/channel/0/rbctr_arbinp, /0, /usic/1/channel/0/ccr_tsien, /0, /usic/1/channel/0/inpr_tsinp, /0, /usic/1/channel/0/rbctr_arbien, /0, /usic/1/channel/0/tbctr_tberien, /0, /usic/1/channel/0/tbctr_atbinp, /0, /usic/1/channel/0/ccr_tbien, /0, /usic/1/channel/0/inpr_tbinp, /0, /usic/1/channel/0/ccr_rsien, /1, /usic/1/channel/0/ccr_dlien, /0, /usic/1/channel/0/tbctr_stbien, /0, /usic/1/channel/0/tbctr_stbinp, /0, /usic/1/channel/0/ccr_rien, /1, /usic/1/channel/0/inpr_rinp, /1, /usic/1/channel/0/rbctr_dptr, /0, /usic/1/channel/0/tbctr_dptr, /0, /usic/1/channel/0/rbctr_size, /0, /usic/1/channel/0/tbctr_size, /0, /usic/1/channel/1/dx0cr_dsel, /0, /usic/1/channel/1/ccr_hpcen, /0, /usic/1/channel/1/dx2cr_dsel, /0, /usic/1/channel/1/dx4cr_dsel, /0, /usic/1/channel/1/dx3cr_dsel, /0, /usic/1/channel/1/dx1cr_dsel, /0, /usic/1/channel/1/dx5cr_dsel, /0, /usic/1/channel/1/rbctr_srbien, /0, /usic/1/channel/1/rbctr_srbinp, /0, /usic/1/channel/1/ccr_aien, /0, /usic/1/channel/1/inpr_ainp, /0, /usic/1/channel/1/ccr_brgien, /0, /usic/1/channel/1/inpr_pinp, /0, /usic/1/channel/1/rbctr_rberien, /0, /usic/1/channel/1/rbctr_arbinp, /0, /usic/1/channel/1/ccr_tsien, /0, /usic/1/channel/1/inpr_tsinp, /0, /usic/1/channel/1/rbctr_arbien, /0, /usic/1/channel/1/tbctr_tberien, /0, /usic/1/channel/1/tbctr_atbinp, /0, /usic/1/channel/1/ccr_tbien, /0, /usic/1/channel/1/inpr_tbinp, /0, /usic/1/channel/1/ccr_rsien, /0, /usic/1/channel/1/ccr_dlien, /0, /usic/1/channel/1/tbctr_stbien, /0, /usic/1/channel/1/tbctr_stbinp, /0, /usic/1/channel/1/ccr_rien, /0, /usic/1/channel/1/inpr_rinp, /0, /usic/1/channel/1/rbctr_dptr, /0, /usic/1/channel/1/tbctr_dptr, /0, /usic/1/channel/1/rbctr_size, /0, /usic/1/channel/1/tbctr_size, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/63/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/62/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/61/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/60/iser_setena, /0, /cpu/0/nvic/interrupt/8/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/108/iser_setena, /0, /cpu/0/nvic/interrupt/109/iser_setena, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/77/iser_setena, /0, /cpu/0/nvic/interrupt/76/iser_setena, /0, /cpu/0/nvic/interrupt/79/iser_setena, /0, /cpu/0/nvic/interrupt/78/iser_setena, /0, /cpu/0/nvic/interrupt/42/iser_setena, /0, /cpu/0/nvic/interrupt/46/iser_setena, /0, /cpu/0/nvic/interrupt/45/iser_setena, /0, /cpu/0/nvic/interrupt/44/iser_setena, /0, /cpu/0/nvic/interrupt/43/iser_setena, /0, /cpu/0/nvic/interrupt/49/iser_setena, /0, /cpu/0/nvic/interrupt/48/iser_setena, /0, /cpu/0/nvic/interrupt/47/iser_setena, /0, /cpu/0/nvic/interrupt/51/iser_setena, /0, /cpu/0/nvic/interrupt/50/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/32/iser_setena, /0, /cpu/0/nvic/interrupt/33/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/89/iser_setena, /0, /cpu/0/nvic/interrupt/87/iser_setena, /0, /cpu/0/nvic/interrupt/88/iser_setena, /0, /cpu/0/nvic/interrupt/81/iser_setena, /0, /cpu/0/nvic/interrupt/82/iser_setena, /0, /cpu/0/nvic/interrupt/80/iser_setena, /0, /cpu/0/nvic/interrupt/85/iser_setena, /0, /cpu/0/nvic/interrupt/86/iser_setena, /0, /cpu/0/nvic/interrupt/83/iser_setena, /0, /cpu/0/nvic/interrupt/84/iser_setena, /0, /cpu/0/nvic/interrupt/90/iser_setena, /0, /cpu/0/nvic/interrupt/91/iser_setena, /0, /cpu/0/nvic/interrupt/92/iser_setena, /0, /cpu/0/nvic/interrupt/93/iser_setena, /0, /cpu/0/nvic/interrupt/94/iser_setena, /0, /cpu/0/nvic/interrupt/95/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/107/iser_setena, /0, /cpu/0/nvic/interrupt/106/iser_setena, /0, /cpu/0/nvic/interrupt/105/iser_setena, /1, /cpu/0/nvic/interrupt/104/iser_setena, /0, /cpu/0/nvic/interrupt/102/iser_setena, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /scu/0/gcu/interrupt/rtctick/nmireqen_pi, /0, /scu/0/hcu/hdcr_wkupsel, /0, /scu/0/hcu/hdcr_gpi0sel, /0, /scu/0/gcu/interrupt/prewarn/nmireqen_prwarn, /0, /scu/0/gcu/interrupt/rtcalarm/nmireqen_ai, /0, /scu/0/gcu/interrupt/erunmi/3/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/0/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/1/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/2/nmireqen_eru, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/0/ch/2/gchctr_resreg, /0, /vadc/0/group/0/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/2/gchctr_iclsel, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/0/ch/1/galias_alias1, /0, /vadc/0/group/0/ch/1/gchctr_resreg, /0, /vadc/0/group/0/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/1/gchctr_iclsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/ch/2/gchctr_resreg, /0, /vadc/0/group/1/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/2/gchctr_iclsel, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/4/gchctr_resreg, /0, /vadc/0/group/1/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/4/gchctr_iclsel, /0, /vadc/0/group/1/ch/5/gchctr_resreg, /0, /vadc/0/group/1/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/5/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/7/gchctr_resreg, /0, /vadc/0/group/1/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/7/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /can/0/mo/35/moipr_rxinp, /0, /can/0/mo/35/moipr_txinp, /0, /can/0/mo/34/moipr_rxinp, /0, /can/0/mo/34/moipr_txinp, /0, /can/0/mo/33/moipr_rxinp, /0, /can/0/mo/33/moipr_txinp, /0, /can/0/mo/32/moipr_rxinp, /0, /can/0/mo/32/moipr_txinp, /0, /can/0/mo/31/moipr_rxinp, /0, /can/0/mo/31/moipr_txinp, /0, /can/0/mo/30/moipr_rxinp, /0, /can/0/mo/30/moipr_txinp, /0, /can/0/mo/39/moipr_rxinp, /0, /can/0/mo/39/moipr_txinp, /0, /can/0/mo/38/moipr_rxinp, /0, /can/0/mo/38/moipr_txinp, /0, /can/0/mo/37/moipr_rxinp, /0, /can/0/mo/37/moipr_txinp, /0, /can/0/mo/36/moipr_rxinp, /0, /can/0/mo/36/moipr_txinp, /0, /can/0/mo/9/moipr_rxinp, /0, /can/0/mo/9/moipr_txinp, /0, /can/0/mo/60/moipr_rxinp, /0, /can/0/mo/60/moipr_txinp, /0, /can/0/mo/7/moipr_rxinp, /0, /can/0/mo/7/moipr_txinp, /0, /can/0/mo/8/moipr_rxinp, /0, /can/0/mo/8/moipr_txinp, /0, /can/0/mo/5/moipr_rxinp, /0, /can/0/mo/5/moipr_txinp, /0, /can/0/mo/6/moipr_rxinp, /0, /can/0/mo/6/moipr_txinp, /0, /can/0/mo/22/moipr_rxinp, /0, /can/0/mo/22/moipr_txinp, /0, /can/0/mo/21/moipr_rxinp, /0, /can/0/mo/21/moipr_txinp, /0, /can/0/mo/24/moipr_rxinp, /0, /can/0/mo/24/moipr_txinp, /0, /can/0/mo/23/moipr_rxinp, /0, /can/0/mo/23/moipr_txinp, /0, /can/0/node/0/npcr_rxsel, /0, /can/0/node/0/nipr_cfcinp, /0, /can/0/node/0/nipr_lecinp, /0, /can/0/node/0/nipr_alinp, /0, /can/0/node/0/nipr_trinp, /0, /can/0/node/1/npcr_rxsel, /0, /can/0/node/1/nipr_cfcinp, /0, /can/0/node/1/nipr_lecinp, /0, /can/0/node/1/nipr_alinp, /0, /can/0/node/1/nipr_trinp, /0, /can/0/mo/20/moipr_rxinp, /0, /can/0/mo/20/moipr_txinp, /0, /can/0/mo/29/moipr_rxinp, /0, /can/0/mo/29/moipr_txinp, /0, /can/0/mo/61/moipr_rxinp, /0, /can/0/mo/61/moipr_txinp, /0, /can/0/mo/26/moipr_rxinp, /0, /can/0/mo/26/moipr_txinp, /0, /can/0/mo/25/moipr_rxinp, /0, /can/0/mo/25/moipr_txinp, /0, /can/0/mo/62/moipr_rxinp, /0, /can/0/mo/62/moipr_txinp, /0, /can/0/mo/28/moipr_rxinp, /0, /can/0/mo/28/moipr_txinp, /0, /can/0/mo/63/moipr_rxinp, /0, /can/0/mo/63/moipr_txinp, /0, /can/0/mo/27/moipr_rxinp, /0, /can/0/mo/27/moipr_txinp, /0, /can/0/mo/58/moipr_rxinp, /0, /can/0/mo/58/moipr_txinp, /0, /can/0/mo/59/moipr_rxinp, /0, /can/0/mo/59/moipr_txinp, /0, /can/0/mo/0/moipr_rxinp, /0, /can/0/mo/0/moipr_txinp, /0, /can/0/mo/13/moipr_rxinp, /0, /can/0/mo/13/moipr_txinp, /0, /can/0/mo/1/moipr_rxinp, /0, /can/0/mo/1/moipr_txinp, /0, /can/0/mo/2/moipr_rxinp, /0, /can/0/mo/2/moipr_txinp, /0, /can/0/mo/12/moipr_rxinp, /0, /can/0/mo/12/moipr_txinp, /0, /can/0/mo/3/moipr_rxinp, /0, /can/0/mo/3/moipr_txinp, /0, /can/0/mo/11/moipr_rxinp, /0, /can/0/mo/11/moipr_txinp, /0, /can/0/mo/4/moipr_rxinp, /0, /can/0/mo/4/moipr_txinp, /0, /can/0/mo/10/moipr_rxinp, /0, /can/0/mo/10/moipr_txinp, /0, /can/0/mo/17/moipr_rxinp, /0, /can/0/mo/17/moipr_txinp, /0, /can/0/mo/52/moipr_rxinp, /0, /can/0/mo/52/moipr_txinp, /0, /can/0/mo/16/moipr_rxinp, /0, /can/0/mo/16/moipr_txinp, /0, /can/0/mo/53/moipr_rxinp, /0, /can/0/mo/53/moipr_txinp, /0, /can/0/mo/50/moipr_rxinp, /0, /can/0/mo/50/moipr_txinp, /0, /can/0/mo/15/moipr_rxinp, /0, /can/0/mo/15/moipr_txinp, /0, /can/0/mo/51/moipr_rxinp, /0, /can/0/mo/51/moipr_txinp, /0, /can/0/mo/14/moipr_rxinp, /0, /can/0/mo/14/moipr_txinp, /0, /can/0/mo/56/moipr_rxinp, /0, /can/0/mo/56/moipr_txinp, /0, /can/0/mo/57/moipr_rxinp, /0, /can/0/mo/57/moipr_txinp, /0, /can/0/mo/54/moipr_rxinp, /0, /can/0/mo/54/moipr_txinp, /0, /can/0/mo/19/moipr_rxinp, /0, /can/0/mo/19/moipr_txinp, /0, /can/0/mo/18/moipr_rxinp, /0, /can/0/mo/18/moipr_txinp, /0, /can/0/mo/55/moipr_rxinp, /0, /can/0/mo/55/moipr_txinp, /0, /can/0/mo/47/moipr_rxinp, /0, /can/0/mo/47/moipr_txinp, /0, /can/0/mo/48/moipr_rxinp, /0, /can/0/mo/48/moipr_txinp, /0, /can/0/mo/49/moipr_rxinp, /0, /can/0/mo/49/moipr_txinp, /0, /can/0/mo/40/moipr_rxinp, /0, /can/0/mo/40/moipr_txinp, /0, /can/0/mo/41/moipr_rxinp, /0, /can/0/mo/41/moipr_txinp, /0, /can/0/mo/42/moipr_rxinp, /0, /can/0/mo/42/moipr_txinp, /0, /can/0/mo/43/moipr_rxinp, /0, /can/0/mo/43/moipr_txinp, /0, /can/0/mo/44/moipr_rxinp, /0, /can/0/mo/44/moipr_txinp, /0, /can/0/mo/45/moipr_rxinp, /0, /can/0/mo/45/moipr_txinp, /0, /can/0/mo/46/moipr_rxinp, /0, /can/0/mo/46/moipr_txinp, /0, /cpu/0/nvic/interrupt/103/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0]


Dec 30, 2025 11:59:55 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Dec 30 11:59:55 GMT+08:00 2025


Dec 30, 2025 11:59:55 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
uri([dma8,0,ch,2],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
uri([dlr,0,ch,0],'dma_ch$0690161919$1'),
reserved([DMA_CH2sv0,0,DMA_CH2sv1,_],'dma_ch$0295942482$2'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
signal('dma_ch$0295942482$2',dma_int,'dma_ch$0295942482$2$dma_int'),
signal('dma_ch$0295942482$2',src_req,'dma_ch$0295942482$2$src_req'),
signal('dma_ch$0295942482$2',dest_req,'dma_ch$0295942482$2$dest_req'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$0295942482$2$dma_int','global_dma$01504023790$0$signal_in',1),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
uri_element_range(DMA_CH2sv0,[dma4, dma8]),
uri_element_range(DMA_CH2sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 11:59:55 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 187


Dec 30, 2025 11:59:55 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/trap/0/ulpwdg, /clock_xmc4$01047137491$0, /scu/0/clkctrl/0/wdt, /clock_xmc4$01551372375$0, /scu/0/clkctrl/0/usb, /clock_xmc4$01551373850$0, /scu/0/clkctrl/0/sys, /clock_xmc4$01551375569$0, /scu/0/clkctrl/0/pll, /clock_xmc4$01551378862$0, /scu/0/clkctrl/0/sdmmc, /clock_xmc4$01551381723$0, /scu/0/clkctrl/0/cpu, /clock_xmc4$01551391222$0, /scu/0/clkctrl/0/ccu, /clock_xmc4$01551391625$0, /scu/0/trap/0/usbvcolock, /clock_xmc4$0261647995$0, /scu/0/pwrctrl/0/hibernate, /clock_xmc4$0778278092$0, /scu/0/trap/0/sysoscwd, /clock_xmc4$1091210735$0, /scu/0/rtcclksel, /clock_xmc4$1142722683$0, /scu/0/trap/0/sysvcolock, /clock_xmc4$1586947406$0, /scu/0/clkctrl/0/perbridge, /clock_xmc4$494804424$0, /debug_port/0/pad/0, /cpu_ctrl_xmc4$01540614004$0, /debug_port/0/pad/1, /cpu_ctrl_xmc4$01540614322$0, /cpu/0/exception/nmi, /cpu_ctrl_xmc4$01637679009$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc4$0571328980$0, /cpu/0/exception/busfault, /cpu_ctrl_xmc4$1763234541$0, /cpu/0/exception/memmanage, /cpu_ctrl_xmc4$1768468879$0, /cpu/0/exception/usagefault, /cpu_ctrl_xmc4$1814460844$0, /cpu/0/debug, /cpu_ctrl_xmc4$1964564605$0, /p/0/pad/2, /digital_io$01383135420$0, /p/1/pad/11, /digital_io$01893669597$1, /devicepackage/0/72, /digital_io$02001255827$1, /p/1/pad/4, /digital_io$1890763522$2, /devicepackage/0/75, /digital_io$255655180$2, /devicepackage/0/100, /digital_io$36800462$0, /dma8/0/ch/4, /dma_ch$0295942482$2, /dma8/0/ch/2, /dma_ch$0425025201$1, /dma8/0/ch/5, /dma_ch$0554107920$0, /dlr/0/ch/0, /dma_ch$0690161919$1, /dlr/0/ch/3, /dma_ch$1048731388$0, /cpu/0/nvic/interrupt/105, /global_dma$01504023790$0, /p/0/pad/4, /spi_master$01389259345$0, /p/0/pad/5, /spi_master$01389259346$0, /devicepackage/0/98, /spi_master$01515434203$0, /devicepackage/0/97, /spi_master$01515434204$0, /dlr/0/ch/5, /spi_master$02067065651$0, /dlr/0/ch/2, /spi_master$02067065713$0, /dma8/0/ch_adv/1, /spi_master$0259907585$0, /dma8/0/ch_adv/0, /spi_master$0259907647$0, /usic/1/channel/0, /spi_master$502965524$0, /p/0/pad/11, /spi_master$562750778$0, /devicepackage/0/95, /spi_master$946297476$0]


Dec 30, 2025 11:59:55 AM java.util.logging.LogManager$RootLogger log
INFO: [/hcu_port/0/pad/0/hdcr_hibioxsel_oe, /1, /hcu_port/0/pad/0/hdcr_hibioxsel_pcr, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_oe, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_pcr, /0, /p/5/pad/7/iocr_pcr, /0, /p/5/pad/7/iocr_oe, /0, /p/5/pad/7/hwsel_hw, /0, /p/5/pad/6/iocr_pcr, /0, /p/5/pad/6/iocr_oe, /0, /p/5/pad/6/hwsel_hw, /0, /p/5/pad/9/iocr_pcr, /0, /p/5/pad/9/iocr_oe, /0, /p/5/pad/9/hwsel_hw, /0, /p/5/pad/8/iocr_pcr, /0, /p/5/pad/8/iocr_oe, /0, /p/5/pad/8/hwsel_hw, /0, /p/5/pad/3/iocr_pcr, /0, /p/5/pad/3/iocr_oe, /0, /p/5/pad/3/hwsel_hw, /0, /p/5/pad/2/iocr_pcr, /0, /p/5/pad/2/iocr_oe, /0, /p/5/pad/2/hwsel_hw, /0, /p/5/pad/5/iocr_pcr, /0, /p/5/pad/5/iocr_oe, /0, /p/5/pad/5/hwsel_hw, /0, /p/5/pad/4/iocr_pcr, /0, /p/5/pad/4/iocr_oe, /0, /p/5/pad/4/hwsel_hw, /0, /p/5/pad/11/iocr_pcr, /0, /p/5/pad/11/iocr_oe, /0, /p/5/pad/11/hwsel_hw, /0, /p/5/pad/1/iocr_pcr, /0, /p/5/pad/1/iocr_oe, /0, /p/5/pad/1/hwsel_hw, /0, /p/5/pad/10/iocr_pcr, /0, /p/5/pad/10/iocr_oe, /0, /p/5/pad/10/hwsel_hw, /0, /p/5/pad/0/iocr_pcr, /0, /p/5/pad/0/iocr_oe, /0, /p/5/pad/0/hwsel_hw, /0, /p/15/pad/12/iocr_oe, /0, /p/15/pad/12/pdisc_pdis, /1, /p/15/pad/13/iocr_oe, /0, /p/15/pad/13/pdisc_pdis, /1, /p/15/pad/2/iocr_oe, /0, /p/15/pad/2/pdisc_pdis, /1, /p/15/pad/14/iocr_oe, /0, /p/15/pad/14/pdisc_pdis, /1, /p/15/pad/15/iocr_oe, /0, /p/15/pad/15/pdisc_pdis, /1, /p/15/pad/9/iocr_oe, /0, /p/15/pad/9/pdisc_pdis, /1, /p/15/pad/7/iocr_oe, /0, /p/15/pad/7/pdisc_pdis, /1, /p/15/pad/8/iocr_oe, /0, /p/15/pad/8/pdisc_pdis, /1, /p/15/pad/5/iocr_oe, /0, /p/15/pad/5/pdisc_pdis, /0, /p/15/pad/6/iocr_oe, /0, /p/15/pad/6/pdisc_pdis, /1, /p/15/pad/3/iocr_oe, /0, /p/15/pad/3/pdisc_pdis, /1, /p/15/pad/4/iocr_oe, /0, /p/15/pad/4/pdisc_pdis, /0, /eru/1/ers_etl/1/exisel_exsxb, /0, /eru/1/ers_etl/1/exicon_pe, /0, /eru/1/ers_etl/1/exicon_ocs, /0, /eru/1/ers_etl/1/exisel_exsxa, /0, /eru/1/ers_etl/0/exisel_exsxb, /0, /eru/1/ers_etl/0/exicon_pe, /0, /eru/1/ers_etl/0/exicon_ocs, /0, /eru/1/ers_etl/0/exisel_exsxa, /0, /eru/1/ogu/0/exocon_iss, /0, /eru/1/ogu/0/exocon_ipen1, /0, /eru/1/ogu/0/exocon_ipen2, /0, /eru/1/ogu/0/exocon_ipen0, /0, /eru/1/ogu/0/exocon_ipen3, /0, /eru/1/ogu/3/exocon_iss, /0, /eru/1/ogu/3/exocon_ipen1, /0, /eru/1/ogu/3/exocon_ipen2, /0, /eru/1/ogu/3/exocon_ipen0, /0, /eru/1/ogu/3/exocon_ipen3, /0, /eru/1/ogu/2/exocon_iss, /0, /eru/1/ogu/2/exocon_ipen1, /0, /eru/1/ogu/2/exocon_ipen2, /0, /eru/1/ogu/2/exocon_ipen0, /0, /eru/1/ogu/2/exocon_ipen3, /0, /eru/1/ogu/1/exocon_iss, /0, /eru/1/ogu/1/exocon_ipen1, /0, /eru/1/ogu/1/exocon_ipen2, /0, /eru/1/ogu/1/exocon_ipen0, /0, /eru/1/ogu/1/exocon_ipen3, /0, /eru/1/ers_etl/3/exisel_exsxb, /0, /eru/1/ers_etl/3/exicon_pe, /0, /eru/1/ers_etl/3/exicon_ocs, /0, /eru/1/ers_etl/3/exisel_exsxa, /0, /eru/1/ers_etl/2/exisel_exsxb, /0, /eru/1/ers_etl/2/exicon_pe, /0, /eru/1/ers_etl/2/exicon_ocs, /0, /eru/1/ers_etl/2/exisel_exsxa, /0, /dac/0/slice/1/cfg1_trigsel, /0, /dac/0/slice/0/cfg1_trigsel, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /p/4/pad/6/iocr_pcr, /0, /p/4/pad/6/iocr_oe, /0, /p/4/pad/6/hwsel_hw, /0, /p/4/pad/5/iocr_pcr, /0, /p/4/pad/5/iocr_oe, /0, /p/4/pad/5/hwsel_hw, /0, /p/4/pad/4/iocr_pcr, /0, /p/4/pad/4/iocr_oe, /0, /p/4/pad/4/hwsel_hw, /0, /p/4/pad/3/iocr_pcr, /0, /p/4/pad/3/iocr_oe, /0, /p/4/pad/3/hwsel_hw, /0, /p/4/pad/7/iocr_pcr, /0, /p/4/pad/7/iocr_oe, /0, /p/4/pad/7/hwsel_hw, /0, /p/4/pad/2/iocr_pcr, /0, /p/4/pad/2/iocr_oe, /0, /p/4/pad/2/hwsel_hw, /0, /p/4/pad/1/iocr_pcr, /0, /p/4/pad/1/iocr_oe, /0, /p/4/pad/1/hwsel_hw, /0, /p/4/pad/0/iocr_pcr, /0, /p/4/pad/0/iocr_oe, /0, /p/4/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /0, /p/1/pad/5/iocr_oe, /0, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /1, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/9/iocr_pcr, /0, /p/1/pad/9/iocr_oe, /0, /p/1/pad/9/hwsel_hw, /0, /p/1/pad/8/iocr_pcr, /0, /p/1/pad/8/iocr_oe, /0, /p/1/pad/8/hwsel_hw, /0, /p/1/pad/7/iocr_pcr, /0, /p/1/pad/7/iocr_oe, /0, /p/1/pad/7/hwsel_hw, /0, /p/1/pad/6/iocr_pcr, /0, /p/1/pad/6/iocr_oe, /0, /p/1/pad/6/hwsel_hw, /0, /p/1/pad/12/iocr_pcr, /0, /p/1/pad/12/iocr_oe, /0, /p/1/pad/12/hwsel_hw, /0, /p/1/pad/11/iocr_pcr, /0, /p/1/pad/11/iocr_oe, /1, /p/1/pad/11/hwsel_hw, /0, /p/1/pad/10/iocr_pcr, /0, /p/1/pad/10/iocr_oe, /0, /p/1/pad/10/hwsel_hw, /0, /p/1/pad/15/iocr_pcr, /0, /p/1/pad/15/iocr_oe, /0, /p/1/pad/15/hwsel_hw, /0, /p/1/pad/13/iocr_pcr, /0, /p/1/pad/13/iocr_oe, /0, /p/1/pad/13/hwsel_hw, /0, /p/1/pad/14/iocr_pcr, /0, /p/1/pad/14/iocr_oe, /0, /p/1/pad/14/hwsel_hw, /0, /p/14/pad/15/iocr_oe, /0, /p/14/pad/15/pdisc_pdis, /1, /p/14/pad/12/iocr_oe, /0, /p/14/pad/12/pdisc_pdis, /1, /p/14/pad/1/iocr_oe, /0, /p/14/pad/1/pdisc_pdis, /1, /p/14/pad/0/iocr_oe, /0, /p/14/pad/0/pdisc_pdis, /1, /p/14/pad/14/iocr_oe, /0, /p/14/pad/14/pdisc_pdis, /1, /p/14/pad/3/iocr_oe, /0, /p/14/pad/3/pdisc_pdis, /1, /p/14/pad/2/iocr_oe, /0, /p/14/pad/2/pdisc_pdis, /1, /p/14/pad/13/iocr_oe, /0, /p/14/pad/13/pdisc_pdis, /1, /p/14/pad/7/iocr_oe, /0, /p/14/pad/7/pdisc_pdis, /1, /p/14/pad/6/iocr_oe, /0, /p/14/pad/6/pdisc_pdis, /1, /p/14/pad/5/iocr_oe, /0, /p/14/pad/5/pdisc_pdis, /1, /p/14/pad/4/iocr_oe, /0, /p/14/pad/4/pdisc_pdis, /1, /p/14/pad/9/iocr_oe, /0, /p/14/pad/9/pdisc_pdis, /1, /p/14/pad/8/iocr_oe, /0, /p/14/pad/8/pdisc_pdis, /1, /p/3/pad/11/iocr_pcr, /0, /p/3/pad/11/iocr_oe, /0, /p/3/pad/11/hwsel_hw, /0, /p/3/pad/12/iocr_pcr, /0, /p/3/pad/12/iocr_oe, /0, /p/3/pad/12/hwsel_hw, /0, /p/3/pad/13/iocr_pcr, /0, /p/3/pad/13/iocr_oe, /0, /p/3/pad/13/hwsel_hw, /0, /p/3/pad/14/iocr_pcr, /0, /p/3/pad/14/iocr_oe, /0, /p/3/pad/14/hwsel_hw, /0, /p/3/pad/10/iocr_pcr, /0, /p/3/pad/10/iocr_oe, /0, /p/3/pad/10/hwsel_hw, /0, /p/3/pad/1/iocr_pcr, /0, /p/3/pad/1/iocr_oe, /0, /p/3/pad/1/hwsel_hw, /0, /p/3/pad/0/iocr_pcr, /0, /p/3/pad/0/iocr_oe, /0, /p/3/pad/0/hwsel_hw, /0, /p/3/pad/3/iocr_pcr, /0, /p/3/pad/3/iocr_oe, /0, /p/3/pad/3/hwsel_hw, /0, /p/3/pad/2/iocr_pcr, /0, /p/3/pad/2/iocr_oe, /0, /p/3/pad/2/hwsel_hw, /0, /p/3/pad/5/iocr_pcr, /0, /p/3/pad/5/iocr_oe, /0, /p/3/pad/5/hwsel_hw, /0, /p/3/pad/4/iocr_pcr, /0, /p/3/pad/4/iocr_oe, /0, /p/3/pad/4/hwsel_hw, /0, /p/3/pad/7/iocr_pcr, /0, /p/3/pad/7/iocr_oe, /0, /p/3/pad/7/hwsel_hw, /0, /p/3/pad/6/iocr_pcr, /0, /p/3/pad/6/iocr_oe, /0, /p/3/pad/6/hwsel_hw, /0, /p/3/pad/9/iocr_pcr, /0, /p/3/pad/9/iocr_oe, /0, /p/3/pad/9/hwsel_hw, /0, /p/3/pad/15/iocr_pcr, /0, /p/3/pad/15/iocr_oe, /0, /p/3/pad/15/hwsel_hw, /0, /p/3/pad/8/iocr_pcr, /0, /p/3/pad/8/iocr_oe, /0, /p/3/pad/8/hwsel_hw, /0, /p/6/pad/0/iocr_pcr, /0, /p/6/pad/0/iocr_oe, /0, /p/6/pad/0/hwsel_hw, /0, /p/6/pad/4/iocr_pcr, /0, /p/6/pad/4/iocr_oe, /0, /p/6/pad/4/hwsel_hw, /0, /p/6/pad/3/iocr_pcr, /0, /p/6/pad/3/iocr_oe, /0, /p/6/pad/3/hwsel_hw, /0, /p/6/pad/2/iocr_pcr, /0, /p/6/pad/2/iocr_oe, /0, /p/6/pad/2/hwsel_hw, /0, /p/6/pad/1/iocr_pcr, /0, /p/6/pad/1/iocr_oe, /0, /p/6/pad/1/hwsel_hw, /0, /p/6/pad/6/iocr_pcr, /0, /p/6/pad/6/iocr_oe, /0, /p/6/pad/6/hwsel_hw, /0, /p/6/pad/5/iocr_pcr, /0, /p/6/pad/5/iocr_oe, /0, /p/6/pad/5/hwsel_hw, /0, /p/2/pad/12/iocr_pcr, /0, /p/2/pad/12/iocr_oe, /0, /p/2/pad/12/hwsel_hw, /0, /p/2/pad/13/iocr_pcr, /0, /p/2/pad/13/iocr_oe, /0, /p/2/pad/13/hwsel_hw, /0, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/hwsel_hw, /0, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/15/iocr_pcr, /0, /p/2/pad/15/iocr_oe, /0, /p/2/pad/15/hwsel_hw, /0, /p/2/pad/14/iocr_pcr, /0, /p/2/pad/14/iocr_oe, /0, /p/2/pad/14/hwsel_hw, /0, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /0, /p/0/pad/2/iocr_oe, /1, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /2, /p/0/pad/5/iocr_oe, /1, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /1, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /1, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /2, /p/0/pad/11/iocr_oe, /1, /p/0/pad/11/hwsel_hw, /0, /eth/0/eth/con_rxd1, /0, /eth/0/eth/con_rxd0, /0, /eth/0/eth/con_crs_dv, /0, /eth/0/eth/con_rmii, /0, /eth/0/eth/con_mdio, /0, /eth/0/eth/con_col, /0, /eth/0/eth/con_rxer, /0, /eth/0/eth/con_clk_tx, /0, /eth/0/eth/con_rxd3, /0, /eth/0/eth/con_rxd2, /0, /eth/0/eth/con_crs, /0, /ecat/0/ecat/con_conp0_rxd1, /0, /ecat/0/ecat/con_conp0_rxd0, /0, /ecat/0/ecat/con_conp0_rxd2, /0, /ecat/0/ecat/con_conp0_rxd3, /0, /ecat/0/ecat/con_conp1_link, /0, /ecat/0/ecat/con_conp1_rx_err, /0, /ecat/0/ecat/con_con_latchin1sel, /0, /ecat/0/ecat/con_con_latchin0sel, /0, /ecat/0/ecat/con_conp0_rx_err, /0, /ecat/0/ecat/con_conp0_link, /0, /ecat/0/ecat/con_conp0_rx_dv, /0, /ecat/0/ecat/con_conp0_rx_clk, /0, /ecat/0/ecat/con_conp0_tx_clk, /0, /ecat/0/ecat/con_conp1_rxd3, /0, /ecat/0/ecat/con_conp1_rxd1, /0, /ecat/0/ecat/con_conp1_rx_clk, /0, /ecat/0/ecat/con_conp1_rxd2, /0, /ecat/0/ecat/con_conp1_rx_dv, /0, /ecat/0/ecat/con_conp1_rxd0, /0, /ecat/0/ecat/con_conp1_tx_clk, /0, /ecat/0/ecat/con_con_mdio, /0, /dlr/0/ch/10/srsel_rs, /0, /dlr/0/ch/2/srsel_rs, /12, /dlr/0/ch/3/srsel_rs, /0, /dlr/0/ch/0/srsel_rs, /0, /dlr/0/ch/11/srsel_rs, /0, /dlr/0/ch/1/srsel_rs, /0, /dlr/0/ch/6/srsel_rs, /0, /dlr/0/ch/7/srsel_rs, /0, /dlr/0/ch/4/srsel_rs, /0, /dlr/0/ch/5/srsel_rs, /11, /dlr/0/ch/8/srsel_rs, /0, /dlr/0/ch/9/srsel_rs, /0, /ccu4/1/cc4/3/ins_ev1is, /0, /ccu4/1/cc4/3/ins_ev2is, /0, /ccu4/1/cc4/3/ins_ev0is, /0, /ccu4/1/cc4/3/srs_e1sr, /0, /ccu4/1/cc4/3/srs_e2sr, /0, /ccu4/1/cc4/3/srs_e0sr, /0, /ccu4/1/cc4/3/cmc_tce, /0, /ccu4/1/cc4/3/srs_cmsr, /0, /ccu4/1/cc4/3/srs_posr, /0, /ccu4/1/cc4/1/ins_ev1is, /0, /ccu4/1/cc4/1/ins_ev2is, /0, /ccu4/1/cc4/1/ins_ev0is, /0, /ccu4/1/cc4/1/srs_e1sr, /0, /ccu4/1/cc4/1/srs_e2sr, /0, /ccu4/1/cc4/1/srs_e0sr, /0, /ccu4/1/cc4/1/cmc_tce, /0, /ccu4/1/cc4/1/srs_cmsr, /0, /ccu4/1/cc4/1/srs_posr, /0, /ccu4/1/cc4/2/ins_ev1is, /0, /ccu4/1/cc4/2/ins_ev2is, /0, /ccu4/1/cc4/2/ins_ev0is, /0, /ccu4/1/cc4/2/srs_e1sr, /0, /ccu4/1/cc4/2/srs_e2sr, /0, /ccu4/1/cc4/2/srs_e0sr, /0, /ccu4/1/cc4/2/cmc_tce, /0, /ccu4/1/cc4/2/srs_cmsr, /0, /ccu4/1/cc4/2/srs_posr, /0, /ccu4/1/global/gctrl_pcis, /0, /ccu4/1/cc4/0/ins_ev1is, /0, /ccu4/1/cc4/0/ins_ev2is, /0, /ccu4/1/cc4/0/ins_ev0is, /0, /ccu4/1/cc4/0/srs_e1sr, /0, /ccu4/1/cc4/0/srs_e2sr, /0, /ccu4/1/cc4/0/srs_e0sr, /0, /ccu4/1/cc4/0/srs_cmsr, /0, /ccu4/1/cc4/0/srs_posr, /0, /dma8/0/ch_adv/0/cfgh_src_per, /2, /dma8/0/ch_adv/0/cfgh_dest_per, /0, /dma8/0/ch_adv/1/cfgh_src_per, /0, /dma8/0/ch_adv/1/cfgh_dest_per, /5, /dma8/0/ch/5/cfgh_src_per, /3, /dma8/0/ch/5/cfgh_dest_per, /0, /dma8/0/ch/4/cfgh_src_per, /0, /dma8/0/ch/4/cfgh_dest_per, /0, /dma8/0/ch/3/cfgh_src_per, /0, /dma8/0/ch/3/cfgh_dest_per, /0, /dma8/0/ch/2/cfgh_src_per, /0, /dma8/0/ch/2/cfgh_dest_per, /0, /dma8/0/ch/6/cfgh_src_per, /0, /dma8/0/ch/6/cfgh_dest_per, /0, /dma8/0/ch/7/cfgh_src_per, /0, /dma8/0/ch/7/cfgh_dest_per, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_posr, /0, /usic/1/channel/0/dx0cr_dsel, /0, /usic/1/channel/0/ccr_hpcen, /0, /usic/1/channel/0/dx2cr_dsel, /0, /usic/1/channel/0/dx4cr_dsel, /0, /usic/1/channel/0/dx3cr_dsel, /0, /usic/1/channel/0/dx1cr_dsel, /0, /usic/1/channel/0/dx5cr_dsel, /0, /usic/1/channel/0/rbctr_srbien, /0, /usic/1/channel/0/rbctr_srbinp, /0, /usic/1/channel/0/ccr_aien, /1, /usic/1/channel/0/inpr_ainp, /1, /usic/1/channel/0/ccr_brgien, /0, /usic/1/channel/0/inpr_pinp, /2, /usic/1/channel/0/rbctr_rberien, /0, /usic/1/channel/0/rbctr_arbinp, /0, /usic/1/channel/0/ccr_tsien, /0, /usic/1/channel/0/inpr_tsinp, /0, /usic/1/channel/0/rbctr_arbien, /0, /usic/1/channel/0/tbctr_tberien, /0, /usic/1/channel/0/tbctr_atbinp, /0, /usic/1/channel/0/ccr_tbien, /0, /usic/1/channel/0/inpr_tbinp, /0, /usic/1/channel/0/ccr_rsien, /1, /usic/1/channel/0/ccr_dlien, /0, /usic/1/channel/0/tbctr_stbien, /0, /usic/1/channel/0/tbctr_stbinp, /0, /usic/1/channel/0/ccr_rien, /1, /usic/1/channel/0/inpr_rinp, /1, /usic/1/channel/0/rbctr_dptr, /0, /usic/1/channel/0/tbctr_dptr, /0, /usic/1/channel/0/rbctr_size, /0, /usic/1/channel/0/tbctr_size, /0, /usic/1/channel/1/dx0cr_dsel, /0, /usic/1/channel/1/ccr_hpcen, /0, /usic/1/channel/1/dx2cr_dsel, /0, /usic/1/channel/1/dx4cr_dsel, /0, /usic/1/channel/1/dx3cr_dsel, /0, /usic/1/channel/1/dx1cr_dsel, /0, /usic/1/channel/1/dx5cr_dsel, /0, /usic/1/channel/1/rbctr_srbien, /0, /usic/1/channel/1/rbctr_srbinp, /0, /usic/1/channel/1/ccr_aien, /0, /usic/1/channel/1/inpr_ainp, /0, /usic/1/channel/1/ccr_brgien, /0, /usic/1/channel/1/inpr_pinp, /0, /usic/1/channel/1/rbctr_rberien, /0, /usic/1/channel/1/rbctr_arbinp, /0, /usic/1/channel/1/ccr_tsien, /0, /usic/1/channel/1/inpr_tsinp, /0, /usic/1/channel/1/rbctr_arbien, /0, /usic/1/channel/1/tbctr_tberien, /0, /usic/1/channel/1/tbctr_atbinp, /0, /usic/1/channel/1/ccr_tbien, /0, /usic/1/channel/1/inpr_tbinp, /0, /usic/1/channel/1/ccr_rsien, /0, /usic/1/channel/1/ccr_dlien, /0, /usic/1/channel/1/tbctr_stbien, /0, /usic/1/channel/1/tbctr_stbinp, /0, /usic/1/channel/1/ccr_rien, /0, /usic/1/channel/1/inpr_rinp, /0, /usic/1/channel/1/rbctr_dptr, /0, /usic/1/channel/1/tbctr_dptr, /0, /usic/1/channel/1/rbctr_size, /0, /usic/1/channel/1/tbctr_size, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/63/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/62/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/61/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/60/iser_setena, /0, /cpu/0/nvic/interrupt/8/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/108/iser_setena, /0, /cpu/0/nvic/interrupt/109/iser_setena, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/77/iser_setena, /0, /cpu/0/nvic/interrupt/76/iser_setena, /0, /cpu/0/nvic/interrupt/79/iser_setena, /0, /cpu/0/nvic/interrupt/78/iser_setena, /0, /cpu/0/nvic/interrupt/42/iser_setena, /0, /cpu/0/nvic/interrupt/46/iser_setena, /0, /cpu/0/nvic/interrupt/45/iser_setena, /0, /cpu/0/nvic/interrupt/44/iser_setena, /0, /cpu/0/nvic/interrupt/43/iser_setena, /0, /cpu/0/nvic/interrupt/49/iser_setena, /0, /cpu/0/nvic/interrupt/48/iser_setena, /0, /cpu/0/nvic/interrupt/47/iser_setena, /0, /cpu/0/nvic/interrupt/51/iser_setena, /0, /cpu/0/nvic/interrupt/50/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/32/iser_setena, /0, /cpu/0/nvic/interrupt/33/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/89/iser_setena, /0, /cpu/0/nvic/interrupt/87/iser_setena, /0, /cpu/0/nvic/interrupt/88/iser_setena, /0, /cpu/0/nvic/interrupt/81/iser_setena, /0, /cpu/0/nvic/interrupt/82/iser_setena, /0, /cpu/0/nvic/interrupt/80/iser_setena, /0, /cpu/0/nvic/interrupt/85/iser_setena, /0, /cpu/0/nvic/interrupt/86/iser_setena, /0, /cpu/0/nvic/interrupt/83/iser_setena, /0, /cpu/0/nvic/interrupt/84/iser_setena, /0, /cpu/0/nvic/interrupt/90/iser_setena, /0, /cpu/0/nvic/interrupt/91/iser_setena, /0, /cpu/0/nvic/interrupt/92/iser_setena, /0, /cpu/0/nvic/interrupt/93/iser_setena, /0, /cpu/0/nvic/interrupt/94/iser_setena, /0, /cpu/0/nvic/interrupt/95/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/107/iser_setena, /0, /cpu/0/nvic/interrupt/106/iser_setena, /0, /cpu/0/nvic/interrupt/105/iser_setena, /1, /cpu/0/nvic/interrupt/104/iser_setena, /0, /cpu/0/nvic/interrupt/102/iser_setena, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /scu/0/gcu/interrupt/rtctick/nmireqen_pi, /0, /scu/0/hcu/hdcr_wkupsel, /0, /scu/0/hcu/hdcr_gpi0sel, /0, /scu/0/gcu/interrupt/prewarn/nmireqen_prwarn, /0, /scu/0/gcu/interrupt/rtcalarm/nmireqen_ai, /0, /scu/0/gcu/interrupt/erunmi/3/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/0/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/1/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/2/nmireqen_eru, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/0/ch/2/gchctr_resreg, /0, /vadc/0/group/0/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/2/gchctr_iclsel, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/0/ch/1/galias_alias1, /0, /vadc/0/group/0/ch/1/gchctr_resreg, /0, /vadc/0/group/0/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/1/gchctr_iclsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/ch/2/gchctr_resreg, /0, /vadc/0/group/1/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/2/gchctr_iclsel, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/4/gchctr_resreg, /0, /vadc/0/group/1/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/4/gchctr_iclsel, /0, /vadc/0/group/1/ch/5/gchctr_resreg, /0, /vadc/0/group/1/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/5/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/7/gchctr_resreg, /0, /vadc/0/group/1/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/7/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /can/0/mo/35/moipr_rxinp, /0, /can/0/mo/35/moipr_txinp, /0, /can/0/mo/34/moipr_rxinp, /0, /can/0/mo/34/moipr_txinp, /0, /can/0/mo/33/moipr_rxinp, /0, /can/0/mo/33/moipr_txinp, /0, /can/0/mo/32/moipr_rxinp, /0, /can/0/mo/32/moipr_txinp, /0, /can/0/mo/31/moipr_rxinp, /0, /can/0/mo/31/moipr_txinp, /0, /can/0/mo/30/moipr_rxinp, /0, /can/0/mo/30/moipr_txinp, /0, /can/0/mo/39/moipr_rxinp, /0, /can/0/mo/39/moipr_txinp, /0, /can/0/mo/38/moipr_rxinp, /0, /can/0/mo/38/moipr_txinp, /0, /can/0/mo/37/moipr_rxinp, /0, /can/0/mo/37/moipr_txinp, /0, /can/0/mo/36/moipr_rxinp, /0, /can/0/mo/36/moipr_txinp, /0, /can/0/mo/9/moipr_rxinp, /0, /can/0/mo/9/moipr_txinp, /0, /can/0/mo/60/moipr_rxinp, /0, /can/0/mo/60/moipr_txinp, /0, /can/0/mo/7/moipr_rxinp, /0, /can/0/mo/7/moipr_txinp, /0, /can/0/mo/8/moipr_rxinp, /0, /can/0/mo/8/moipr_txinp, /0, /can/0/mo/5/moipr_rxinp, /0, /can/0/mo/5/moipr_txinp, /0, /can/0/mo/6/moipr_rxinp, /0, /can/0/mo/6/moipr_txinp, /0, /can/0/mo/22/moipr_rxinp, /0, /can/0/mo/22/moipr_txinp, /0, /can/0/mo/21/moipr_rxinp, /0, /can/0/mo/21/moipr_txinp, /0, /can/0/mo/24/moipr_rxinp, /0, /can/0/mo/24/moipr_txinp, /0, /can/0/mo/23/moipr_rxinp, /0, /can/0/mo/23/moipr_txinp, /0, /can/0/node/0/npcr_rxsel, /0, /can/0/node/0/nipr_cfcinp, /0, /can/0/node/0/nipr_lecinp, /0, /can/0/node/0/nipr_alinp, /0, /can/0/node/0/nipr_trinp, /0, /can/0/node/1/npcr_rxsel, /0, /can/0/node/1/nipr_cfcinp, /0, /can/0/node/1/nipr_lecinp, /0, /can/0/node/1/nipr_alinp, /0, /can/0/node/1/nipr_trinp, /0, /can/0/mo/20/moipr_rxinp, /0, /can/0/mo/20/moipr_txinp, /0, /can/0/mo/29/moipr_rxinp, /0, /can/0/mo/29/moipr_txinp, /0, /can/0/mo/61/moipr_rxinp, /0, /can/0/mo/61/moipr_txinp, /0, /can/0/mo/26/moipr_rxinp, /0, /can/0/mo/26/moipr_txinp, /0, /can/0/mo/25/moipr_rxinp, /0, /can/0/mo/25/moipr_txinp, /0, /can/0/mo/62/moipr_rxinp, /0, /can/0/mo/62/moipr_txinp, /0, /can/0/mo/28/moipr_rxinp, /0, /can/0/mo/28/moipr_txinp, /0, /can/0/mo/63/moipr_rxinp, /0, /can/0/mo/63/moipr_txinp, /0, /can/0/mo/27/moipr_rxinp, /0, /can/0/mo/27/moipr_txinp, /0, /can/0/mo/58/moipr_rxinp, /0, /can/0/mo/58/moipr_txinp, /0, /can/0/mo/59/moipr_rxinp, /0, /can/0/mo/59/moipr_txinp, /0, /can/0/mo/0/moipr_rxinp, /0, /can/0/mo/0/moipr_txinp, /0, /can/0/mo/13/moipr_rxinp, /0, /can/0/mo/13/moipr_txinp, /0, /can/0/mo/1/moipr_rxinp, /0, /can/0/mo/1/moipr_txinp, /0, /can/0/mo/2/moipr_rxinp, /0, /can/0/mo/2/moipr_txinp, /0, /can/0/mo/12/moipr_rxinp, /0, /can/0/mo/12/moipr_txinp, /0, /can/0/mo/3/moipr_rxinp, /0, /can/0/mo/3/moipr_txinp, /0, /can/0/mo/11/moipr_rxinp, /0, /can/0/mo/11/moipr_txinp, /0, /can/0/mo/4/moipr_rxinp, /0, /can/0/mo/4/moipr_txinp, /0, /can/0/mo/10/moipr_rxinp, /0, /can/0/mo/10/moipr_txinp, /0, /can/0/mo/17/moipr_rxinp, /0, /can/0/mo/17/moipr_txinp, /0, /can/0/mo/52/moipr_rxinp, /0, /can/0/mo/52/moipr_txinp, /0, /can/0/mo/16/moipr_rxinp, /0, /can/0/mo/16/moipr_txinp, /0, /can/0/mo/53/moipr_rxinp, /0, /can/0/mo/53/moipr_txinp, /0, /can/0/mo/50/moipr_rxinp, /0, /can/0/mo/50/moipr_txinp, /0, /can/0/mo/15/moipr_rxinp, /0, /can/0/mo/15/moipr_txinp, /0, /can/0/mo/51/moipr_rxinp, /0, /can/0/mo/51/moipr_txinp, /0, /can/0/mo/14/moipr_rxinp, /0, /can/0/mo/14/moipr_txinp, /0, /can/0/mo/56/moipr_rxinp, /0, /can/0/mo/56/moipr_txinp, /0, /can/0/mo/57/moipr_rxinp, /0, /can/0/mo/57/moipr_txinp, /0, /can/0/mo/54/moipr_rxinp, /0, /can/0/mo/54/moipr_txinp, /0, /can/0/mo/19/moipr_rxinp, /0, /can/0/mo/19/moipr_txinp, /0, /can/0/mo/18/moipr_rxinp, /0, /can/0/mo/18/moipr_txinp, /0, /can/0/mo/55/moipr_rxinp, /0, /can/0/mo/55/moipr_txinp, /0, /can/0/mo/47/moipr_rxinp, /0, /can/0/mo/47/moipr_txinp, /0, /can/0/mo/48/moipr_rxinp, /0, /can/0/mo/48/moipr_txinp, /0, /can/0/mo/49/moipr_rxinp, /0, /can/0/mo/49/moipr_txinp, /0, /can/0/mo/40/moipr_rxinp, /0, /can/0/mo/40/moipr_txinp, /0, /can/0/mo/41/moipr_rxinp, /0, /can/0/mo/41/moipr_txinp, /0, /can/0/mo/42/moipr_rxinp, /0, /can/0/mo/42/moipr_txinp, /0, /can/0/mo/43/moipr_rxinp, /0, /can/0/mo/43/moipr_txinp, /0, /can/0/mo/44/moipr_rxinp, /0, /can/0/mo/44/moipr_txinp, /0, /can/0/mo/45/moipr_rxinp, /0, /can/0/mo/45/moipr_txinp, /0, /can/0/mo/46/moipr_rxinp, /0, /can/0/mo/46/moipr_txinp, /0, /cpu/0/nvic/interrupt/103/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0]


Dec 30, 2025 12:00:35 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getOutputSignals() : Tue Dec 30 12:00:35 GMT+08:00 2025


Dec 30, 2025 12:00:35 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(reserved_resource_group_output_signals([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
uri([dma8,0,ch,2],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
uri([dlr,0,ch,0],'dma_ch$0690161919$1'),
reserved([DMA_CH2sv0,0,DMA_CH2sv1,_],'dma_ch$0295942482$2'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
signal('dma_ch$0295942482$2',dma_int,'dma_ch$0295942482$2$dma_int'),
signal('dma_ch$0295942482$2',src_req,'dma_ch$0295942482$2$src_req'),
signal('dma_ch$0295942482$2',dest_req,'dma_ch$0295942482$2$dest_req'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$0295942482$2$dma_int','global_dma$01504023790$0$signal_in',1),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
uri_element_range(DMA_CH2sv0,[dma4, dma8]),
uri_element_range(DMA_CH2sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])], 'dma_ch','1', Output_signals),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 12:00:35 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getOutputSignals() :  Difference in ms 52


Dec 30, 2025 12:01:41 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Tue Dec 30 12:01:41 GMT+08:00 2025


Dec 30, 2025 12:01:41 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
uri([dma8,0,ch,2],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
uri([dlr,0,ch,0],'dma_ch$0690161919$1'),
reserved([DMA_CH2sv0,0,DMA_CH2sv1,_],'dma_ch$0295942482$2'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
signal('dma_ch$0295942482$2',dma_int,'dma_ch$0295942482$2$dma_int'),
signal('dma_ch$0295942482$2',src_req,'dma_ch$0295942482$2$src_req'),
signal('dma_ch$0295942482$2',dest_req,'dma_ch$0295942482$2$dest_req'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$0295942482$2$dma_int','global_dma$01504023790$0$signal_in',1),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
uri_element_range(DMA_CH2sv0,[dma4, dma8]),
uri_element_range(DMA_CH2sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])],'dma_ch$0295942482$2',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 12:01:41 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 55


Dec 30, 2025 12:01:41 PM java.util.logging.LogManager$RootLogger log
INFO: [/dma8/0/ch_adv/0, /dma8/0/ch_adv/1, /dma8/0/ch/5, /dma8/0/ch/4, /dma8/0/ch/3, /dma8/0/ch/6, /dma8/0/ch/7]


Dec 30, 2025 12:01:43 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Dec 30 12:01:43 GMT+08:00 2025


Dec 30, 2025 12:01:43 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
uri([dma8,0,ch,2],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
uri([dlr,0,ch,0],'dma_ch$0690161919$1'),
reserved([DMA_CH2sv0,0,DMA_CH2sv1,_],'dma_ch$0295942482$2'),
uri([dma8,0,ch_adv,0],'dma_ch$0295942482$2'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
signal('dma_ch$0295942482$2',dma_int,'dma_ch$0295942482$2$dma_int'),
signal('dma_ch$0295942482$2',src_req,'dma_ch$0295942482$2$src_req'),
signal('dma_ch$0295942482$2',dest_req,'dma_ch$0295942482$2$dest_req'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$0295942482$2$dma_int','global_dma$01504023790$0$signal_in',1),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
uri_element_range(DMA_CH2sv0,[dma4, dma8]),
uri_element_range(DMA_CH2sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 12:01:43 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 184


Dec 30, 2025 12:01:45 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/trap/0/ulpwdg, /clock_xmc4$01047137491$0, /scu/0/clkctrl/0/wdt, /clock_xmc4$01551372375$0, /scu/0/clkctrl/0/usb, /clock_xmc4$01551373850$0, /scu/0/clkctrl/0/sys, /clock_xmc4$01551375569$0, /scu/0/clkctrl/0/pll, /clock_xmc4$01551378862$0, /scu/0/clkctrl/0/sdmmc, /clock_xmc4$01551381723$0, /scu/0/clkctrl/0/cpu, /clock_xmc4$01551391222$0, /scu/0/clkctrl/0/ccu, /clock_xmc4$01551391625$0, /scu/0/trap/0/usbvcolock, /clock_xmc4$0261647995$0, /scu/0/pwrctrl/0/hibernate, /clock_xmc4$0778278092$0, /scu/0/trap/0/sysoscwd, /clock_xmc4$1091210735$0, /scu/0/rtcclksel, /clock_xmc4$1142722683$0, /scu/0/trap/0/sysvcolock, /clock_xmc4$1586947406$0, /scu/0/clkctrl/0/perbridge, /clock_xmc4$494804424$0, /debug_port/0/pad/0, /cpu_ctrl_xmc4$01540614004$0, /debug_port/0/pad/1, /cpu_ctrl_xmc4$01540614322$0, /cpu/0/exception/nmi, /cpu_ctrl_xmc4$01637679009$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc4$0571328980$0, /cpu/0/exception/busfault, /cpu_ctrl_xmc4$1763234541$0, /cpu/0/exception/memmanage, /cpu_ctrl_xmc4$1768468879$0, /cpu/0/exception/usagefault, /cpu_ctrl_xmc4$1814460844$0, /cpu/0/debug, /cpu_ctrl_xmc4$1964564605$0, /p/0/pad/2, /digital_io$01383135420$0, /p/1/pad/11, /digital_io$01893669597$1, /devicepackage/0/72, /digital_io$02001255827$1, /p/1/pad/4, /digital_io$1890763522$2, /devicepackage/0/75, /digital_io$255655180$2, /devicepackage/0/100, /digital_io$36800462$0, /dma8/0/ch_adv/0, /dma_ch$0295942482$2, /dma8/0/ch/2, /dma_ch$0425025201$1, /dma8/0/ch/4, /dma_ch$0554107920$0, /dlr/0/ch/0, /dma_ch$0690161919$1, /dlr/0/ch/3, /dma_ch$1048731388$0, /cpu/0/nvic/interrupt/105, /global_dma$01504023790$0, /p/0/pad/4, /spi_master$01389259345$0, /p/0/pad/5, /spi_master$01389259346$0, /devicepackage/0/98, /spi_master$01515434203$0, /devicepackage/0/97, /spi_master$01515434204$0, /dlr/0/ch/5, /spi_master$02067065651$0, /dlr/0/ch/2, /spi_master$02067065713$0, /dma8/0/ch/5, /spi_master$0259907585$0, /dma8/0/ch_adv/1, /spi_master$0259907647$0, /usic/1/channel/0, /spi_master$502965524$0, /p/0/pad/11, /spi_master$562750778$0, /devicepackage/0/95, /spi_master$946297476$0]


Dec 30, 2025 12:01:45 PM java.util.logging.LogManager$RootLogger log
INFO: [/hcu_port/0/pad/0/hdcr_hibioxsel_oe, /1, /hcu_port/0/pad/0/hdcr_hibioxsel_pcr, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_oe, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_pcr, /0, /p/5/pad/7/iocr_pcr, /0, /p/5/pad/7/iocr_oe, /0, /p/5/pad/7/hwsel_hw, /0, /p/5/pad/6/iocr_pcr, /0, /p/5/pad/6/iocr_oe, /0, /p/5/pad/6/hwsel_hw, /0, /p/5/pad/9/iocr_pcr, /0, /p/5/pad/9/iocr_oe, /0, /p/5/pad/9/hwsel_hw, /0, /p/5/pad/8/iocr_pcr, /0, /p/5/pad/8/iocr_oe, /0, /p/5/pad/8/hwsel_hw, /0, /p/5/pad/3/iocr_pcr, /0, /p/5/pad/3/iocr_oe, /0, /p/5/pad/3/hwsel_hw, /0, /p/5/pad/2/iocr_pcr, /0, /p/5/pad/2/iocr_oe, /0, /p/5/pad/2/hwsel_hw, /0, /p/5/pad/5/iocr_pcr, /0, /p/5/pad/5/iocr_oe, /0, /p/5/pad/5/hwsel_hw, /0, /p/5/pad/4/iocr_pcr, /0, /p/5/pad/4/iocr_oe, /0, /p/5/pad/4/hwsel_hw, /0, /p/5/pad/11/iocr_pcr, /0, /p/5/pad/11/iocr_oe, /0, /p/5/pad/11/hwsel_hw, /0, /p/5/pad/1/iocr_pcr, /0, /p/5/pad/1/iocr_oe, /0, /p/5/pad/1/hwsel_hw, /0, /p/5/pad/10/iocr_pcr, /0, /p/5/pad/10/iocr_oe, /0, /p/5/pad/10/hwsel_hw, /0, /p/5/pad/0/iocr_pcr, /0, /p/5/pad/0/iocr_oe, /0, /p/5/pad/0/hwsel_hw, /0, /p/15/pad/12/iocr_oe, /0, /p/15/pad/12/pdisc_pdis, /1, /p/15/pad/13/iocr_oe, /0, /p/15/pad/13/pdisc_pdis, /1, /p/15/pad/2/iocr_oe, /0, /p/15/pad/2/pdisc_pdis, /1, /p/15/pad/14/iocr_oe, /0, /p/15/pad/14/pdisc_pdis, /1, /p/15/pad/15/iocr_oe, /0, /p/15/pad/15/pdisc_pdis, /1, /p/15/pad/9/iocr_oe, /0, /p/15/pad/9/pdisc_pdis, /1, /p/15/pad/7/iocr_oe, /0, /p/15/pad/7/pdisc_pdis, /1, /p/15/pad/8/iocr_oe, /0, /p/15/pad/8/pdisc_pdis, /1, /p/15/pad/5/iocr_oe, /0, /p/15/pad/5/pdisc_pdis, /0, /p/15/pad/6/iocr_oe, /0, /p/15/pad/6/pdisc_pdis, /1, /p/15/pad/3/iocr_oe, /0, /p/15/pad/3/pdisc_pdis, /1, /p/15/pad/4/iocr_oe, /0, /p/15/pad/4/pdisc_pdis, /0, /eru/1/ers_etl/1/exisel_exsxb, /0, /eru/1/ers_etl/1/exicon_pe, /0, /eru/1/ers_etl/1/exicon_ocs, /0, /eru/1/ers_etl/1/exisel_exsxa, /0, /eru/1/ers_etl/0/exisel_exsxb, /0, /eru/1/ers_etl/0/exicon_pe, /0, /eru/1/ers_etl/0/exicon_ocs, /0, /eru/1/ers_etl/0/exisel_exsxa, /0, /eru/1/ogu/0/exocon_iss, /0, /eru/1/ogu/0/exocon_ipen1, /0, /eru/1/ogu/0/exocon_ipen2, /0, /eru/1/ogu/0/exocon_ipen0, /0, /eru/1/ogu/0/exocon_ipen3, /0, /eru/1/ogu/3/exocon_iss, /0, /eru/1/ogu/3/exocon_ipen1, /0, /eru/1/ogu/3/exocon_ipen2, /0, /eru/1/ogu/3/exocon_ipen0, /0, /eru/1/ogu/3/exocon_ipen3, /0, /eru/1/ogu/2/exocon_iss, /0, /eru/1/ogu/2/exocon_ipen1, /0, /eru/1/ogu/2/exocon_ipen2, /0, /eru/1/ogu/2/exocon_ipen0, /0, /eru/1/ogu/2/exocon_ipen3, /0, /eru/1/ogu/1/exocon_iss, /0, /eru/1/ogu/1/exocon_ipen1, /0, /eru/1/ogu/1/exocon_ipen2, /0, /eru/1/ogu/1/exocon_ipen0, /0, /eru/1/ogu/1/exocon_ipen3, /0, /eru/1/ers_etl/3/exisel_exsxb, /0, /eru/1/ers_etl/3/exicon_pe, /0, /eru/1/ers_etl/3/exicon_ocs, /0, /eru/1/ers_etl/3/exisel_exsxa, /0, /eru/1/ers_etl/2/exisel_exsxb, /0, /eru/1/ers_etl/2/exicon_pe, /0, /eru/1/ers_etl/2/exicon_ocs, /0, /eru/1/ers_etl/2/exisel_exsxa, /0, /dac/0/slice/1/cfg1_trigsel, /0, /dac/0/slice/0/cfg1_trigsel, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /p/4/pad/6/iocr_pcr, /0, /p/4/pad/6/iocr_oe, /0, /p/4/pad/6/hwsel_hw, /0, /p/4/pad/5/iocr_pcr, /0, /p/4/pad/5/iocr_oe, /0, /p/4/pad/5/hwsel_hw, /0, /p/4/pad/4/iocr_pcr, /0, /p/4/pad/4/iocr_oe, /0, /p/4/pad/4/hwsel_hw, /0, /p/4/pad/3/iocr_pcr, /0, /p/4/pad/3/iocr_oe, /0, /p/4/pad/3/hwsel_hw, /0, /p/4/pad/7/iocr_pcr, /0, /p/4/pad/7/iocr_oe, /0, /p/4/pad/7/hwsel_hw, /0, /p/4/pad/2/iocr_pcr, /0, /p/4/pad/2/iocr_oe, /0, /p/4/pad/2/hwsel_hw, /0, /p/4/pad/1/iocr_pcr, /0, /p/4/pad/1/iocr_oe, /0, /p/4/pad/1/hwsel_hw, /0, /p/4/pad/0/iocr_pcr, /0, /p/4/pad/0/iocr_oe, /0, /p/4/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /0, /p/1/pad/5/iocr_oe, /0, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /1, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/9/iocr_pcr, /0, /p/1/pad/9/iocr_oe, /0, /p/1/pad/9/hwsel_hw, /0, /p/1/pad/8/iocr_pcr, /0, /p/1/pad/8/iocr_oe, /0, /p/1/pad/8/hwsel_hw, /0, /p/1/pad/7/iocr_pcr, /0, /p/1/pad/7/iocr_oe, /0, /p/1/pad/7/hwsel_hw, /0, /p/1/pad/6/iocr_pcr, /0, /p/1/pad/6/iocr_oe, /0, /p/1/pad/6/hwsel_hw, /0, /p/1/pad/12/iocr_pcr, /0, /p/1/pad/12/iocr_oe, /0, /p/1/pad/12/hwsel_hw, /0, /p/1/pad/11/iocr_pcr, /0, /p/1/pad/11/iocr_oe, /1, /p/1/pad/11/hwsel_hw, /0, /p/1/pad/10/iocr_pcr, /0, /p/1/pad/10/iocr_oe, /0, /p/1/pad/10/hwsel_hw, /0, /p/1/pad/15/iocr_pcr, /0, /p/1/pad/15/iocr_oe, /0, /p/1/pad/15/hwsel_hw, /0, /p/1/pad/13/iocr_pcr, /0, /p/1/pad/13/iocr_oe, /0, /p/1/pad/13/hwsel_hw, /0, /p/1/pad/14/iocr_pcr, /0, /p/1/pad/14/iocr_oe, /0, /p/1/pad/14/hwsel_hw, /0, /p/14/pad/15/iocr_oe, /0, /p/14/pad/15/pdisc_pdis, /1, /p/14/pad/12/iocr_oe, /0, /p/14/pad/12/pdisc_pdis, /1, /p/14/pad/1/iocr_oe, /0, /p/14/pad/1/pdisc_pdis, /1, /p/14/pad/0/iocr_oe, /0, /p/14/pad/0/pdisc_pdis, /1, /p/14/pad/14/iocr_oe, /0, /p/14/pad/14/pdisc_pdis, /1, /p/14/pad/3/iocr_oe, /0, /p/14/pad/3/pdisc_pdis, /1, /p/14/pad/2/iocr_oe, /0, /p/14/pad/2/pdisc_pdis, /1, /p/14/pad/13/iocr_oe, /0, /p/14/pad/13/pdisc_pdis, /1, /p/14/pad/7/iocr_oe, /0, /p/14/pad/7/pdisc_pdis, /1, /p/14/pad/6/iocr_oe, /0, /p/14/pad/6/pdisc_pdis, /1, /p/14/pad/5/iocr_oe, /0, /p/14/pad/5/pdisc_pdis, /1, /p/14/pad/4/iocr_oe, /0, /p/14/pad/4/pdisc_pdis, /1, /p/14/pad/9/iocr_oe, /0, /p/14/pad/9/pdisc_pdis, /1, /p/14/pad/8/iocr_oe, /0, /p/14/pad/8/pdisc_pdis, /1, /p/3/pad/11/iocr_pcr, /0, /p/3/pad/11/iocr_oe, /0, /p/3/pad/11/hwsel_hw, /0, /p/3/pad/12/iocr_pcr, /0, /p/3/pad/12/iocr_oe, /0, /p/3/pad/12/hwsel_hw, /0, /p/3/pad/13/iocr_pcr, /0, /p/3/pad/13/iocr_oe, /0, /p/3/pad/13/hwsel_hw, /0, /p/3/pad/14/iocr_pcr, /0, /p/3/pad/14/iocr_oe, /0, /p/3/pad/14/hwsel_hw, /0, /p/3/pad/10/iocr_pcr, /0, /p/3/pad/10/iocr_oe, /0, /p/3/pad/10/hwsel_hw, /0, /p/3/pad/1/iocr_pcr, /0, /p/3/pad/1/iocr_oe, /0, /p/3/pad/1/hwsel_hw, /0, /p/3/pad/0/iocr_pcr, /0, /p/3/pad/0/iocr_oe, /0, /p/3/pad/0/hwsel_hw, /0, /p/3/pad/3/iocr_pcr, /0, /p/3/pad/3/iocr_oe, /0, /p/3/pad/3/hwsel_hw, /0, /p/3/pad/2/iocr_pcr, /0, /p/3/pad/2/iocr_oe, /0, /p/3/pad/2/hwsel_hw, /0, /p/3/pad/5/iocr_pcr, /0, /p/3/pad/5/iocr_oe, /0, /p/3/pad/5/hwsel_hw, /0, /p/3/pad/4/iocr_pcr, /0, /p/3/pad/4/iocr_oe, /0, /p/3/pad/4/hwsel_hw, /0, /p/3/pad/7/iocr_pcr, /0, /p/3/pad/7/iocr_oe, /0, /p/3/pad/7/hwsel_hw, /0, /p/3/pad/6/iocr_pcr, /0, /p/3/pad/6/iocr_oe, /0, /p/3/pad/6/hwsel_hw, /0, /p/3/pad/9/iocr_pcr, /0, /p/3/pad/9/iocr_oe, /0, /p/3/pad/9/hwsel_hw, /0, /p/3/pad/15/iocr_pcr, /0, /p/3/pad/15/iocr_oe, /0, /p/3/pad/15/hwsel_hw, /0, /p/3/pad/8/iocr_pcr, /0, /p/3/pad/8/iocr_oe, /0, /p/3/pad/8/hwsel_hw, /0, /p/6/pad/0/iocr_pcr, /0, /p/6/pad/0/iocr_oe, /0, /p/6/pad/0/hwsel_hw, /0, /p/6/pad/4/iocr_pcr, /0, /p/6/pad/4/iocr_oe, /0, /p/6/pad/4/hwsel_hw, /0, /p/6/pad/3/iocr_pcr, /0, /p/6/pad/3/iocr_oe, /0, /p/6/pad/3/hwsel_hw, /0, /p/6/pad/2/iocr_pcr, /0, /p/6/pad/2/iocr_oe, /0, /p/6/pad/2/hwsel_hw, /0, /p/6/pad/1/iocr_pcr, /0, /p/6/pad/1/iocr_oe, /0, /p/6/pad/1/hwsel_hw, /0, /p/6/pad/6/iocr_pcr, /0, /p/6/pad/6/iocr_oe, /0, /p/6/pad/6/hwsel_hw, /0, /p/6/pad/5/iocr_pcr, /0, /p/6/pad/5/iocr_oe, /0, /p/6/pad/5/hwsel_hw, /0, /p/2/pad/12/iocr_pcr, /0, /p/2/pad/12/iocr_oe, /0, /p/2/pad/12/hwsel_hw, /0, /p/2/pad/13/iocr_pcr, /0, /p/2/pad/13/iocr_oe, /0, /p/2/pad/13/hwsel_hw, /0, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/hwsel_hw, /0, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/15/iocr_pcr, /0, /p/2/pad/15/iocr_oe, /0, /p/2/pad/15/hwsel_hw, /0, /p/2/pad/14/iocr_pcr, /0, /p/2/pad/14/iocr_oe, /0, /p/2/pad/14/hwsel_hw, /0, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /0, /p/0/pad/2/iocr_oe, /1, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /2, /p/0/pad/5/iocr_oe, /1, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /1, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /1, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /2, /p/0/pad/11/iocr_oe, /1, /p/0/pad/11/hwsel_hw, /0, /eth/0/eth/con_rxd1, /0, /eth/0/eth/con_rxd0, /0, /eth/0/eth/con_crs_dv, /0, /eth/0/eth/con_rmii, /0, /eth/0/eth/con_mdio, /0, /eth/0/eth/con_col, /0, /eth/0/eth/con_rxer, /0, /eth/0/eth/con_clk_tx, /0, /eth/0/eth/con_rxd3, /0, /eth/0/eth/con_rxd2, /0, /eth/0/eth/con_crs, /0, /ecat/0/ecat/con_conp0_rxd1, /0, /ecat/0/ecat/con_conp0_rxd0, /0, /ecat/0/ecat/con_conp0_rxd2, /0, /ecat/0/ecat/con_conp0_rxd3, /0, /ecat/0/ecat/con_conp1_link, /0, /ecat/0/ecat/con_conp1_rx_err, /0, /ecat/0/ecat/con_con_latchin1sel, /0, /ecat/0/ecat/con_con_latchin0sel, /0, /ecat/0/ecat/con_conp0_rx_err, /0, /ecat/0/ecat/con_conp0_link, /0, /ecat/0/ecat/con_conp0_rx_dv, /0, /ecat/0/ecat/con_conp0_rx_clk, /0, /ecat/0/ecat/con_conp0_tx_clk, /0, /ecat/0/ecat/con_conp1_rxd3, /0, /ecat/0/ecat/con_conp1_rxd1, /0, /ecat/0/ecat/con_conp1_rx_clk, /0, /ecat/0/ecat/con_conp1_rxd2, /0, /ecat/0/ecat/con_conp1_rx_dv, /0, /ecat/0/ecat/con_conp1_rxd0, /0, /ecat/0/ecat/con_conp1_tx_clk, /0, /ecat/0/ecat/con_con_mdio, /0, /dlr/0/ch/10/srsel_rs, /0, /dlr/0/ch/2/srsel_rs, /12, /dlr/0/ch/3/srsel_rs, /0, /dlr/0/ch/0/srsel_rs, /0, /dlr/0/ch/11/srsel_rs, /0, /dlr/0/ch/1/srsel_rs, /0, /dlr/0/ch/6/srsel_rs, /0, /dlr/0/ch/7/srsel_rs, /0, /dlr/0/ch/4/srsel_rs, /0, /dlr/0/ch/5/srsel_rs, /11, /dlr/0/ch/8/srsel_rs, /0, /dlr/0/ch/9/srsel_rs, /0, /ccu4/1/cc4/3/ins_ev1is, /0, /ccu4/1/cc4/3/ins_ev2is, /0, /ccu4/1/cc4/3/ins_ev0is, /0, /ccu4/1/cc4/3/srs_e1sr, /0, /ccu4/1/cc4/3/srs_e2sr, /0, /ccu4/1/cc4/3/srs_e0sr, /0, /ccu4/1/cc4/3/cmc_tce, /0, /ccu4/1/cc4/3/srs_cmsr, /0, /ccu4/1/cc4/3/srs_posr, /0, /ccu4/1/cc4/1/ins_ev1is, /0, /ccu4/1/cc4/1/ins_ev2is, /0, /ccu4/1/cc4/1/ins_ev0is, /0, /ccu4/1/cc4/1/srs_e1sr, /0, /ccu4/1/cc4/1/srs_e2sr, /0, /ccu4/1/cc4/1/srs_e0sr, /0, /ccu4/1/cc4/1/cmc_tce, /0, /ccu4/1/cc4/1/srs_cmsr, /0, /ccu4/1/cc4/1/srs_posr, /0, /ccu4/1/cc4/2/ins_ev1is, /0, /ccu4/1/cc4/2/ins_ev2is, /0, /ccu4/1/cc4/2/ins_ev0is, /0, /ccu4/1/cc4/2/srs_e1sr, /0, /ccu4/1/cc4/2/srs_e2sr, /0, /ccu4/1/cc4/2/srs_e0sr, /0, /ccu4/1/cc4/2/cmc_tce, /0, /ccu4/1/cc4/2/srs_cmsr, /0, /ccu4/1/cc4/2/srs_posr, /0, /ccu4/1/global/gctrl_pcis, /0, /ccu4/1/cc4/0/ins_ev1is, /0, /ccu4/1/cc4/0/ins_ev2is, /0, /ccu4/1/cc4/0/ins_ev0is, /0, /ccu4/1/cc4/0/srs_e1sr, /0, /ccu4/1/cc4/0/srs_e2sr, /0, /ccu4/1/cc4/0/srs_e0sr, /0, /ccu4/1/cc4/0/srs_cmsr, /0, /ccu4/1/cc4/0/srs_posr, /0, /dma8/0/ch_adv/0/cfgh_src_per, /0, /dma8/0/ch_adv/0/cfgh_dest_per, /0, /dma8/0/ch_adv/1/cfgh_src_per, /2, /dma8/0/ch_adv/1/cfgh_dest_per, /0, /dma8/0/ch/5/cfgh_src_per, /0, /dma8/0/ch/5/cfgh_dest_per, /5, /dma8/0/ch/4/cfgh_src_per, /3, /dma8/0/ch/4/cfgh_dest_per, /0, /dma8/0/ch/3/cfgh_src_per, /0, /dma8/0/ch/3/cfgh_dest_per, /0, /dma8/0/ch/2/cfgh_src_per, /0, /dma8/0/ch/2/cfgh_dest_per, /0, /dma8/0/ch/6/cfgh_src_per, /0, /dma8/0/ch/6/cfgh_dest_per, /0, /dma8/0/ch/7/cfgh_src_per, /0, /dma8/0/ch/7/cfgh_dest_per, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_posr, /0, /usic/1/channel/0/dx0cr_dsel, /0, /usic/1/channel/0/ccr_hpcen, /0, /usic/1/channel/0/dx2cr_dsel, /0, /usic/1/channel/0/dx4cr_dsel, /0, /usic/1/channel/0/dx3cr_dsel, /0, /usic/1/channel/0/dx1cr_dsel, /0, /usic/1/channel/0/dx5cr_dsel, /0, /usic/1/channel/0/rbctr_srbien, /0, /usic/1/channel/0/rbctr_srbinp, /0, /usic/1/channel/0/ccr_aien, /1, /usic/1/channel/0/inpr_ainp, /1, /usic/1/channel/0/ccr_brgien, /0, /usic/1/channel/0/inpr_pinp, /2, /usic/1/channel/0/rbctr_rberien, /0, /usic/1/channel/0/rbctr_arbinp, /0, /usic/1/channel/0/ccr_tsien, /0, /usic/1/channel/0/inpr_tsinp, /0, /usic/1/channel/0/rbctr_arbien, /0, /usic/1/channel/0/tbctr_tberien, /0, /usic/1/channel/0/tbctr_atbinp, /0, /usic/1/channel/0/ccr_tbien, /0, /usic/1/channel/0/inpr_tbinp, /0, /usic/1/channel/0/ccr_rsien, /1, /usic/1/channel/0/ccr_dlien, /0, /usic/1/channel/0/tbctr_stbien, /0, /usic/1/channel/0/tbctr_stbinp, /0, /usic/1/channel/0/ccr_rien, /1, /usic/1/channel/0/inpr_rinp, /1, /usic/1/channel/0/rbctr_dptr, /0, /usic/1/channel/0/tbctr_dptr, /0, /usic/1/channel/0/rbctr_size, /0, /usic/1/channel/0/tbctr_size, /0, /usic/1/channel/1/dx0cr_dsel, /0, /usic/1/channel/1/ccr_hpcen, /0, /usic/1/channel/1/dx2cr_dsel, /0, /usic/1/channel/1/dx4cr_dsel, /0, /usic/1/channel/1/dx3cr_dsel, /0, /usic/1/channel/1/dx1cr_dsel, /0, /usic/1/channel/1/dx5cr_dsel, /0, /usic/1/channel/1/rbctr_srbien, /0, /usic/1/channel/1/rbctr_srbinp, /0, /usic/1/channel/1/ccr_aien, /0, /usic/1/channel/1/inpr_ainp, /0, /usic/1/channel/1/ccr_brgien, /0, /usic/1/channel/1/inpr_pinp, /0, /usic/1/channel/1/rbctr_rberien, /0, /usic/1/channel/1/rbctr_arbinp, /0, /usic/1/channel/1/ccr_tsien, /0, /usic/1/channel/1/inpr_tsinp, /0, /usic/1/channel/1/rbctr_arbien, /0, /usic/1/channel/1/tbctr_tberien, /0, /usic/1/channel/1/tbctr_atbinp, /0, /usic/1/channel/1/ccr_tbien, /0, /usic/1/channel/1/inpr_tbinp, /0, /usic/1/channel/1/ccr_rsien, /0, /usic/1/channel/1/ccr_dlien, /0, /usic/1/channel/1/tbctr_stbien, /0, /usic/1/channel/1/tbctr_stbinp, /0, /usic/1/channel/1/ccr_rien, /0, /usic/1/channel/1/inpr_rinp, /0, /usic/1/channel/1/rbctr_dptr, /0, /usic/1/channel/1/tbctr_dptr, /0, /usic/1/channel/1/rbctr_size, /0, /usic/1/channel/1/tbctr_size, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/63/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/62/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/61/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/60/iser_setena, /0, /cpu/0/nvic/interrupt/8/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/108/iser_setena, /0, /cpu/0/nvic/interrupt/109/iser_setena, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/77/iser_setena, /0, /cpu/0/nvic/interrupt/76/iser_setena, /0, /cpu/0/nvic/interrupt/79/iser_setena, /0, /cpu/0/nvic/interrupt/78/iser_setena, /0, /cpu/0/nvic/interrupt/42/iser_setena, /0, /cpu/0/nvic/interrupt/46/iser_setena, /0, /cpu/0/nvic/interrupt/45/iser_setena, /0, /cpu/0/nvic/interrupt/44/iser_setena, /0, /cpu/0/nvic/interrupt/43/iser_setena, /0, /cpu/0/nvic/interrupt/49/iser_setena, /0, /cpu/0/nvic/interrupt/48/iser_setena, /0, /cpu/0/nvic/interrupt/47/iser_setena, /0, /cpu/0/nvic/interrupt/51/iser_setena, /0, /cpu/0/nvic/interrupt/50/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/32/iser_setena, /0, /cpu/0/nvic/interrupt/33/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/89/iser_setena, /0, /cpu/0/nvic/interrupt/87/iser_setena, /0, /cpu/0/nvic/interrupt/88/iser_setena, /0, /cpu/0/nvic/interrupt/81/iser_setena, /0, /cpu/0/nvic/interrupt/82/iser_setena, /0, /cpu/0/nvic/interrupt/80/iser_setena, /0, /cpu/0/nvic/interrupt/85/iser_setena, /0, /cpu/0/nvic/interrupt/86/iser_setena, /0, /cpu/0/nvic/interrupt/83/iser_setena, /0, /cpu/0/nvic/interrupt/84/iser_setena, /0, /cpu/0/nvic/interrupt/90/iser_setena, /0, /cpu/0/nvic/interrupt/91/iser_setena, /0, /cpu/0/nvic/interrupt/92/iser_setena, /0, /cpu/0/nvic/interrupt/93/iser_setena, /0, /cpu/0/nvic/interrupt/94/iser_setena, /0, /cpu/0/nvic/interrupt/95/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/107/iser_setena, /0, /cpu/0/nvic/interrupt/106/iser_setena, /0, /cpu/0/nvic/interrupt/105/iser_setena, /1, /cpu/0/nvic/interrupt/104/iser_setena, /0, /cpu/0/nvic/interrupt/102/iser_setena, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /scu/0/gcu/interrupt/rtctick/nmireqen_pi, /0, /scu/0/hcu/hdcr_wkupsel, /0, /scu/0/hcu/hdcr_gpi0sel, /0, /scu/0/gcu/interrupt/prewarn/nmireqen_prwarn, /0, /scu/0/gcu/interrupt/rtcalarm/nmireqen_ai, /0, /scu/0/gcu/interrupt/erunmi/3/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/0/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/1/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/2/nmireqen_eru, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/0/ch/2/gchctr_resreg, /0, /vadc/0/group/0/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/2/gchctr_iclsel, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/0/ch/1/galias_alias1, /0, /vadc/0/group/0/ch/1/gchctr_resreg, /0, /vadc/0/group/0/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/1/gchctr_iclsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/ch/2/gchctr_resreg, /0, /vadc/0/group/1/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/2/gchctr_iclsel, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/4/gchctr_resreg, /0, /vadc/0/group/1/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/4/gchctr_iclsel, /0, /vadc/0/group/1/ch/5/gchctr_resreg, /0, /vadc/0/group/1/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/5/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/7/gchctr_resreg, /0, /vadc/0/group/1/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/7/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /can/0/mo/35/moipr_rxinp, /0, /can/0/mo/35/moipr_txinp, /0, /can/0/mo/34/moipr_rxinp, /0, /can/0/mo/34/moipr_txinp, /0, /can/0/mo/33/moipr_rxinp, /0, /can/0/mo/33/moipr_txinp, /0, /can/0/mo/32/moipr_rxinp, /0, /can/0/mo/32/moipr_txinp, /0, /can/0/mo/31/moipr_rxinp, /0, /can/0/mo/31/moipr_txinp, /0, /can/0/mo/30/moipr_rxinp, /0, /can/0/mo/30/moipr_txinp, /0, /can/0/mo/39/moipr_rxinp, /0, /can/0/mo/39/moipr_txinp, /0, /can/0/mo/38/moipr_rxinp, /0, /can/0/mo/38/moipr_txinp, /0, /can/0/mo/37/moipr_rxinp, /0, /can/0/mo/37/moipr_txinp, /0, /can/0/mo/36/moipr_rxinp, /0, /can/0/mo/36/moipr_txinp, /0, /can/0/mo/9/moipr_rxinp, /0, /can/0/mo/9/moipr_txinp, /0, /can/0/mo/60/moipr_rxinp, /0, /can/0/mo/60/moipr_txinp, /0, /can/0/mo/7/moipr_rxinp, /0, /can/0/mo/7/moipr_txinp, /0, /can/0/mo/8/moipr_rxinp, /0, /can/0/mo/8/moipr_txinp, /0, /can/0/mo/5/moipr_rxinp, /0, /can/0/mo/5/moipr_txinp, /0, /can/0/mo/6/moipr_rxinp, /0, /can/0/mo/6/moipr_txinp, /0, /can/0/mo/22/moipr_rxinp, /0, /can/0/mo/22/moipr_txinp, /0, /can/0/mo/21/moipr_rxinp, /0, /can/0/mo/21/moipr_txinp, /0, /can/0/mo/24/moipr_rxinp, /0, /can/0/mo/24/moipr_txinp, /0, /can/0/mo/23/moipr_rxinp, /0, /can/0/mo/23/moipr_txinp, /0, /can/0/node/0/npcr_rxsel, /0, /can/0/node/0/nipr_cfcinp, /0, /can/0/node/0/nipr_lecinp, /0, /can/0/node/0/nipr_alinp, /0, /can/0/node/0/nipr_trinp, /0, /can/0/node/1/npcr_rxsel, /0, /can/0/node/1/nipr_cfcinp, /0, /can/0/node/1/nipr_lecinp, /0, /can/0/node/1/nipr_alinp, /0, /can/0/node/1/nipr_trinp, /0, /can/0/mo/20/moipr_rxinp, /0, /can/0/mo/20/moipr_txinp, /0, /can/0/mo/29/moipr_rxinp, /0, /can/0/mo/29/moipr_txinp, /0, /can/0/mo/61/moipr_rxinp, /0, /can/0/mo/61/moipr_txinp, /0, /can/0/mo/26/moipr_rxinp, /0, /can/0/mo/26/moipr_txinp, /0, /can/0/mo/25/moipr_rxinp, /0, /can/0/mo/25/moipr_txinp, /0, /can/0/mo/62/moipr_rxinp, /0, /can/0/mo/62/moipr_txinp, /0, /can/0/mo/28/moipr_rxinp, /0, /can/0/mo/28/moipr_txinp, /0, /can/0/mo/63/moipr_rxinp, /0, /can/0/mo/63/moipr_txinp, /0, /can/0/mo/27/moipr_rxinp, /0, /can/0/mo/27/moipr_txinp, /0, /can/0/mo/58/moipr_rxinp, /0, /can/0/mo/58/moipr_txinp, /0, /can/0/mo/59/moipr_rxinp, /0, /can/0/mo/59/moipr_txinp, /0, /can/0/mo/0/moipr_rxinp, /0, /can/0/mo/0/moipr_txinp, /0, /can/0/mo/13/moipr_rxinp, /0, /can/0/mo/13/moipr_txinp, /0, /can/0/mo/1/moipr_rxinp, /0, /can/0/mo/1/moipr_txinp, /0, /can/0/mo/2/moipr_rxinp, /0, /can/0/mo/2/moipr_txinp, /0, /can/0/mo/12/moipr_rxinp, /0, /can/0/mo/12/moipr_txinp, /0, /can/0/mo/3/moipr_rxinp, /0, /can/0/mo/3/moipr_txinp, /0, /can/0/mo/11/moipr_rxinp, /0, /can/0/mo/11/moipr_txinp, /0, /can/0/mo/4/moipr_rxinp, /0, /can/0/mo/4/moipr_txinp, /0, /can/0/mo/10/moipr_rxinp, /0, /can/0/mo/10/moipr_txinp, /0, /can/0/mo/17/moipr_rxinp, /0, /can/0/mo/17/moipr_txinp, /0, /can/0/mo/52/moipr_rxinp, /0, /can/0/mo/52/moipr_txinp, /0, /can/0/mo/16/moipr_rxinp, /0, /can/0/mo/16/moipr_txinp, /0, /can/0/mo/53/moipr_rxinp, /0, /can/0/mo/53/moipr_txinp, /0, /can/0/mo/50/moipr_rxinp, /0, /can/0/mo/50/moipr_txinp, /0, /can/0/mo/15/moipr_rxinp, /0, /can/0/mo/15/moipr_txinp, /0, /can/0/mo/51/moipr_rxinp, /0, /can/0/mo/51/moipr_txinp, /0, /can/0/mo/14/moipr_rxinp, /0, /can/0/mo/14/moipr_txinp, /0, /can/0/mo/56/moipr_rxinp, /0, /can/0/mo/56/moipr_txinp, /0, /can/0/mo/57/moipr_rxinp, /0, /can/0/mo/57/moipr_txinp, /0, /can/0/mo/54/moipr_rxinp, /0, /can/0/mo/54/moipr_txinp, /0, /can/0/mo/19/moipr_rxinp, /0, /can/0/mo/19/moipr_txinp, /0, /can/0/mo/18/moipr_rxinp, /0, /can/0/mo/18/moipr_txinp, /0, /can/0/mo/55/moipr_rxinp, /0, /can/0/mo/55/moipr_txinp, /0, /can/0/mo/47/moipr_rxinp, /0, /can/0/mo/47/moipr_txinp, /0, /can/0/mo/48/moipr_rxinp, /0, /can/0/mo/48/moipr_txinp, /0, /can/0/mo/49/moipr_rxinp, /0, /can/0/mo/49/moipr_txinp, /0, /can/0/mo/40/moipr_rxinp, /0, /can/0/mo/40/moipr_txinp, /0, /can/0/mo/41/moipr_rxinp, /0, /can/0/mo/41/moipr_txinp, /0, /can/0/mo/42/moipr_rxinp, /0, /can/0/mo/42/moipr_txinp, /0, /can/0/mo/43/moipr_rxinp, /0, /can/0/mo/43/moipr_txinp, /0, /can/0/mo/44/moipr_rxinp, /0, /can/0/mo/44/moipr_txinp, /0, /can/0/mo/45/moipr_rxinp, /0, /can/0/mo/45/moipr_txinp, /0, /can/0/mo/46/moipr_rxinp, /0, /can/0/mo/46/moipr_txinp, /0, /cpu/0/nvic/interrupt/103/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0]


Dec 30, 2025 12:03:11 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Dec 30 12:03:11 GMT+08:00 2025


Dec 30, 2025 12:03:11 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
reserved([DMA_CH1sv0,0,DMA_CH1sv1,_],'dma_ch$0425025201$1'),
uri([dma8,0,ch,2],'dma_ch$0425025201$1'),
reserved([dlr,0,ch,_],'dma_ch$0690161919$1'),
uri([dlr,0,ch,0],'dma_ch$0690161919$1'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
signal('dma_ch$0425025201$1',dma_int,'dma_ch$0425025201$1$dma_int'),
signal('dma_ch$0425025201$1',src_req,'dma_ch$0425025201$1$src_req'),
signal('dma_ch$0425025201$1',dest_req,'dma_ch$0425025201$1$dest_req'),
signal('dma_ch$0690161919$1',in,'dma_ch$0690161919$1$in'),
signal('dma_ch$0690161919$1',out,'dma_ch$0690161919$1$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
connected('dma_ch$0690161919$1$out','dma_ch$0425025201$1$dest_req',1),
connected('dma_ch$0425025201$1$dma_int','global_dma$01504023790$0$signal_in',1),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DMA_CH1sv0,[dma4, dma8]),
uri_element_range(DMA_CH1sv1,[ch, ch_adv]),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 12:03:11 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 172


Dec 30, 2025 12:03:11 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/trap/0/ulpwdg, /clock_xmc4$01047137491$0, /scu/0/clkctrl/0/wdt, /clock_xmc4$01551372375$0, /scu/0/clkctrl/0/usb, /clock_xmc4$01551373850$0, /scu/0/clkctrl/0/sys, /clock_xmc4$01551375569$0, /scu/0/clkctrl/0/pll, /clock_xmc4$01551378862$0, /scu/0/clkctrl/0/sdmmc, /clock_xmc4$01551381723$0, /scu/0/clkctrl/0/cpu, /clock_xmc4$01551391222$0, /scu/0/clkctrl/0/ccu, /clock_xmc4$01551391625$0, /scu/0/trap/0/usbvcolock, /clock_xmc4$0261647995$0, /scu/0/pwrctrl/0/hibernate, /clock_xmc4$0778278092$0, /scu/0/trap/0/sysoscwd, /clock_xmc4$1091210735$0, /scu/0/rtcclksel, /clock_xmc4$1142722683$0, /scu/0/trap/0/sysvcolock, /clock_xmc4$1586947406$0, /scu/0/clkctrl/0/perbridge, /clock_xmc4$494804424$0, /debug_port/0/pad/0, /cpu_ctrl_xmc4$01540614004$0, /debug_port/0/pad/1, /cpu_ctrl_xmc4$01540614322$0, /cpu/0/exception/nmi, /cpu_ctrl_xmc4$01637679009$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc4$0571328980$0, /cpu/0/exception/busfault, /cpu_ctrl_xmc4$1763234541$0, /cpu/0/exception/memmanage, /cpu_ctrl_xmc4$1768468879$0, /cpu/0/exception/usagefault, /cpu_ctrl_xmc4$1814460844$0, /cpu/0/debug, /cpu_ctrl_xmc4$1964564605$0, /p/0/pad/2, /digital_io$01383135420$0, /p/1/pad/11, /digital_io$01893669597$1, /devicepackage/0/72, /digital_io$02001255827$1, /p/1/pad/4, /digital_io$1890763522$2, /devicepackage/0/75, /digital_io$255655180$2, /devicepackage/0/100, /digital_io$36800462$0, /dma8/0/ch/2, /dma_ch$0425025201$1, /dma8/0/ch/5, /dma_ch$0554107920$0, /dlr/0/ch/0, /dma_ch$0690161919$1, /dlr/0/ch/3, /dma_ch$1048731388$0, /cpu/0/nvic/interrupt/105, /global_dma$01504023790$0, /p/0/pad/4, /spi_master$01389259345$0, /p/0/pad/5, /spi_master$01389259346$0, /devicepackage/0/98, /spi_master$01515434203$0, /devicepackage/0/97, /spi_master$01515434204$0, /dlr/0/ch/5, /spi_master$02067065651$0, /dlr/0/ch/2, /spi_master$02067065713$0, /dma8/0/ch_adv/1, /spi_master$0259907585$0, /dma8/0/ch_adv/0, /spi_master$0259907647$0, /usic/1/channel/0, /spi_master$502965524$0, /p/0/pad/11, /spi_master$562750778$0, /devicepackage/0/95, /spi_master$946297476$0]


Dec 30, 2025 12:03:11 PM java.util.logging.LogManager$RootLogger log
INFO: [/hcu_port/0/pad/0/hdcr_hibioxsel_oe, /1, /hcu_port/0/pad/0/hdcr_hibioxsel_pcr, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_oe, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_pcr, /0, /p/5/pad/7/iocr_pcr, /0, /p/5/pad/7/iocr_oe, /0, /p/5/pad/7/hwsel_hw, /0, /p/5/pad/6/iocr_pcr, /0, /p/5/pad/6/iocr_oe, /0, /p/5/pad/6/hwsel_hw, /0, /p/5/pad/9/iocr_pcr, /0, /p/5/pad/9/iocr_oe, /0, /p/5/pad/9/hwsel_hw, /0, /p/5/pad/8/iocr_pcr, /0, /p/5/pad/8/iocr_oe, /0, /p/5/pad/8/hwsel_hw, /0, /p/5/pad/3/iocr_pcr, /0, /p/5/pad/3/iocr_oe, /0, /p/5/pad/3/hwsel_hw, /0, /p/5/pad/2/iocr_pcr, /0, /p/5/pad/2/iocr_oe, /0, /p/5/pad/2/hwsel_hw, /0, /p/5/pad/5/iocr_pcr, /0, /p/5/pad/5/iocr_oe, /0, /p/5/pad/5/hwsel_hw, /0, /p/5/pad/4/iocr_pcr, /0, /p/5/pad/4/iocr_oe, /0, /p/5/pad/4/hwsel_hw, /0, /p/5/pad/11/iocr_pcr, /0, /p/5/pad/11/iocr_oe, /0, /p/5/pad/11/hwsel_hw, /0, /p/5/pad/1/iocr_pcr, /0, /p/5/pad/1/iocr_oe, /0, /p/5/pad/1/hwsel_hw, /0, /p/5/pad/10/iocr_pcr, /0, /p/5/pad/10/iocr_oe, /0, /p/5/pad/10/hwsel_hw, /0, /p/5/pad/0/iocr_pcr, /0, /p/5/pad/0/iocr_oe, /0, /p/5/pad/0/hwsel_hw, /0, /p/15/pad/12/iocr_oe, /0, /p/15/pad/12/pdisc_pdis, /1, /p/15/pad/13/iocr_oe, /0, /p/15/pad/13/pdisc_pdis, /1, /p/15/pad/2/iocr_oe, /0, /p/15/pad/2/pdisc_pdis, /1, /p/15/pad/14/iocr_oe, /0, /p/15/pad/14/pdisc_pdis, /1, /p/15/pad/15/iocr_oe, /0, /p/15/pad/15/pdisc_pdis, /1, /p/15/pad/9/iocr_oe, /0, /p/15/pad/9/pdisc_pdis, /1, /p/15/pad/7/iocr_oe, /0, /p/15/pad/7/pdisc_pdis, /1, /p/15/pad/8/iocr_oe, /0, /p/15/pad/8/pdisc_pdis, /1, /p/15/pad/5/iocr_oe, /0, /p/15/pad/5/pdisc_pdis, /0, /p/15/pad/6/iocr_oe, /0, /p/15/pad/6/pdisc_pdis, /1, /p/15/pad/3/iocr_oe, /0, /p/15/pad/3/pdisc_pdis, /1, /p/15/pad/4/iocr_oe, /0, /p/15/pad/4/pdisc_pdis, /0, /eru/1/ers_etl/1/exisel_exsxb, /0, /eru/1/ers_etl/1/exicon_pe, /0, /eru/1/ers_etl/1/exicon_ocs, /0, /eru/1/ers_etl/1/exisel_exsxa, /0, /eru/1/ers_etl/0/exisel_exsxb, /0, /eru/1/ers_etl/0/exicon_pe, /0, /eru/1/ers_etl/0/exicon_ocs, /0, /eru/1/ers_etl/0/exisel_exsxa, /0, /eru/1/ogu/0/exocon_iss, /0, /eru/1/ogu/0/exocon_ipen1, /0, /eru/1/ogu/0/exocon_ipen2, /0, /eru/1/ogu/0/exocon_ipen0, /0, /eru/1/ogu/0/exocon_ipen3, /0, /eru/1/ogu/3/exocon_iss, /0, /eru/1/ogu/3/exocon_ipen1, /0, /eru/1/ogu/3/exocon_ipen2, /0, /eru/1/ogu/3/exocon_ipen0, /0, /eru/1/ogu/3/exocon_ipen3, /0, /eru/1/ogu/2/exocon_iss, /0, /eru/1/ogu/2/exocon_ipen1, /0, /eru/1/ogu/2/exocon_ipen2, /0, /eru/1/ogu/2/exocon_ipen0, /0, /eru/1/ogu/2/exocon_ipen3, /0, /eru/1/ogu/1/exocon_iss, /0, /eru/1/ogu/1/exocon_ipen1, /0, /eru/1/ogu/1/exocon_ipen2, /0, /eru/1/ogu/1/exocon_ipen0, /0, /eru/1/ogu/1/exocon_ipen3, /0, /eru/1/ers_etl/3/exisel_exsxb, /0, /eru/1/ers_etl/3/exicon_pe, /0, /eru/1/ers_etl/3/exicon_ocs, /0, /eru/1/ers_etl/3/exisel_exsxa, /0, /eru/1/ers_etl/2/exisel_exsxb, /0, /eru/1/ers_etl/2/exicon_pe, /0, /eru/1/ers_etl/2/exicon_ocs, /0, /eru/1/ers_etl/2/exisel_exsxa, /0, /dac/0/slice/1/cfg1_trigsel, /0, /dac/0/slice/0/cfg1_trigsel, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /p/4/pad/6/iocr_pcr, /0, /p/4/pad/6/iocr_oe, /0, /p/4/pad/6/hwsel_hw, /0, /p/4/pad/5/iocr_pcr, /0, /p/4/pad/5/iocr_oe, /0, /p/4/pad/5/hwsel_hw, /0, /p/4/pad/4/iocr_pcr, /0, /p/4/pad/4/iocr_oe, /0, /p/4/pad/4/hwsel_hw, /0, /p/4/pad/3/iocr_pcr, /0, /p/4/pad/3/iocr_oe, /0, /p/4/pad/3/hwsel_hw, /0, /p/4/pad/7/iocr_pcr, /0, /p/4/pad/7/iocr_oe, /0, /p/4/pad/7/hwsel_hw, /0, /p/4/pad/2/iocr_pcr, /0, /p/4/pad/2/iocr_oe, /0, /p/4/pad/2/hwsel_hw, /0, /p/4/pad/1/iocr_pcr, /0, /p/4/pad/1/iocr_oe, /0, /p/4/pad/1/hwsel_hw, /0, /p/4/pad/0/iocr_pcr, /0, /p/4/pad/0/iocr_oe, /0, /p/4/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /0, /p/1/pad/5/iocr_oe, /0, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /1, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/9/iocr_pcr, /0, /p/1/pad/9/iocr_oe, /0, /p/1/pad/9/hwsel_hw, /0, /p/1/pad/8/iocr_pcr, /0, /p/1/pad/8/iocr_oe, /0, /p/1/pad/8/hwsel_hw, /0, /p/1/pad/7/iocr_pcr, /0, /p/1/pad/7/iocr_oe, /0, /p/1/pad/7/hwsel_hw, /0, /p/1/pad/6/iocr_pcr, /0, /p/1/pad/6/iocr_oe, /0, /p/1/pad/6/hwsel_hw, /0, /p/1/pad/12/iocr_pcr, /0, /p/1/pad/12/iocr_oe, /0, /p/1/pad/12/hwsel_hw, /0, /p/1/pad/11/iocr_pcr, /0, /p/1/pad/11/iocr_oe, /1, /p/1/pad/11/hwsel_hw, /0, /p/1/pad/10/iocr_pcr, /0, /p/1/pad/10/iocr_oe, /0, /p/1/pad/10/hwsel_hw, /0, /p/1/pad/15/iocr_pcr, /0, /p/1/pad/15/iocr_oe, /0, /p/1/pad/15/hwsel_hw, /0, /p/1/pad/13/iocr_pcr, /0, /p/1/pad/13/iocr_oe, /0, /p/1/pad/13/hwsel_hw, /0, /p/1/pad/14/iocr_pcr, /0, /p/1/pad/14/iocr_oe, /0, /p/1/pad/14/hwsel_hw, /0, /p/14/pad/15/iocr_oe, /0, /p/14/pad/15/pdisc_pdis, /1, /p/14/pad/12/iocr_oe, /0, /p/14/pad/12/pdisc_pdis, /1, /p/14/pad/1/iocr_oe, /0, /p/14/pad/1/pdisc_pdis, /1, /p/14/pad/0/iocr_oe, /0, /p/14/pad/0/pdisc_pdis, /1, /p/14/pad/14/iocr_oe, /0, /p/14/pad/14/pdisc_pdis, /1, /p/14/pad/3/iocr_oe, /0, /p/14/pad/3/pdisc_pdis, /1, /p/14/pad/2/iocr_oe, /0, /p/14/pad/2/pdisc_pdis, /1, /p/14/pad/13/iocr_oe, /0, /p/14/pad/13/pdisc_pdis, /1, /p/14/pad/7/iocr_oe, /0, /p/14/pad/7/pdisc_pdis, /1, /p/14/pad/6/iocr_oe, /0, /p/14/pad/6/pdisc_pdis, /1, /p/14/pad/5/iocr_oe, /0, /p/14/pad/5/pdisc_pdis, /1, /p/14/pad/4/iocr_oe, /0, /p/14/pad/4/pdisc_pdis, /1, /p/14/pad/9/iocr_oe, /0, /p/14/pad/9/pdisc_pdis, /1, /p/14/pad/8/iocr_oe, /0, /p/14/pad/8/pdisc_pdis, /1, /p/3/pad/11/iocr_pcr, /0, /p/3/pad/11/iocr_oe, /0, /p/3/pad/11/hwsel_hw, /0, /p/3/pad/12/iocr_pcr, /0, /p/3/pad/12/iocr_oe, /0, /p/3/pad/12/hwsel_hw, /0, /p/3/pad/13/iocr_pcr, /0, /p/3/pad/13/iocr_oe, /0, /p/3/pad/13/hwsel_hw, /0, /p/3/pad/14/iocr_pcr, /0, /p/3/pad/14/iocr_oe, /0, /p/3/pad/14/hwsel_hw, /0, /p/3/pad/10/iocr_pcr, /0, /p/3/pad/10/iocr_oe, /0, /p/3/pad/10/hwsel_hw, /0, /p/3/pad/1/iocr_pcr, /0, /p/3/pad/1/iocr_oe, /0, /p/3/pad/1/hwsel_hw, /0, /p/3/pad/0/iocr_pcr, /0, /p/3/pad/0/iocr_oe, /0, /p/3/pad/0/hwsel_hw, /0, /p/3/pad/3/iocr_pcr, /0, /p/3/pad/3/iocr_oe, /0, /p/3/pad/3/hwsel_hw, /0, /p/3/pad/2/iocr_pcr, /0, /p/3/pad/2/iocr_oe, /0, /p/3/pad/2/hwsel_hw, /0, /p/3/pad/5/iocr_pcr, /0, /p/3/pad/5/iocr_oe, /0, /p/3/pad/5/hwsel_hw, /0, /p/3/pad/4/iocr_pcr, /0, /p/3/pad/4/iocr_oe, /0, /p/3/pad/4/hwsel_hw, /0, /p/3/pad/7/iocr_pcr, /0, /p/3/pad/7/iocr_oe, /0, /p/3/pad/7/hwsel_hw, /0, /p/3/pad/6/iocr_pcr, /0, /p/3/pad/6/iocr_oe, /0, /p/3/pad/6/hwsel_hw, /0, /p/3/pad/9/iocr_pcr, /0, /p/3/pad/9/iocr_oe, /0, /p/3/pad/9/hwsel_hw, /0, /p/3/pad/15/iocr_pcr, /0, /p/3/pad/15/iocr_oe, /0, /p/3/pad/15/hwsel_hw, /0, /p/3/pad/8/iocr_pcr, /0, /p/3/pad/8/iocr_oe, /0, /p/3/pad/8/hwsel_hw, /0, /p/6/pad/0/iocr_pcr, /0, /p/6/pad/0/iocr_oe, /0, /p/6/pad/0/hwsel_hw, /0, /p/6/pad/4/iocr_pcr, /0, /p/6/pad/4/iocr_oe, /0, /p/6/pad/4/hwsel_hw, /0, /p/6/pad/3/iocr_pcr, /0, /p/6/pad/3/iocr_oe, /0, /p/6/pad/3/hwsel_hw, /0, /p/6/pad/2/iocr_pcr, /0, /p/6/pad/2/iocr_oe, /0, /p/6/pad/2/hwsel_hw, /0, /p/6/pad/1/iocr_pcr, /0, /p/6/pad/1/iocr_oe, /0, /p/6/pad/1/hwsel_hw, /0, /p/6/pad/6/iocr_pcr, /0, /p/6/pad/6/iocr_oe, /0, /p/6/pad/6/hwsel_hw, /0, /p/6/pad/5/iocr_pcr, /0, /p/6/pad/5/iocr_oe, /0, /p/6/pad/5/hwsel_hw, /0, /p/2/pad/12/iocr_pcr, /0, /p/2/pad/12/iocr_oe, /0, /p/2/pad/12/hwsel_hw, /0, /p/2/pad/13/iocr_pcr, /0, /p/2/pad/13/iocr_oe, /0, /p/2/pad/13/hwsel_hw, /0, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/hwsel_hw, /0, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/15/iocr_pcr, /0, /p/2/pad/15/iocr_oe, /0, /p/2/pad/15/hwsel_hw, /0, /p/2/pad/14/iocr_pcr, /0, /p/2/pad/14/iocr_oe, /0, /p/2/pad/14/hwsel_hw, /0, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /0, /p/0/pad/2/iocr_oe, /1, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /2, /p/0/pad/5/iocr_oe, /1, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /1, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /1, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /2, /p/0/pad/11/iocr_oe, /1, /p/0/pad/11/hwsel_hw, /0, /eth/0/eth/con_rxd1, /0, /eth/0/eth/con_rxd0, /0, /eth/0/eth/con_crs_dv, /0, /eth/0/eth/con_rmii, /0, /eth/0/eth/con_mdio, /0, /eth/0/eth/con_col, /0, /eth/0/eth/con_rxer, /0, /eth/0/eth/con_clk_tx, /0, /eth/0/eth/con_rxd3, /0, /eth/0/eth/con_rxd2, /0, /eth/0/eth/con_crs, /0, /ecat/0/ecat/con_conp0_rxd1, /0, /ecat/0/ecat/con_conp0_rxd0, /0, /ecat/0/ecat/con_conp0_rxd2, /0, /ecat/0/ecat/con_conp0_rxd3, /0, /ecat/0/ecat/con_conp1_link, /0, /ecat/0/ecat/con_conp1_rx_err, /0, /ecat/0/ecat/con_con_latchin1sel, /0, /ecat/0/ecat/con_con_latchin0sel, /0, /ecat/0/ecat/con_conp0_rx_err, /0, /ecat/0/ecat/con_conp0_link, /0, /ecat/0/ecat/con_conp0_rx_dv, /0, /ecat/0/ecat/con_conp0_rx_clk, /0, /ecat/0/ecat/con_conp0_tx_clk, /0, /ecat/0/ecat/con_conp1_rxd3, /0, /ecat/0/ecat/con_conp1_rxd1, /0, /ecat/0/ecat/con_conp1_rx_clk, /0, /ecat/0/ecat/con_conp1_rxd2, /0, /ecat/0/ecat/con_conp1_rx_dv, /0, /ecat/0/ecat/con_conp1_rxd0, /0, /ecat/0/ecat/con_conp1_tx_clk, /0, /ecat/0/ecat/con_con_mdio, /0, /dlr/0/ch/10/srsel_rs, /0, /dlr/0/ch/2/srsel_rs, /12, /dlr/0/ch/3/srsel_rs, /0, /dlr/0/ch/0/srsel_rs, /0, /dlr/0/ch/11/srsel_rs, /0, /dlr/0/ch/1/srsel_rs, /0, /dlr/0/ch/6/srsel_rs, /0, /dlr/0/ch/7/srsel_rs, /0, /dlr/0/ch/4/srsel_rs, /0, /dlr/0/ch/5/srsel_rs, /11, /dlr/0/ch/8/srsel_rs, /0, /dlr/0/ch/9/srsel_rs, /0, /ccu4/1/cc4/3/ins_ev1is, /0, /ccu4/1/cc4/3/ins_ev2is, /0, /ccu4/1/cc4/3/ins_ev0is, /0, /ccu4/1/cc4/3/srs_e1sr, /0, /ccu4/1/cc4/3/srs_e2sr, /0, /ccu4/1/cc4/3/srs_e0sr, /0, /ccu4/1/cc4/3/cmc_tce, /0, /ccu4/1/cc4/3/srs_cmsr, /0, /ccu4/1/cc4/3/srs_posr, /0, /ccu4/1/cc4/1/ins_ev1is, /0, /ccu4/1/cc4/1/ins_ev2is, /0, /ccu4/1/cc4/1/ins_ev0is, /0, /ccu4/1/cc4/1/srs_e1sr, /0, /ccu4/1/cc4/1/srs_e2sr, /0, /ccu4/1/cc4/1/srs_e0sr, /0, /ccu4/1/cc4/1/cmc_tce, /0, /ccu4/1/cc4/1/srs_cmsr, /0, /ccu4/1/cc4/1/srs_posr, /0, /ccu4/1/cc4/2/ins_ev1is, /0, /ccu4/1/cc4/2/ins_ev2is, /0, /ccu4/1/cc4/2/ins_ev0is, /0, /ccu4/1/cc4/2/srs_e1sr, /0, /ccu4/1/cc4/2/srs_e2sr, /0, /ccu4/1/cc4/2/srs_e0sr, /0, /ccu4/1/cc4/2/cmc_tce, /0, /ccu4/1/cc4/2/srs_cmsr, /0, /ccu4/1/cc4/2/srs_posr, /0, /ccu4/1/global/gctrl_pcis, /0, /ccu4/1/cc4/0/ins_ev1is, /0, /ccu4/1/cc4/0/ins_ev2is, /0, /ccu4/1/cc4/0/ins_ev0is, /0, /ccu4/1/cc4/0/srs_e1sr, /0, /ccu4/1/cc4/0/srs_e2sr, /0, /ccu4/1/cc4/0/srs_e0sr, /0, /ccu4/1/cc4/0/srs_cmsr, /0, /ccu4/1/cc4/0/srs_posr, /0, /dma8/0/ch_adv/0/cfgh_src_per, /2, /dma8/0/ch_adv/0/cfgh_dest_per, /0, /dma8/0/ch_adv/1/cfgh_src_per, /0, /dma8/0/ch_adv/1/cfgh_dest_per, /5, /dma8/0/ch/5/cfgh_src_per, /3, /dma8/0/ch/5/cfgh_dest_per, /0, /dma8/0/ch/4/cfgh_src_per, /0, /dma8/0/ch/4/cfgh_dest_per, /0, /dma8/0/ch/3/cfgh_src_per, /0, /dma8/0/ch/3/cfgh_dest_per, /0, /dma8/0/ch/2/cfgh_src_per, /0, /dma8/0/ch/2/cfgh_dest_per, /0, /dma8/0/ch/6/cfgh_src_per, /0, /dma8/0/ch/6/cfgh_dest_per, /0, /dma8/0/ch/7/cfgh_src_per, /0, /dma8/0/ch/7/cfgh_dest_per, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_posr, /0, /usic/1/channel/0/dx0cr_dsel, /0, /usic/1/channel/0/ccr_hpcen, /0, /usic/1/channel/0/dx2cr_dsel, /0, /usic/1/channel/0/dx4cr_dsel, /0, /usic/1/channel/0/dx3cr_dsel, /0, /usic/1/channel/0/dx1cr_dsel, /0, /usic/1/channel/0/dx5cr_dsel, /0, /usic/1/channel/0/rbctr_srbien, /0, /usic/1/channel/0/rbctr_srbinp, /0, /usic/1/channel/0/ccr_aien, /1, /usic/1/channel/0/inpr_ainp, /1, /usic/1/channel/0/ccr_brgien, /0, /usic/1/channel/0/inpr_pinp, /2, /usic/1/channel/0/rbctr_rberien, /0, /usic/1/channel/0/rbctr_arbinp, /0, /usic/1/channel/0/ccr_tsien, /0, /usic/1/channel/0/inpr_tsinp, /0, /usic/1/channel/0/rbctr_arbien, /0, /usic/1/channel/0/tbctr_tberien, /0, /usic/1/channel/0/tbctr_atbinp, /0, /usic/1/channel/0/ccr_tbien, /0, /usic/1/channel/0/inpr_tbinp, /0, /usic/1/channel/0/ccr_rsien, /1, /usic/1/channel/0/ccr_dlien, /0, /usic/1/channel/0/tbctr_stbien, /0, /usic/1/channel/0/tbctr_stbinp, /0, /usic/1/channel/0/ccr_rien, /1, /usic/1/channel/0/inpr_rinp, /1, /usic/1/channel/0/rbctr_dptr, /0, /usic/1/channel/0/tbctr_dptr, /0, /usic/1/channel/0/rbctr_size, /0, /usic/1/channel/0/tbctr_size, /0, /usic/1/channel/1/dx0cr_dsel, /0, /usic/1/channel/1/ccr_hpcen, /0, /usic/1/channel/1/dx2cr_dsel, /0, /usic/1/channel/1/dx4cr_dsel, /0, /usic/1/channel/1/dx3cr_dsel, /0, /usic/1/channel/1/dx1cr_dsel, /0, /usic/1/channel/1/dx5cr_dsel, /0, /usic/1/channel/1/rbctr_srbien, /0, /usic/1/channel/1/rbctr_srbinp, /0, /usic/1/channel/1/ccr_aien, /0, /usic/1/channel/1/inpr_ainp, /0, /usic/1/channel/1/ccr_brgien, /0, /usic/1/channel/1/inpr_pinp, /0, /usic/1/channel/1/rbctr_rberien, /0, /usic/1/channel/1/rbctr_arbinp, /0, /usic/1/channel/1/ccr_tsien, /0, /usic/1/channel/1/inpr_tsinp, /0, /usic/1/channel/1/rbctr_arbien, /0, /usic/1/channel/1/tbctr_tberien, /0, /usic/1/channel/1/tbctr_atbinp, /0, /usic/1/channel/1/ccr_tbien, /0, /usic/1/channel/1/inpr_tbinp, /0, /usic/1/channel/1/ccr_rsien, /0, /usic/1/channel/1/ccr_dlien, /0, /usic/1/channel/1/tbctr_stbien, /0, /usic/1/channel/1/tbctr_stbinp, /0, /usic/1/channel/1/ccr_rien, /0, /usic/1/channel/1/inpr_rinp, /0, /usic/1/channel/1/rbctr_dptr, /0, /usic/1/channel/1/tbctr_dptr, /0, /usic/1/channel/1/rbctr_size, /0, /usic/1/channel/1/tbctr_size, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/63/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/62/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/61/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/60/iser_setena, /0, /cpu/0/nvic/interrupt/8/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/108/iser_setena, /0, /cpu/0/nvic/interrupt/109/iser_setena, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/77/iser_setena, /0, /cpu/0/nvic/interrupt/76/iser_setena, /0, /cpu/0/nvic/interrupt/79/iser_setena, /0, /cpu/0/nvic/interrupt/78/iser_setena, /0, /cpu/0/nvic/interrupt/42/iser_setena, /0, /cpu/0/nvic/interrupt/46/iser_setena, /0, /cpu/0/nvic/interrupt/45/iser_setena, /0, /cpu/0/nvic/interrupt/44/iser_setena, /0, /cpu/0/nvic/interrupt/43/iser_setena, /0, /cpu/0/nvic/interrupt/49/iser_setena, /0, /cpu/0/nvic/interrupt/48/iser_setena, /0, /cpu/0/nvic/interrupt/47/iser_setena, /0, /cpu/0/nvic/interrupt/51/iser_setena, /0, /cpu/0/nvic/interrupt/50/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/32/iser_setena, /0, /cpu/0/nvic/interrupt/33/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/89/iser_setena, /0, /cpu/0/nvic/interrupt/87/iser_setena, /0, /cpu/0/nvic/interrupt/88/iser_setena, /0, /cpu/0/nvic/interrupt/81/iser_setena, /0, /cpu/0/nvic/interrupt/82/iser_setena, /0, /cpu/0/nvic/interrupt/80/iser_setena, /0, /cpu/0/nvic/interrupt/85/iser_setena, /0, /cpu/0/nvic/interrupt/86/iser_setena, /0, /cpu/0/nvic/interrupt/83/iser_setena, /0, /cpu/0/nvic/interrupt/84/iser_setena, /0, /cpu/0/nvic/interrupt/90/iser_setena, /0, /cpu/0/nvic/interrupt/91/iser_setena, /0, /cpu/0/nvic/interrupt/92/iser_setena, /0, /cpu/0/nvic/interrupt/93/iser_setena, /0, /cpu/0/nvic/interrupt/94/iser_setena, /0, /cpu/0/nvic/interrupt/95/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/107/iser_setena, /0, /cpu/0/nvic/interrupt/106/iser_setena, /0, /cpu/0/nvic/interrupt/105/iser_setena, /1, /cpu/0/nvic/interrupt/104/iser_setena, /0, /cpu/0/nvic/interrupt/102/iser_setena, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /scu/0/gcu/interrupt/rtctick/nmireqen_pi, /0, /scu/0/hcu/hdcr_wkupsel, /0, /scu/0/hcu/hdcr_gpi0sel, /0, /scu/0/gcu/interrupt/prewarn/nmireqen_prwarn, /0, /scu/0/gcu/interrupt/rtcalarm/nmireqen_ai, /0, /scu/0/gcu/interrupt/erunmi/3/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/0/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/1/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/2/nmireqen_eru, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/0/ch/2/gchctr_resreg, /0, /vadc/0/group/0/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/2/gchctr_iclsel, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/0/ch/1/galias_alias1, /0, /vadc/0/group/0/ch/1/gchctr_resreg, /0, /vadc/0/group/0/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/1/gchctr_iclsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/ch/2/gchctr_resreg, /0, /vadc/0/group/1/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/2/gchctr_iclsel, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/4/gchctr_resreg, /0, /vadc/0/group/1/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/4/gchctr_iclsel, /0, /vadc/0/group/1/ch/5/gchctr_resreg, /0, /vadc/0/group/1/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/5/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/7/gchctr_resreg, /0, /vadc/0/group/1/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/7/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /can/0/mo/35/moipr_rxinp, /0, /can/0/mo/35/moipr_txinp, /0, /can/0/mo/34/moipr_rxinp, /0, /can/0/mo/34/moipr_txinp, /0, /can/0/mo/33/moipr_rxinp, /0, /can/0/mo/33/moipr_txinp, /0, /can/0/mo/32/moipr_rxinp, /0, /can/0/mo/32/moipr_txinp, /0, /can/0/mo/31/moipr_rxinp, /0, /can/0/mo/31/moipr_txinp, /0, /can/0/mo/30/moipr_rxinp, /0, /can/0/mo/30/moipr_txinp, /0, /can/0/mo/39/moipr_rxinp, /0, /can/0/mo/39/moipr_txinp, /0, /can/0/mo/38/moipr_rxinp, /0, /can/0/mo/38/moipr_txinp, /0, /can/0/mo/37/moipr_rxinp, /0, /can/0/mo/37/moipr_txinp, /0, /can/0/mo/36/moipr_rxinp, /0, /can/0/mo/36/moipr_txinp, /0, /can/0/mo/9/moipr_rxinp, /0, /can/0/mo/9/moipr_txinp, /0, /can/0/mo/60/moipr_rxinp, /0, /can/0/mo/60/moipr_txinp, /0, /can/0/mo/7/moipr_rxinp, /0, /can/0/mo/7/moipr_txinp, /0, /can/0/mo/8/moipr_rxinp, /0, /can/0/mo/8/moipr_txinp, /0, /can/0/mo/5/moipr_rxinp, /0, /can/0/mo/5/moipr_txinp, /0, /can/0/mo/6/moipr_rxinp, /0, /can/0/mo/6/moipr_txinp, /0, /can/0/mo/22/moipr_rxinp, /0, /can/0/mo/22/moipr_txinp, /0, /can/0/mo/21/moipr_rxinp, /0, /can/0/mo/21/moipr_txinp, /0, /can/0/mo/24/moipr_rxinp, /0, /can/0/mo/24/moipr_txinp, /0, /can/0/mo/23/moipr_rxinp, /0, /can/0/mo/23/moipr_txinp, /0, /can/0/node/0/npcr_rxsel, /0, /can/0/node/0/nipr_cfcinp, /0, /can/0/node/0/nipr_lecinp, /0, /can/0/node/0/nipr_alinp, /0, /can/0/node/0/nipr_trinp, /0, /can/0/node/1/npcr_rxsel, /0, /can/0/node/1/nipr_cfcinp, /0, /can/0/node/1/nipr_lecinp, /0, /can/0/node/1/nipr_alinp, /0, /can/0/node/1/nipr_trinp, /0, /can/0/mo/20/moipr_rxinp, /0, /can/0/mo/20/moipr_txinp, /0, /can/0/mo/29/moipr_rxinp, /0, /can/0/mo/29/moipr_txinp, /0, /can/0/mo/61/moipr_rxinp, /0, /can/0/mo/61/moipr_txinp, /0, /can/0/mo/26/moipr_rxinp, /0, /can/0/mo/26/moipr_txinp, /0, /can/0/mo/25/moipr_rxinp, /0, /can/0/mo/25/moipr_txinp, /0, /can/0/mo/62/moipr_rxinp, /0, /can/0/mo/62/moipr_txinp, /0, /can/0/mo/28/moipr_rxinp, /0, /can/0/mo/28/moipr_txinp, /0, /can/0/mo/63/moipr_rxinp, /0, /can/0/mo/63/moipr_txinp, /0, /can/0/mo/27/moipr_rxinp, /0, /can/0/mo/27/moipr_txinp, /0, /can/0/mo/58/moipr_rxinp, /0, /can/0/mo/58/moipr_txinp, /0, /can/0/mo/59/moipr_rxinp, /0, /can/0/mo/59/moipr_txinp, /0, /can/0/mo/0/moipr_rxinp, /0, /can/0/mo/0/moipr_txinp, /0, /can/0/mo/13/moipr_rxinp, /0, /can/0/mo/13/moipr_txinp, /0, /can/0/mo/1/moipr_rxinp, /0, /can/0/mo/1/moipr_txinp, /0, /can/0/mo/2/moipr_rxinp, /0, /can/0/mo/2/moipr_txinp, /0, /can/0/mo/12/moipr_rxinp, /0, /can/0/mo/12/moipr_txinp, /0, /can/0/mo/3/moipr_rxinp, /0, /can/0/mo/3/moipr_txinp, /0, /can/0/mo/11/moipr_rxinp, /0, /can/0/mo/11/moipr_txinp, /0, /can/0/mo/4/moipr_rxinp, /0, /can/0/mo/4/moipr_txinp, /0, /can/0/mo/10/moipr_rxinp, /0, /can/0/mo/10/moipr_txinp, /0, /can/0/mo/17/moipr_rxinp, /0, /can/0/mo/17/moipr_txinp, /0, /can/0/mo/52/moipr_rxinp, /0, /can/0/mo/52/moipr_txinp, /0, /can/0/mo/16/moipr_rxinp, /0, /can/0/mo/16/moipr_txinp, /0, /can/0/mo/53/moipr_rxinp, /0, /can/0/mo/53/moipr_txinp, /0, /can/0/mo/50/moipr_rxinp, /0, /can/0/mo/50/moipr_txinp, /0, /can/0/mo/15/moipr_rxinp, /0, /can/0/mo/15/moipr_txinp, /0, /can/0/mo/51/moipr_rxinp, /0, /can/0/mo/51/moipr_txinp, /0, /can/0/mo/14/moipr_rxinp, /0, /can/0/mo/14/moipr_txinp, /0, /can/0/mo/56/moipr_rxinp, /0, /can/0/mo/56/moipr_txinp, /0, /can/0/mo/57/moipr_rxinp, /0, /can/0/mo/57/moipr_txinp, /0, /can/0/mo/54/moipr_rxinp, /0, /can/0/mo/54/moipr_txinp, /0, /can/0/mo/19/moipr_rxinp, /0, /can/0/mo/19/moipr_txinp, /0, /can/0/mo/18/moipr_rxinp, /0, /can/0/mo/18/moipr_txinp, /0, /can/0/mo/55/moipr_rxinp, /0, /can/0/mo/55/moipr_txinp, /0, /can/0/mo/47/moipr_rxinp, /0, /can/0/mo/47/moipr_txinp, /0, /can/0/mo/48/moipr_rxinp, /0, /can/0/mo/48/moipr_txinp, /0, /can/0/mo/49/moipr_rxinp, /0, /can/0/mo/49/moipr_txinp, /0, /can/0/mo/40/moipr_rxinp, /0, /can/0/mo/40/moipr_txinp, /0, /can/0/mo/41/moipr_rxinp, /0, /can/0/mo/41/moipr_txinp, /0, /can/0/mo/42/moipr_rxinp, /0, /can/0/mo/42/moipr_txinp, /0, /can/0/mo/43/moipr_rxinp, /0, /can/0/mo/43/moipr_txinp, /0, /can/0/mo/44/moipr_rxinp, /0, /can/0/mo/44/moipr_txinp, /0, /can/0/mo/45/moipr_rxinp, /0, /can/0/mo/45/moipr_txinp, /0, /can/0/mo/46/moipr_rxinp, /0, /can/0/mo/46/moipr_txinp, /0, /cpu/0/nvic/interrupt/103/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0]


Dec 30, 2025 2:06:24 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Dec 30 14:06:24 GMT+08:00 2025


Dec 30, 2025 2:06:24 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
reserved([DMA_CH0sv0,0,DMA_CH0sv1,_],'dma_ch$0554107920$0'),
reserved([dlr,0,ch,_],'dma_ch$1048731388$0'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
signal('dma_ch$0554107920$0',dma_int,'dma_ch$0554107920$0$dma_int'),
signal('dma_ch$0554107920$0',src_req,'dma_ch$0554107920$0$src_req'),
signal('dma_ch$0554107920$0',dest_req,'dma_ch$0554107920$0$dest_req'),
signal('dma_ch$1048731388$0',in,'dma_ch$1048731388$0$in'),
signal('dma_ch$1048731388$0',out,'dma_ch$1048731388$0$out'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
connected('dma_ch$0554107920$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('dma_ch$1048731388$0$out','dma_ch$0554107920$0$src_req',1),
uri_element_range(DMA_CH0sv0,[dma4, dma8]),
uri_element_range(DMA_CH0sv1,[ch, ch_adv]),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 2:06:24 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 169


Dec 30, 2025 2:06:24 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/trap/0/ulpwdg, /clock_xmc4$01047137491$0, /scu/0/clkctrl/0/wdt, /clock_xmc4$01551372375$0, /scu/0/clkctrl/0/usb, /clock_xmc4$01551373850$0, /scu/0/clkctrl/0/sys, /clock_xmc4$01551375569$0, /scu/0/clkctrl/0/pll, /clock_xmc4$01551378862$0, /scu/0/clkctrl/0/sdmmc, /clock_xmc4$01551381723$0, /scu/0/clkctrl/0/cpu, /clock_xmc4$01551391222$0, /scu/0/clkctrl/0/ccu, /clock_xmc4$01551391625$0, /scu/0/trap/0/usbvcolock, /clock_xmc4$0261647995$0, /scu/0/pwrctrl/0/hibernate, /clock_xmc4$0778278092$0, /scu/0/trap/0/sysoscwd, /clock_xmc4$1091210735$0, /scu/0/rtcclksel, /clock_xmc4$1142722683$0, /scu/0/trap/0/sysvcolock, /clock_xmc4$1586947406$0, /scu/0/clkctrl/0/perbridge, /clock_xmc4$494804424$0, /debug_port/0/pad/0, /cpu_ctrl_xmc4$01540614004$0, /debug_port/0/pad/1, /cpu_ctrl_xmc4$01540614322$0, /cpu/0/exception/nmi, /cpu_ctrl_xmc4$01637679009$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc4$0571328980$0, /cpu/0/exception/busfault, /cpu_ctrl_xmc4$1763234541$0, /cpu/0/exception/memmanage, /cpu_ctrl_xmc4$1768468879$0, /cpu/0/exception/usagefault, /cpu_ctrl_xmc4$1814460844$0, /cpu/0/debug, /cpu_ctrl_xmc4$1964564605$0, /p/0/pad/2, /digital_io$01383135420$0, /p/1/pad/11, /digital_io$01893669597$1, /devicepackage/0/72, /digital_io$02001255827$1, /p/1/pad/4, /digital_io$1890763522$2, /devicepackage/0/75, /digital_io$255655180$2, /devicepackage/0/100, /digital_io$36800462$0, /dma8/0/ch/5, /dma_ch$0554107920$0, /dlr/0/ch/3, /dma_ch$1048731388$0, /cpu/0/nvic/interrupt/105, /global_dma$01504023790$0, /p/0/pad/4, /spi_master$01389259345$0, /p/0/pad/5, /spi_master$01389259346$0, /devicepackage/0/98, /spi_master$01515434203$0, /devicepackage/0/97, /spi_master$01515434204$0, /dlr/0/ch/5, /spi_master$02067065651$0, /dlr/0/ch/2, /spi_master$02067065713$0, /dma8/0/ch_adv/1, /spi_master$0259907585$0, /dma8/0/ch_adv/0, /spi_master$0259907647$0, /usic/1/channel/0, /spi_master$502965524$0, /p/0/pad/11, /spi_master$562750778$0, /devicepackage/0/95, /spi_master$946297476$0]


Dec 30, 2025 2:06:24 PM java.util.logging.LogManager$RootLogger log
INFO: [/hcu_port/0/pad/0/hdcr_hibioxsel_oe, /1, /hcu_port/0/pad/0/hdcr_hibioxsel_pcr, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_oe, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_pcr, /0, /p/5/pad/7/iocr_pcr, /0, /p/5/pad/7/iocr_oe, /0, /p/5/pad/7/hwsel_hw, /0, /p/5/pad/6/iocr_pcr, /0, /p/5/pad/6/iocr_oe, /0, /p/5/pad/6/hwsel_hw, /0, /p/5/pad/9/iocr_pcr, /0, /p/5/pad/9/iocr_oe, /0, /p/5/pad/9/hwsel_hw, /0, /p/5/pad/8/iocr_pcr, /0, /p/5/pad/8/iocr_oe, /0, /p/5/pad/8/hwsel_hw, /0, /p/5/pad/3/iocr_pcr, /0, /p/5/pad/3/iocr_oe, /0, /p/5/pad/3/hwsel_hw, /0, /p/5/pad/2/iocr_pcr, /0, /p/5/pad/2/iocr_oe, /0, /p/5/pad/2/hwsel_hw, /0, /p/5/pad/5/iocr_pcr, /0, /p/5/pad/5/iocr_oe, /0, /p/5/pad/5/hwsel_hw, /0, /p/5/pad/4/iocr_pcr, /0, /p/5/pad/4/iocr_oe, /0, /p/5/pad/4/hwsel_hw, /0, /p/5/pad/11/iocr_pcr, /0, /p/5/pad/11/iocr_oe, /0, /p/5/pad/11/hwsel_hw, /0, /p/5/pad/1/iocr_pcr, /0, /p/5/pad/1/iocr_oe, /0, /p/5/pad/1/hwsel_hw, /0, /p/5/pad/10/iocr_pcr, /0, /p/5/pad/10/iocr_oe, /0, /p/5/pad/10/hwsel_hw, /0, /p/5/pad/0/iocr_pcr, /0, /p/5/pad/0/iocr_oe, /0, /p/5/pad/0/hwsel_hw, /0, /p/15/pad/12/iocr_oe, /0, /p/15/pad/12/pdisc_pdis, /1, /p/15/pad/13/iocr_oe, /0, /p/15/pad/13/pdisc_pdis, /1, /p/15/pad/2/iocr_oe, /0, /p/15/pad/2/pdisc_pdis, /1, /p/15/pad/14/iocr_oe, /0, /p/15/pad/14/pdisc_pdis, /1, /p/15/pad/15/iocr_oe, /0, /p/15/pad/15/pdisc_pdis, /1, /p/15/pad/9/iocr_oe, /0, /p/15/pad/9/pdisc_pdis, /1, /p/15/pad/7/iocr_oe, /0, /p/15/pad/7/pdisc_pdis, /1, /p/15/pad/8/iocr_oe, /0, /p/15/pad/8/pdisc_pdis, /1, /p/15/pad/5/iocr_oe, /0, /p/15/pad/5/pdisc_pdis, /0, /p/15/pad/6/iocr_oe, /0, /p/15/pad/6/pdisc_pdis, /1, /p/15/pad/3/iocr_oe, /0, /p/15/pad/3/pdisc_pdis, /1, /p/15/pad/4/iocr_oe, /0, /p/15/pad/4/pdisc_pdis, /0, /eru/1/ers_etl/1/exisel_exsxb, /0, /eru/1/ers_etl/1/exicon_pe, /0, /eru/1/ers_etl/1/exicon_ocs, /0, /eru/1/ers_etl/1/exisel_exsxa, /0, /eru/1/ers_etl/0/exisel_exsxb, /0, /eru/1/ers_etl/0/exicon_pe, /0, /eru/1/ers_etl/0/exicon_ocs, /0, /eru/1/ers_etl/0/exisel_exsxa, /0, /eru/1/ogu/0/exocon_iss, /0, /eru/1/ogu/0/exocon_ipen1, /0, /eru/1/ogu/0/exocon_ipen2, /0, /eru/1/ogu/0/exocon_ipen0, /0, /eru/1/ogu/0/exocon_ipen3, /0, /eru/1/ogu/3/exocon_iss, /0, /eru/1/ogu/3/exocon_ipen1, /0, /eru/1/ogu/3/exocon_ipen2, /0, /eru/1/ogu/3/exocon_ipen0, /0, /eru/1/ogu/3/exocon_ipen3, /0, /eru/1/ogu/2/exocon_iss, /0, /eru/1/ogu/2/exocon_ipen1, /0, /eru/1/ogu/2/exocon_ipen2, /0, /eru/1/ogu/2/exocon_ipen0, /0, /eru/1/ogu/2/exocon_ipen3, /0, /eru/1/ogu/1/exocon_iss, /0, /eru/1/ogu/1/exocon_ipen1, /0, /eru/1/ogu/1/exocon_ipen2, /0, /eru/1/ogu/1/exocon_ipen0, /0, /eru/1/ogu/1/exocon_ipen3, /0, /eru/1/ers_etl/3/exisel_exsxb, /0, /eru/1/ers_etl/3/exicon_pe, /0, /eru/1/ers_etl/3/exicon_ocs, /0, /eru/1/ers_etl/3/exisel_exsxa, /0, /eru/1/ers_etl/2/exisel_exsxb, /0, /eru/1/ers_etl/2/exicon_pe, /0, /eru/1/ers_etl/2/exicon_ocs, /0, /eru/1/ers_etl/2/exisel_exsxa, /0, /dac/0/slice/1/cfg1_trigsel, /0, /dac/0/slice/0/cfg1_trigsel, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /p/4/pad/6/iocr_pcr, /0, /p/4/pad/6/iocr_oe, /0, /p/4/pad/6/hwsel_hw, /0, /p/4/pad/5/iocr_pcr, /0, /p/4/pad/5/iocr_oe, /0, /p/4/pad/5/hwsel_hw, /0, /p/4/pad/4/iocr_pcr, /0, /p/4/pad/4/iocr_oe, /0, /p/4/pad/4/hwsel_hw, /0, /p/4/pad/3/iocr_pcr, /0, /p/4/pad/3/iocr_oe, /0, /p/4/pad/3/hwsel_hw, /0, /p/4/pad/7/iocr_pcr, /0, /p/4/pad/7/iocr_oe, /0, /p/4/pad/7/hwsel_hw, /0, /p/4/pad/2/iocr_pcr, /0, /p/4/pad/2/iocr_oe, /0, /p/4/pad/2/hwsel_hw, /0, /p/4/pad/1/iocr_pcr, /0, /p/4/pad/1/iocr_oe, /0, /p/4/pad/1/hwsel_hw, /0, /p/4/pad/0/iocr_pcr, /0, /p/4/pad/0/iocr_oe, /0, /p/4/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /0, /p/1/pad/5/iocr_oe, /0, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /1, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/9/iocr_pcr, /0, /p/1/pad/9/iocr_oe, /0, /p/1/pad/9/hwsel_hw, /0, /p/1/pad/8/iocr_pcr, /0, /p/1/pad/8/iocr_oe, /0, /p/1/pad/8/hwsel_hw, /0, /p/1/pad/7/iocr_pcr, /0, /p/1/pad/7/iocr_oe, /0, /p/1/pad/7/hwsel_hw, /0, /p/1/pad/6/iocr_pcr, /0, /p/1/pad/6/iocr_oe, /0, /p/1/pad/6/hwsel_hw, /0, /p/1/pad/12/iocr_pcr, /0, /p/1/pad/12/iocr_oe, /0, /p/1/pad/12/hwsel_hw, /0, /p/1/pad/11/iocr_pcr, /0, /p/1/pad/11/iocr_oe, /1, /p/1/pad/11/hwsel_hw, /0, /p/1/pad/10/iocr_pcr, /0, /p/1/pad/10/iocr_oe, /0, /p/1/pad/10/hwsel_hw, /0, /p/1/pad/15/iocr_pcr, /0, /p/1/pad/15/iocr_oe, /0, /p/1/pad/15/hwsel_hw, /0, /p/1/pad/13/iocr_pcr, /0, /p/1/pad/13/iocr_oe, /0, /p/1/pad/13/hwsel_hw, /0, /p/1/pad/14/iocr_pcr, /0, /p/1/pad/14/iocr_oe, /0, /p/1/pad/14/hwsel_hw, /0, /p/14/pad/15/iocr_oe, /0, /p/14/pad/15/pdisc_pdis, /1, /p/14/pad/12/iocr_oe, /0, /p/14/pad/12/pdisc_pdis, /1, /p/14/pad/1/iocr_oe, /0, /p/14/pad/1/pdisc_pdis, /1, /p/14/pad/0/iocr_oe, /0, /p/14/pad/0/pdisc_pdis, /1, /p/14/pad/14/iocr_oe, /0, /p/14/pad/14/pdisc_pdis, /1, /p/14/pad/3/iocr_oe, /0, /p/14/pad/3/pdisc_pdis, /1, /p/14/pad/2/iocr_oe, /0, /p/14/pad/2/pdisc_pdis, /1, /p/14/pad/13/iocr_oe, /0, /p/14/pad/13/pdisc_pdis, /1, /p/14/pad/7/iocr_oe, /0, /p/14/pad/7/pdisc_pdis, /1, /p/14/pad/6/iocr_oe, /0, /p/14/pad/6/pdisc_pdis, /1, /p/14/pad/5/iocr_oe, /0, /p/14/pad/5/pdisc_pdis, /1, /p/14/pad/4/iocr_oe, /0, /p/14/pad/4/pdisc_pdis, /1, /p/14/pad/9/iocr_oe, /0, /p/14/pad/9/pdisc_pdis, /1, /p/14/pad/8/iocr_oe, /0, /p/14/pad/8/pdisc_pdis, /1, /p/3/pad/11/iocr_pcr, /0, /p/3/pad/11/iocr_oe, /0, /p/3/pad/11/hwsel_hw, /0, /p/3/pad/12/iocr_pcr, /0, /p/3/pad/12/iocr_oe, /0, /p/3/pad/12/hwsel_hw, /0, /p/3/pad/13/iocr_pcr, /0, /p/3/pad/13/iocr_oe, /0, /p/3/pad/13/hwsel_hw, /0, /p/3/pad/14/iocr_pcr, /0, /p/3/pad/14/iocr_oe, /0, /p/3/pad/14/hwsel_hw, /0, /p/3/pad/10/iocr_pcr, /0, /p/3/pad/10/iocr_oe, /0, /p/3/pad/10/hwsel_hw, /0, /p/3/pad/1/iocr_pcr, /0, /p/3/pad/1/iocr_oe, /0, /p/3/pad/1/hwsel_hw, /0, /p/3/pad/0/iocr_pcr, /0, /p/3/pad/0/iocr_oe, /0, /p/3/pad/0/hwsel_hw, /0, /p/3/pad/3/iocr_pcr, /0, /p/3/pad/3/iocr_oe, /0, /p/3/pad/3/hwsel_hw, /0, /p/3/pad/2/iocr_pcr, /0, /p/3/pad/2/iocr_oe, /0, /p/3/pad/2/hwsel_hw, /0, /p/3/pad/5/iocr_pcr, /0, /p/3/pad/5/iocr_oe, /0, /p/3/pad/5/hwsel_hw, /0, /p/3/pad/4/iocr_pcr, /0, /p/3/pad/4/iocr_oe, /0, /p/3/pad/4/hwsel_hw, /0, /p/3/pad/7/iocr_pcr, /0, /p/3/pad/7/iocr_oe, /0, /p/3/pad/7/hwsel_hw, /0, /p/3/pad/6/iocr_pcr, /0, /p/3/pad/6/iocr_oe, /0, /p/3/pad/6/hwsel_hw, /0, /p/3/pad/9/iocr_pcr, /0, /p/3/pad/9/iocr_oe, /0, /p/3/pad/9/hwsel_hw, /0, /p/3/pad/15/iocr_pcr, /0, /p/3/pad/15/iocr_oe, /0, /p/3/pad/15/hwsel_hw, /0, /p/3/pad/8/iocr_pcr, /0, /p/3/pad/8/iocr_oe, /0, /p/3/pad/8/hwsel_hw, /0, /p/6/pad/0/iocr_pcr, /0, /p/6/pad/0/iocr_oe, /0, /p/6/pad/0/hwsel_hw, /0, /p/6/pad/4/iocr_pcr, /0, /p/6/pad/4/iocr_oe, /0, /p/6/pad/4/hwsel_hw, /0, /p/6/pad/3/iocr_pcr, /0, /p/6/pad/3/iocr_oe, /0, /p/6/pad/3/hwsel_hw, /0, /p/6/pad/2/iocr_pcr, /0, /p/6/pad/2/iocr_oe, /0, /p/6/pad/2/hwsel_hw, /0, /p/6/pad/1/iocr_pcr, /0, /p/6/pad/1/iocr_oe, /0, /p/6/pad/1/hwsel_hw, /0, /p/6/pad/6/iocr_pcr, /0, /p/6/pad/6/iocr_oe, /0, /p/6/pad/6/hwsel_hw, /0, /p/6/pad/5/iocr_pcr, /0, /p/6/pad/5/iocr_oe, /0, /p/6/pad/5/hwsel_hw, /0, /p/2/pad/12/iocr_pcr, /0, /p/2/pad/12/iocr_oe, /0, /p/2/pad/12/hwsel_hw, /0, /p/2/pad/13/iocr_pcr, /0, /p/2/pad/13/iocr_oe, /0, /p/2/pad/13/hwsel_hw, /0, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/hwsel_hw, /0, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/15/iocr_pcr, /0, /p/2/pad/15/iocr_oe, /0, /p/2/pad/15/hwsel_hw, /0, /p/2/pad/14/iocr_pcr, /0, /p/2/pad/14/iocr_oe, /0, /p/2/pad/14/hwsel_hw, /0, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /0, /p/0/pad/2/iocr_oe, /1, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /2, /p/0/pad/5/iocr_oe, /1, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /1, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /1, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /2, /p/0/pad/11/iocr_oe, /1, /p/0/pad/11/hwsel_hw, /0, /eth/0/eth/con_rxd1, /0, /eth/0/eth/con_rxd0, /0, /eth/0/eth/con_crs_dv, /0, /eth/0/eth/con_rmii, /0, /eth/0/eth/con_mdio, /0, /eth/0/eth/con_col, /0, /eth/0/eth/con_rxer, /0, /eth/0/eth/con_clk_tx, /0, /eth/0/eth/con_rxd3, /0, /eth/0/eth/con_rxd2, /0, /eth/0/eth/con_crs, /0, /ecat/0/ecat/con_conp0_rxd1, /0, /ecat/0/ecat/con_conp0_rxd0, /0, /ecat/0/ecat/con_conp0_rxd2, /0, /ecat/0/ecat/con_conp0_rxd3, /0, /ecat/0/ecat/con_conp1_link, /0, /ecat/0/ecat/con_conp1_rx_err, /0, /ecat/0/ecat/con_con_latchin1sel, /0, /ecat/0/ecat/con_con_latchin0sel, /0, /ecat/0/ecat/con_conp0_rx_err, /0, /ecat/0/ecat/con_conp0_link, /0, /ecat/0/ecat/con_conp0_rx_dv, /0, /ecat/0/ecat/con_conp0_rx_clk, /0, /ecat/0/ecat/con_conp0_tx_clk, /0, /ecat/0/ecat/con_conp1_rxd3, /0, /ecat/0/ecat/con_conp1_rxd1, /0, /ecat/0/ecat/con_conp1_rx_clk, /0, /ecat/0/ecat/con_conp1_rxd2, /0, /ecat/0/ecat/con_conp1_rx_dv, /0, /ecat/0/ecat/con_conp1_rxd0, /0, /ecat/0/ecat/con_conp1_tx_clk, /0, /ecat/0/ecat/con_con_mdio, /0, /dlr/0/ch/10/srsel_rs, /0, /dlr/0/ch/2/srsel_rs, /12, /dlr/0/ch/3/srsel_rs, /0, /dlr/0/ch/0/srsel_rs, /0, /dlr/0/ch/11/srsel_rs, /0, /dlr/0/ch/1/srsel_rs, /0, /dlr/0/ch/6/srsel_rs, /0, /dlr/0/ch/7/srsel_rs, /0, /dlr/0/ch/4/srsel_rs, /0, /dlr/0/ch/5/srsel_rs, /11, /dlr/0/ch/8/srsel_rs, /0, /dlr/0/ch/9/srsel_rs, /0, /ccu4/1/cc4/3/ins_ev1is, /0, /ccu4/1/cc4/3/ins_ev2is, /0, /ccu4/1/cc4/3/ins_ev0is, /0, /ccu4/1/cc4/3/srs_e1sr, /0, /ccu4/1/cc4/3/srs_e2sr, /0, /ccu4/1/cc4/3/srs_e0sr, /0, /ccu4/1/cc4/3/cmc_tce, /0, /ccu4/1/cc4/3/srs_cmsr, /0, /ccu4/1/cc4/3/srs_posr, /0, /ccu4/1/cc4/1/ins_ev1is, /0, /ccu4/1/cc4/1/ins_ev2is, /0, /ccu4/1/cc4/1/ins_ev0is, /0, /ccu4/1/cc4/1/srs_e1sr, /0, /ccu4/1/cc4/1/srs_e2sr, /0, /ccu4/1/cc4/1/srs_e0sr, /0, /ccu4/1/cc4/1/cmc_tce, /0, /ccu4/1/cc4/1/srs_cmsr, /0, /ccu4/1/cc4/1/srs_posr, /0, /ccu4/1/cc4/2/ins_ev1is, /0, /ccu4/1/cc4/2/ins_ev2is, /0, /ccu4/1/cc4/2/ins_ev0is, /0, /ccu4/1/cc4/2/srs_e1sr, /0, /ccu4/1/cc4/2/srs_e2sr, /0, /ccu4/1/cc4/2/srs_e0sr, /0, /ccu4/1/cc4/2/cmc_tce, /0, /ccu4/1/cc4/2/srs_cmsr, /0, /ccu4/1/cc4/2/srs_posr, /0, /ccu4/1/global/gctrl_pcis, /0, /ccu4/1/cc4/0/ins_ev1is, /0, /ccu4/1/cc4/0/ins_ev2is, /0, /ccu4/1/cc4/0/ins_ev0is, /0, /ccu4/1/cc4/0/srs_e1sr, /0, /ccu4/1/cc4/0/srs_e2sr, /0, /ccu4/1/cc4/0/srs_e0sr, /0, /ccu4/1/cc4/0/srs_cmsr, /0, /ccu4/1/cc4/0/srs_posr, /0, /dma8/0/ch_adv/0/cfgh_src_per, /2, /dma8/0/ch_adv/0/cfgh_dest_per, /0, /dma8/0/ch_adv/1/cfgh_src_per, /0, /dma8/0/ch_adv/1/cfgh_dest_per, /5, /dma8/0/ch/5/cfgh_src_per, /3, /dma8/0/ch/5/cfgh_dest_per, /0, /dma8/0/ch/4/cfgh_src_per, /0, /dma8/0/ch/4/cfgh_dest_per, /0, /dma8/0/ch/3/cfgh_src_per, /0, /dma8/0/ch/3/cfgh_dest_per, /0, /dma8/0/ch/2/cfgh_src_per, /0, /dma8/0/ch/2/cfgh_dest_per, /0, /dma8/0/ch/6/cfgh_src_per, /0, /dma8/0/ch/6/cfgh_dest_per, /0, /dma8/0/ch/7/cfgh_src_per, /0, /dma8/0/ch/7/cfgh_dest_per, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_posr, /0, /usic/1/channel/0/dx0cr_dsel, /0, /usic/1/channel/0/ccr_hpcen, /0, /usic/1/channel/0/dx2cr_dsel, /0, /usic/1/channel/0/dx4cr_dsel, /0, /usic/1/channel/0/dx3cr_dsel, /0, /usic/1/channel/0/dx1cr_dsel, /0, /usic/1/channel/0/dx5cr_dsel, /0, /usic/1/channel/0/rbctr_srbien, /0, /usic/1/channel/0/rbctr_srbinp, /0, /usic/1/channel/0/ccr_aien, /1, /usic/1/channel/0/inpr_ainp, /1, /usic/1/channel/0/ccr_brgien, /0, /usic/1/channel/0/inpr_pinp, /2, /usic/1/channel/0/rbctr_rberien, /0, /usic/1/channel/0/rbctr_arbinp, /0, /usic/1/channel/0/ccr_tsien, /0, /usic/1/channel/0/inpr_tsinp, /0, /usic/1/channel/0/rbctr_arbien, /0, /usic/1/channel/0/tbctr_tberien, /0, /usic/1/channel/0/tbctr_atbinp, /0, /usic/1/channel/0/ccr_tbien, /0, /usic/1/channel/0/inpr_tbinp, /0, /usic/1/channel/0/ccr_rsien, /1, /usic/1/channel/0/ccr_dlien, /0, /usic/1/channel/0/tbctr_stbien, /0, /usic/1/channel/0/tbctr_stbinp, /0, /usic/1/channel/0/ccr_rien, /1, /usic/1/channel/0/inpr_rinp, /1, /usic/1/channel/0/rbctr_dptr, /0, /usic/1/channel/0/tbctr_dptr, /0, /usic/1/channel/0/rbctr_size, /0, /usic/1/channel/0/tbctr_size, /0, /usic/1/channel/1/dx0cr_dsel, /0, /usic/1/channel/1/ccr_hpcen, /0, /usic/1/channel/1/dx2cr_dsel, /0, /usic/1/channel/1/dx4cr_dsel, /0, /usic/1/channel/1/dx3cr_dsel, /0, /usic/1/channel/1/dx1cr_dsel, /0, /usic/1/channel/1/dx5cr_dsel, /0, /usic/1/channel/1/rbctr_srbien, /0, /usic/1/channel/1/rbctr_srbinp, /0, /usic/1/channel/1/ccr_aien, /0, /usic/1/channel/1/inpr_ainp, /0, /usic/1/channel/1/ccr_brgien, /0, /usic/1/channel/1/inpr_pinp, /0, /usic/1/channel/1/rbctr_rberien, /0, /usic/1/channel/1/rbctr_arbinp, /0, /usic/1/channel/1/ccr_tsien, /0, /usic/1/channel/1/inpr_tsinp, /0, /usic/1/channel/1/rbctr_arbien, /0, /usic/1/channel/1/tbctr_tberien, /0, /usic/1/channel/1/tbctr_atbinp, /0, /usic/1/channel/1/ccr_tbien, /0, /usic/1/channel/1/inpr_tbinp, /0, /usic/1/channel/1/ccr_rsien, /0, /usic/1/channel/1/ccr_dlien, /0, /usic/1/channel/1/tbctr_stbien, /0, /usic/1/channel/1/tbctr_stbinp, /0, /usic/1/channel/1/ccr_rien, /0, /usic/1/channel/1/inpr_rinp, /0, /usic/1/channel/1/rbctr_dptr, /0, /usic/1/channel/1/tbctr_dptr, /0, /usic/1/channel/1/rbctr_size, /0, /usic/1/channel/1/tbctr_size, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/63/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/62/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/61/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/60/iser_setena, /0, /cpu/0/nvic/interrupt/8/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/108/iser_setena, /0, /cpu/0/nvic/interrupt/109/iser_setena, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/77/iser_setena, /0, /cpu/0/nvic/interrupt/76/iser_setena, /0, /cpu/0/nvic/interrupt/79/iser_setena, /0, /cpu/0/nvic/interrupt/78/iser_setena, /0, /cpu/0/nvic/interrupt/42/iser_setena, /0, /cpu/0/nvic/interrupt/46/iser_setena, /0, /cpu/0/nvic/interrupt/45/iser_setena, /0, /cpu/0/nvic/interrupt/44/iser_setena, /0, /cpu/0/nvic/interrupt/43/iser_setena, /0, /cpu/0/nvic/interrupt/49/iser_setena, /0, /cpu/0/nvic/interrupt/48/iser_setena, /0, /cpu/0/nvic/interrupt/47/iser_setena, /0, /cpu/0/nvic/interrupt/51/iser_setena, /0, /cpu/0/nvic/interrupt/50/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/32/iser_setena, /0, /cpu/0/nvic/interrupt/33/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/89/iser_setena, /0, /cpu/0/nvic/interrupt/87/iser_setena, /0, /cpu/0/nvic/interrupt/88/iser_setena, /0, /cpu/0/nvic/interrupt/81/iser_setena, /0, /cpu/0/nvic/interrupt/82/iser_setena, /0, /cpu/0/nvic/interrupt/80/iser_setena, /0, /cpu/0/nvic/interrupt/85/iser_setena, /0, /cpu/0/nvic/interrupt/86/iser_setena, /0, /cpu/0/nvic/interrupt/83/iser_setena, /0, /cpu/0/nvic/interrupt/84/iser_setena, /0, /cpu/0/nvic/interrupt/90/iser_setena, /0, /cpu/0/nvic/interrupt/91/iser_setena, /0, /cpu/0/nvic/interrupt/92/iser_setena, /0, /cpu/0/nvic/interrupt/93/iser_setena, /0, /cpu/0/nvic/interrupt/94/iser_setena, /0, /cpu/0/nvic/interrupt/95/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/107/iser_setena, /0, /cpu/0/nvic/interrupt/106/iser_setena, /0, /cpu/0/nvic/interrupt/105/iser_setena, /1, /cpu/0/nvic/interrupt/104/iser_setena, /0, /cpu/0/nvic/interrupt/102/iser_setena, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /scu/0/gcu/interrupt/rtctick/nmireqen_pi, /0, /scu/0/hcu/hdcr_wkupsel, /0, /scu/0/hcu/hdcr_gpi0sel, /0, /scu/0/gcu/interrupt/prewarn/nmireqen_prwarn, /0, /scu/0/gcu/interrupt/rtcalarm/nmireqen_ai, /0, /scu/0/gcu/interrupt/erunmi/3/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/0/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/1/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/2/nmireqen_eru, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/0/ch/2/gchctr_resreg, /0, /vadc/0/group/0/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/2/gchctr_iclsel, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/0/ch/1/galias_alias1, /0, /vadc/0/group/0/ch/1/gchctr_resreg, /0, /vadc/0/group/0/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/1/gchctr_iclsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/ch/2/gchctr_resreg, /0, /vadc/0/group/1/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/2/gchctr_iclsel, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/4/gchctr_resreg, /0, /vadc/0/group/1/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/4/gchctr_iclsel, /0, /vadc/0/group/1/ch/5/gchctr_resreg, /0, /vadc/0/group/1/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/5/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/7/gchctr_resreg, /0, /vadc/0/group/1/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/7/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /can/0/mo/35/moipr_rxinp, /0, /can/0/mo/35/moipr_txinp, /0, /can/0/mo/34/moipr_rxinp, /0, /can/0/mo/34/moipr_txinp, /0, /can/0/mo/33/moipr_rxinp, /0, /can/0/mo/33/moipr_txinp, /0, /can/0/mo/32/moipr_rxinp, /0, /can/0/mo/32/moipr_txinp, /0, /can/0/mo/31/moipr_rxinp, /0, /can/0/mo/31/moipr_txinp, /0, /can/0/mo/30/moipr_rxinp, /0, /can/0/mo/30/moipr_txinp, /0, /can/0/mo/39/moipr_rxinp, /0, /can/0/mo/39/moipr_txinp, /0, /can/0/mo/38/moipr_rxinp, /0, /can/0/mo/38/moipr_txinp, /0, /can/0/mo/37/moipr_rxinp, /0, /can/0/mo/37/moipr_txinp, /0, /can/0/mo/36/moipr_rxinp, /0, /can/0/mo/36/moipr_txinp, /0, /can/0/mo/9/moipr_rxinp, /0, /can/0/mo/9/moipr_txinp, /0, /can/0/mo/60/moipr_rxinp, /0, /can/0/mo/60/moipr_txinp, /0, /can/0/mo/7/moipr_rxinp, /0, /can/0/mo/7/moipr_txinp, /0, /can/0/mo/8/moipr_rxinp, /0, /can/0/mo/8/moipr_txinp, /0, /can/0/mo/5/moipr_rxinp, /0, /can/0/mo/5/moipr_txinp, /0, /can/0/mo/6/moipr_rxinp, /0, /can/0/mo/6/moipr_txinp, /0, /can/0/mo/22/moipr_rxinp, /0, /can/0/mo/22/moipr_txinp, /0, /can/0/mo/21/moipr_rxinp, /0, /can/0/mo/21/moipr_txinp, /0, /can/0/mo/24/moipr_rxinp, /0, /can/0/mo/24/moipr_txinp, /0, /can/0/mo/23/moipr_rxinp, /0, /can/0/mo/23/moipr_txinp, /0, /can/0/node/0/npcr_rxsel, /0, /can/0/node/0/nipr_cfcinp, /0, /can/0/node/0/nipr_lecinp, /0, /can/0/node/0/nipr_alinp, /0, /can/0/node/0/nipr_trinp, /0, /can/0/node/1/npcr_rxsel, /0, /can/0/node/1/nipr_cfcinp, /0, /can/0/node/1/nipr_lecinp, /0, /can/0/node/1/nipr_alinp, /0, /can/0/node/1/nipr_trinp, /0, /can/0/mo/20/moipr_rxinp, /0, /can/0/mo/20/moipr_txinp, /0, /can/0/mo/29/moipr_rxinp, /0, /can/0/mo/29/moipr_txinp, /0, /can/0/mo/61/moipr_rxinp, /0, /can/0/mo/61/moipr_txinp, /0, /can/0/mo/26/moipr_rxinp, /0, /can/0/mo/26/moipr_txinp, /0, /can/0/mo/25/moipr_rxinp, /0, /can/0/mo/25/moipr_txinp, /0, /can/0/mo/62/moipr_rxinp, /0, /can/0/mo/62/moipr_txinp, /0, /can/0/mo/28/moipr_rxinp, /0, /can/0/mo/28/moipr_txinp, /0, /can/0/mo/63/moipr_rxinp, /0, /can/0/mo/63/moipr_txinp, /0, /can/0/mo/27/moipr_rxinp, /0, /can/0/mo/27/moipr_txinp, /0, /can/0/mo/58/moipr_rxinp, /0, /can/0/mo/58/moipr_txinp, /0, /can/0/mo/59/moipr_rxinp, /0, /can/0/mo/59/moipr_txinp, /0, /can/0/mo/0/moipr_rxinp, /0, /can/0/mo/0/moipr_txinp, /0, /can/0/mo/13/moipr_rxinp, /0, /can/0/mo/13/moipr_txinp, /0, /can/0/mo/1/moipr_rxinp, /0, /can/0/mo/1/moipr_txinp, /0, /can/0/mo/2/moipr_rxinp, /0, /can/0/mo/2/moipr_txinp, /0, /can/0/mo/12/moipr_rxinp, /0, /can/0/mo/12/moipr_txinp, /0, /can/0/mo/3/moipr_rxinp, /0, /can/0/mo/3/moipr_txinp, /0, /can/0/mo/11/moipr_rxinp, /0, /can/0/mo/11/moipr_txinp, /0, /can/0/mo/4/moipr_rxinp, /0, /can/0/mo/4/moipr_txinp, /0, /can/0/mo/10/moipr_rxinp, /0, /can/0/mo/10/moipr_txinp, /0, /can/0/mo/17/moipr_rxinp, /0, /can/0/mo/17/moipr_txinp, /0, /can/0/mo/52/moipr_rxinp, /0, /can/0/mo/52/moipr_txinp, /0, /can/0/mo/16/moipr_rxinp, /0, /can/0/mo/16/moipr_txinp, /0, /can/0/mo/53/moipr_rxinp, /0, /can/0/mo/53/moipr_txinp, /0, /can/0/mo/50/moipr_rxinp, /0, /can/0/mo/50/moipr_txinp, /0, /can/0/mo/15/moipr_rxinp, /0, /can/0/mo/15/moipr_txinp, /0, /can/0/mo/51/moipr_rxinp, /0, /can/0/mo/51/moipr_txinp, /0, /can/0/mo/14/moipr_rxinp, /0, /can/0/mo/14/moipr_txinp, /0, /can/0/mo/56/moipr_rxinp, /0, /can/0/mo/56/moipr_txinp, /0, /can/0/mo/57/moipr_rxinp, /0, /can/0/mo/57/moipr_txinp, /0, /can/0/mo/54/moipr_rxinp, /0, /can/0/mo/54/moipr_txinp, /0, /can/0/mo/19/moipr_rxinp, /0, /can/0/mo/19/moipr_txinp, /0, /can/0/mo/18/moipr_rxinp, /0, /can/0/mo/18/moipr_txinp, /0, /can/0/mo/55/moipr_rxinp, /0, /can/0/mo/55/moipr_txinp, /0, /can/0/mo/47/moipr_rxinp, /0, /can/0/mo/47/moipr_txinp, /0, /can/0/mo/48/moipr_rxinp, /0, /can/0/mo/48/moipr_txinp, /0, /can/0/mo/49/moipr_rxinp, /0, /can/0/mo/49/moipr_txinp, /0, /can/0/mo/40/moipr_rxinp, /0, /can/0/mo/40/moipr_txinp, /0, /can/0/mo/41/moipr_rxinp, /0, /can/0/mo/41/moipr_txinp, /0, /can/0/mo/42/moipr_rxinp, /0, /can/0/mo/42/moipr_txinp, /0, /can/0/mo/43/moipr_rxinp, /0, /can/0/mo/43/moipr_txinp, /0, /can/0/mo/44/moipr_rxinp, /0, /can/0/mo/44/moipr_txinp, /0, /can/0/mo/45/moipr_rxinp, /0, /can/0/mo/45/moipr_txinp, /0, /can/0/mo/46/moipr_rxinp, /0, /can/0/mo/46/moipr_txinp, /0, /cpu/0/nvic/interrupt/103/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0]


Dec 30, 2025 2:06:43 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Tue Dec 30 14:06:43 GMT+08:00 2025


Dec 30, 2025 2:06:43 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01383135420$0'),
reserved([devicepackage,0,_],'digital_io$36800462$0'),
uri([devicepackage,0,100],'digital_io$36800462$0'),
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01551381723$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01893669597$1'),
reserved([devicepackage,0,_],'digital_io$02001255827$1'),
uri([devicepackage,0,72],'digital_io$02001255827$1'),
reserved([p,DIGITAL_IO2sv0,pad,_],'digital_io$1890763522$2'),
reserved([devicepackage,0,_],'digital_io$255655180$2'),
uri([devicepackage,0,75],'digital_io$255655180$2'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907647$0'),
reserved([dlr,0,ch,_],'spi_master$02067065713$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$0259907585$0'),
reserved([dlr,0,ch,_],'spi_master$02067065651$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
uri([devicepackage,0,97],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
uri([devicepackage,0,98],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
uri([devicepackage,0,95],'spi_master$946297476$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$01504023790$0'),
uri([cpu,0,nvic,interrupt,105],'global_dma$01504023790$0'),
signal('digital_io$01383135420$0',swreg_out,'digital_io$01383135420$0$swreg_out'),
signal('digital_io$01383135420$0',pad,'digital_io$01383135420$0$pad'),
signal('digital_io$36800462$0',pin,'digital_io$36800462$0$pin'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('digital_io$01893669597$1',swreg_out,'digital_io$01893669597$1$swreg_out'),
signal('digital_io$01893669597$1',pad,'digital_io$01893669597$1$pad'),
signal('digital_io$02001255827$1',pin,'digital_io$02001255827$1$pin'),
signal('digital_io$1890763522$2',swreg_out,'digital_io$1890763522$2$swreg_out'),
signal('digital_io$1890763522$2',pad,'digital_io$1890763522$2$pad'),
signal('digital_io$255655180$2',pin,'digital_io$255655180$2$pin'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',transmit_buffer_int,'spi_master$502965524$0$transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_int,'spi_master$502965524$0$standard_receive_int'),
signal('spi_master$502965524$0',receive_start_int,'spi_master$502965524$0$receive_start_int'),
signal('spi_master$502965524$0',alternate_receive_int,'spi_master$502965524$0$alternate_receive_int'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$0259907647$0',src_req,'spi_master$0259907647$0$src_req'),
signal('spi_master$02067065713$0',in,'spi_master$02067065713$0$in'),
signal('spi_master$02067065713$0',out,'spi_master$02067065713$0$out'),
signal('spi_master$0259907585$0',dest_req,'spi_master$0259907585$0$dest_req'),
signal('spi_master$02067065651$0',in,'spi_master$02067065651$0$in'),
signal('spi_master$02067065651$0',out,'spi_master$02067065651$0$out'),
signal('spi_master$0259907647$0',dma_int,'spi_master$0259907647$0$dma_int'),
signal('spi_master$0259907585$0',dma_int,'spi_master$0259907585$0$dma_int'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('global_dma$01504023790$0',signal_in,'global_dma$01504023790$0$signal_in'),
connected('digital_io$36800462$0$pin','digital_io$01383135420$0$pad',1),
connected('digital_io$01383135420$0$pad','digital_io$36800462$0$pin',1),
connected('digital_io$02001255827$1$pin','digital_io$01893669597$1$pad',1),
connected('digital_io$01893669597$1$pad','digital_io$02001255827$1$pin',1),
connected('digital_io$255655180$2$pin','digital_io$1890763522$2$pad',1),
connected('digital_io$1890763522$2$pad','digital_io$255655180$2$pin',1),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_int','spi_master$02067065713$0$in',1),
connected('spi_master$02067065713$0$out','spi_master$0259907647$0$src_req',1),
connected('spi_master$02067065651$0$out','spi_master$0259907585$0$dest_req',1),
connected('spi_master$0259907647$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$0259907585$0$dma_int','global_dma$01504023790$0$signal_in',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$502965524$0$receive_start_int','spi_master$02067065651$0$in',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$502965524$0$standard_receive_int','spi_master$02067065713$0$in',1),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01893669597$1',iocr_oe,1),
rg_constraint_property_value('digital_io$01893669597$1', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$01383135420$0',iocr_oe,1),
rg_constraint_property_value('digital_io$01383135420$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,0),
register_value('spi_master$502965524$0',rbctr_size,0),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(DIGITAL_IO2sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),
register_value('digital_io$1890763522$2',iocr_oe,1),
rg_constraint_property_value('digital_io$1890763522$2', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(GLOBAL_DMA0sv0,[105, 110])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Dec 30, 2025 2:06:43 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 164


Dec 30, 2025 2:06:43 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/trap/0/ulpwdg, /clock_xmc4$01047137491$0, /scu/0/clkctrl/0/wdt, /clock_xmc4$01551372375$0, /scu/0/clkctrl/0/usb, /clock_xmc4$01551373850$0, /scu/0/clkctrl/0/sys, /clock_xmc4$01551375569$0, /scu/0/clkctrl/0/pll, /clock_xmc4$01551378862$0, /scu/0/clkctrl/0/sdmmc, /clock_xmc4$01551381723$0, /scu/0/clkctrl/0/cpu, /clock_xmc4$01551391222$0, /scu/0/clkctrl/0/ccu, /clock_xmc4$01551391625$0, /scu/0/trap/0/usbvcolock, /clock_xmc4$0261647995$0, /scu/0/pwrctrl/0/hibernate, /clock_xmc4$0778278092$0, /scu/0/trap/0/sysoscwd, /clock_xmc4$1091210735$0, /scu/0/rtcclksel, /clock_xmc4$1142722683$0, /scu/0/trap/0/sysvcolock, /clock_xmc4$1586947406$0, /scu/0/clkctrl/0/perbridge, /clock_xmc4$494804424$0, /debug_port/0/pad/0, /cpu_ctrl_xmc4$01540614004$0, /debug_port/0/pad/1, /cpu_ctrl_xmc4$01540614322$0, /cpu/0/exception/nmi, /cpu_ctrl_xmc4$01637679009$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc4$0571328980$0, /cpu/0/exception/busfault, /cpu_ctrl_xmc4$1763234541$0, /cpu/0/exception/memmanage, /cpu_ctrl_xmc4$1768468879$0, /cpu/0/exception/usagefault, /cpu_ctrl_xmc4$1814460844$0, /cpu/0/debug, /cpu_ctrl_xmc4$1964564605$0, /p/0/pad/2, /digital_io$01383135420$0, /p/1/pad/11, /digital_io$01893669597$1, /devicepackage/0/72, /digital_io$02001255827$1, /p/1/pad/4, /digital_io$1890763522$2, /devicepackage/0/75, /digital_io$255655180$2, /devicepackage/0/100, /digital_io$36800462$0, /cpu/0/nvic/interrupt/105, /global_dma$01504023790$0, /p/0/pad/4, /spi_master$01389259345$0, /p/0/pad/5, /spi_master$01389259346$0, /devicepackage/0/98, /spi_master$01515434203$0, /devicepackage/0/97, /spi_master$01515434204$0, /dlr/0/ch/5, /spi_master$02067065651$0, /dlr/0/ch/2, /spi_master$02067065713$0, /dma8/0/ch_adv/1, /spi_master$0259907585$0, /dma8/0/ch_adv/0, /spi_master$0259907647$0, /usic/1/channel/0, /spi_master$502965524$0, /p/0/pad/11, /spi_master$562750778$0, /devicepackage/0/95, /spi_master$946297476$0]


Dec 30, 2025 2:06:43 PM java.util.logging.LogManager$RootLogger log
INFO: [/hcu_port/0/pad/0/hdcr_hibioxsel_oe, /1, /hcu_port/0/pad/0/hdcr_hibioxsel_pcr, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_oe, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_pcr, /0, /p/5/pad/7/iocr_pcr, /0, /p/5/pad/7/iocr_oe, /0, /p/5/pad/7/hwsel_hw, /0, /p/5/pad/6/iocr_pcr, /0, /p/5/pad/6/iocr_oe, /0, /p/5/pad/6/hwsel_hw, /0, /p/5/pad/9/iocr_pcr, /0, /p/5/pad/9/iocr_oe, /0, /p/5/pad/9/hwsel_hw, /0, /p/5/pad/8/iocr_pcr, /0, /p/5/pad/8/iocr_oe, /0, /p/5/pad/8/hwsel_hw, /0, /p/5/pad/3/iocr_pcr, /0, /p/5/pad/3/iocr_oe, /0, /p/5/pad/3/hwsel_hw, /0, /p/5/pad/2/iocr_pcr, /0, /p/5/pad/2/iocr_oe, /0, /p/5/pad/2/hwsel_hw, /0, /p/5/pad/5/iocr_pcr, /0, /p/5/pad/5/iocr_oe, /0, /p/5/pad/5/hwsel_hw, /0, /p/5/pad/4/iocr_pcr, /0, /p/5/pad/4/iocr_oe, /0, /p/5/pad/4/hwsel_hw, /0, /p/5/pad/11/iocr_pcr, /0, /p/5/pad/11/iocr_oe, /0, /p/5/pad/11/hwsel_hw, /0, /p/5/pad/1/iocr_pcr, /0, /p/5/pad/1/iocr_oe, /0, /p/5/pad/1/hwsel_hw, /0, /p/5/pad/10/iocr_pcr, /0, /p/5/pad/10/iocr_oe, /0, /p/5/pad/10/hwsel_hw, /0, /p/5/pad/0/iocr_pcr, /0, /p/5/pad/0/iocr_oe, /0, /p/5/pad/0/hwsel_hw, /0, /p/15/pad/12/iocr_oe, /0, /p/15/pad/12/pdisc_pdis, /1, /p/15/pad/13/iocr_oe, /0, /p/15/pad/13/pdisc_pdis, /1, /p/15/pad/2/iocr_oe, /0, /p/15/pad/2/pdisc_pdis, /1, /p/15/pad/14/iocr_oe, /0, /p/15/pad/14/pdisc_pdis, /1, /p/15/pad/15/iocr_oe, /0, /p/15/pad/15/pdisc_pdis, /1, /p/15/pad/9/iocr_oe, /0, /p/15/pad/9/pdisc_pdis, /1, /p/15/pad/7/iocr_oe, /0, /p/15/pad/7/pdisc_pdis, /1, /p/15/pad/8/iocr_oe, /0, /p/15/pad/8/pdisc_pdis, /1, /p/15/pad/5/iocr_oe, /0, /p/15/pad/5/pdisc_pdis, /0, /p/15/pad/6/iocr_oe, /0, /p/15/pad/6/pdisc_pdis, /1, /p/15/pad/3/iocr_oe, /0, /p/15/pad/3/pdisc_pdis, /1, /p/15/pad/4/iocr_oe, /0, /p/15/pad/4/pdisc_pdis, /0, /eru/1/ers_etl/1/exisel_exsxb, /0, /eru/1/ers_etl/1/exicon_pe, /0, /eru/1/ers_etl/1/exicon_ocs, /0, /eru/1/ers_etl/1/exisel_exsxa, /0, /eru/1/ers_etl/0/exisel_exsxb, /0, /eru/1/ers_etl/0/exicon_pe, /0, /eru/1/ers_etl/0/exicon_ocs, /0, /eru/1/ers_etl/0/exisel_exsxa, /0, /eru/1/ogu/0/exocon_iss, /0, /eru/1/ogu/0/exocon_ipen1, /0, /eru/1/ogu/0/exocon_ipen2, /0, /eru/1/ogu/0/exocon_ipen0, /0, /eru/1/ogu/0/exocon_ipen3, /0, /eru/1/ogu/3/exocon_iss, /0, /eru/1/ogu/3/exocon_ipen1, /0, /eru/1/ogu/3/exocon_ipen2, /0, /eru/1/ogu/3/exocon_ipen0, /0, /eru/1/ogu/3/exocon_ipen3, /0, /eru/1/ogu/2/exocon_iss, /0, /eru/1/ogu/2/exocon_ipen1, /0, /eru/1/ogu/2/exocon_ipen2, /0, /eru/1/ogu/2/exocon_ipen0, /0, /eru/1/ogu/2/exocon_ipen3, /0, /eru/1/ogu/1/exocon_iss, /0, /eru/1/ogu/1/exocon_ipen1, /0, /eru/1/ogu/1/exocon_ipen2, /0, /eru/1/ogu/1/exocon_ipen0, /0, /eru/1/ogu/1/exocon_ipen3, /0, /eru/1/ers_etl/3/exisel_exsxb, /0, /eru/1/ers_etl/3/exicon_pe, /0, /eru/1/ers_etl/3/exicon_ocs, /0, /eru/1/ers_etl/3/exisel_exsxa, /0, /eru/1/ers_etl/2/exisel_exsxb, /0, /eru/1/ers_etl/2/exicon_pe, /0, /eru/1/ers_etl/2/exicon_ocs, /0, /eru/1/ers_etl/2/exisel_exsxa, /0, /dac/0/slice/1/cfg1_trigsel, /0, /dac/0/slice/0/cfg1_trigsel, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /p/4/pad/6/iocr_pcr, /0, /p/4/pad/6/iocr_oe, /0, /p/4/pad/6/hwsel_hw, /0, /p/4/pad/5/iocr_pcr, /0, /p/4/pad/5/iocr_oe, /0, /p/4/pad/5/hwsel_hw, /0, /p/4/pad/4/iocr_pcr, /0, /p/4/pad/4/iocr_oe, /0, /p/4/pad/4/hwsel_hw, /0, /p/4/pad/3/iocr_pcr, /0, /p/4/pad/3/iocr_oe, /0, /p/4/pad/3/hwsel_hw, /0, /p/4/pad/7/iocr_pcr, /0, /p/4/pad/7/iocr_oe, /0, /p/4/pad/7/hwsel_hw, /0, /p/4/pad/2/iocr_pcr, /0, /p/4/pad/2/iocr_oe, /0, /p/4/pad/2/hwsel_hw, /0, /p/4/pad/1/iocr_pcr, /0, /p/4/pad/1/iocr_oe, /0, /p/4/pad/1/hwsel_hw, /0, /p/4/pad/0/iocr_pcr, /0, /p/4/pad/0/iocr_oe, /0, /p/4/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /0, /p/1/pad/5/iocr_oe, /0, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /1, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/9/iocr_pcr, /0, /p/1/pad/9/iocr_oe, /0, /p/1/pad/9/hwsel_hw, /0, /p/1/pad/8/iocr_pcr, /0, /p/1/pad/8/iocr_oe, /0, /p/1/pad/8/hwsel_hw, /0, /p/1/pad/7/iocr_pcr, /0, /p/1/pad/7/iocr_oe, /0, /p/1/pad/7/hwsel_hw, /0, /p/1/pad/6/iocr_pcr, /0, /p/1/pad/6/iocr_oe, /0, /p/1/pad/6/hwsel_hw, /0, /p/1/pad/12/iocr_pcr, /0, /p/1/pad/12/iocr_oe, /0, /p/1/pad/12/hwsel_hw, /0, /p/1/pad/11/iocr_pcr, /0, /p/1/pad/11/iocr_oe, /1, /p/1/pad/11/hwsel_hw, /0, /p/1/pad/10/iocr_pcr, /0, /p/1/pad/10/iocr_oe, /0, /p/1/pad/10/hwsel_hw, /0, /p/1/pad/15/iocr_pcr, /0, /p/1/pad/15/iocr_oe, /0, /p/1/pad/15/hwsel_hw, /0, /p/1/pad/13/iocr_pcr, /0, /p/1/pad/13/iocr_oe, /0, /p/1/pad/13/hwsel_hw, /0, /p/1/pad/14/iocr_pcr, /0, /p/1/pad/14/iocr_oe, /0, /p/1/pad/14/hwsel_hw, /0, /p/14/pad/15/iocr_oe, /0, /p/14/pad/15/pdisc_pdis, /1, /p/14/pad/12/iocr_oe, /0, /p/14/pad/12/pdisc_pdis, /1, /p/14/pad/1/iocr_oe, /0, /p/14/pad/1/pdisc_pdis, /1, /p/14/pad/0/iocr_oe, /0, /p/14/pad/0/pdisc_pdis, /1, /p/14/pad/14/iocr_oe, /0, /p/14/pad/14/pdisc_pdis, /1, /p/14/pad/3/iocr_oe, /0, /p/14/pad/3/pdisc_pdis, /1, /p/14/pad/2/iocr_oe, /0, /p/14/pad/2/pdisc_pdis, /1, /p/14/pad/13/iocr_oe, /0, /p/14/pad/13/pdisc_pdis, /1, /p/14/pad/7/iocr_oe, /0, /p/14/pad/7/pdisc_pdis, /1, /p/14/pad/6/iocr_oe, /0, /p/14/pad/6/pdisc_pdis, /1, /p/14/pad/5/iocr_oe, /0, /p/14/pad/5/pdisc_pdis, /1, /p/14/pad/4/iocr_oe, /0, /p/14/pad/4/pdisc_pdis, /1, /p/14/pad/9/iocr_oe, /0, /p/14/pad/9/pdisc_pdis, /1, /p/14/pad/8/iocr_oe, /0, /p/14/pad/8/pdisc_pdis, /1, /p/3/pad/11/iocr_pcr, /0, /p/3/pad/11/iocr_oe, /0, /p/3/pad/11/hwsel_hw, /0, /p/3/pad/12/iocr_pcr, /0, /p/3/pad/12/iocr_oe, /0, /p/3/pad/12/hwsel_hw, /0, /p/3/pad/13/iocr_pcr, /0, /p/3/pad/13/iocr_oe, /0, /p/3/pad/13/hwsel_hw, /0, /p/3/pad/14/iocr_pcr, /0, /p/3/pad/14/iocr_oe, /0, /p/3/pad/14/hwsel_hw, /0, /p/3/pad/10/iocr_pcr, /0, /p/3/pad/10/iocr_oe, /0, /p/3/pad/10/hwsel_hw, /0, /p/3/pad/1/iocr_pcr, /0, /p/3/pad/1/iocr_oe, /0, /p/3/pad/1/hwsel_hw, /0, /p/3/pad/0/iocr_pcr, /0, /p/3/pad/0/iocr_oe, /0, /p/3/pad/0/hwsel_hw, /0, /p/3/pad/3/iocr_pcr, /0, /p/3/pad/3/iocr_oe, /0, /p/3/pad/3/hwsel_hw, /0, /p/3/pad/2/iocr_pcr, /0, /p/3/pad/2/iocr_oe, /0, /p/3/pad/2/hwsel_hw, /0, /p/3/pad/5/iocr_pcr, /0, /p/3/pad/5/iocr_oe, /0, /p/3/pad/5/hwsel_hw, /0, /p/3/pad/4/iocr_pcr, /0, /p/3/pad/4/iocr_oe, /0, /p/3/pad/4/hwsel_hw, /0, /p/3/pad/7/iocr_pcr, /0, /p/3/pad/7/iocr_oe, /0, /p/3/pad/7/hwsel_hw, /0, /p/3/pad/6/iocr_pcr, /0, /p/3/pad/6/iocr_oe, /0, /p/3/pad/6/hwsel_hw, /0, /p/3/pad/9/iocr_pcr, /0, /p/3/pad/9/iocr_oe, /0, /p/3/pad/9/hwsel_hw, /0, /p/3/pad/15/iocr_pcr, /0, /p/3/pad/15/iocr_oe, /0, /p/3/pad/15/hwsel_hw, /0, /p/3/pad/8/iocr_pcr, /0, /p/3/pad/8/iocr_oe, /0, /p/3/pad/8/hwsel_hw, /0, /p/6/pad/0/iocr_pcr, /0, /p/6/pad/0/iocr_oe, /0, /p/6/pad/0/hwsel_hw, /0, /p/6/pad/4/iocr_pcr, /0, /p/6/pad/4/iocr_oe, /0, /p/6/pad/4/hwsel_hw, /0, /p/6/pad/3/iocr_pcr, /0, /p/6/pad/3/iocr_oe, /0, /p/6/pad/3/hwsel_hw, /0, /p/6/pad/2/iocr_pcr, /0, /p/6/pad/2/iocr_oe, /0, /p/6/pad/2/hwsel_hw, /0, /p/6/pad/1/iocr_pcr, /0, /p/6/pad/1/iocr_oe, /0, /p/6/pad/1/hwsel_hw, /0, /p/6/pad/6/iocr_pcr, /0, /p/6/pad/6/iocr_oe, /0, /p/6/pad/6/hwsel_hw, /0, /p/6/pad/5/iocr_pcr, /0, /p/6/pad/5/iocr_oe, /0, /p/6/pad/5/hwsel_hw, /0, /p/2/pad/12/iocr_pcr, /0, /p/2/pad/12/iocr_oe, /0, /p/2/pad/12/hwsel_hw, /0, /p/2/pad/13/iocr_pcr, /0, /p/2/pad/13/iocr_oe, /0, /p/2/pad/13/hwsel_hw, /0, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/hwsel_hw, /0, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/15/iocr_pcr, /0, /p/2/pad/15/iocr_oe, /0, /p/2/pad/15/hwsel_hw, /0, /p/2/pad/14/iocr_pcr, /0, /p/2/pad/14/iocr_oe, /0, /p/2/pad/14/hwsel_hw, /0, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /0, /p/0/pad/2/iocr_oe, /1, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /2, /p/0/pad/5/iocr_oe, /1, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /1, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /1, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /2, /p/0/pad/11/iocr_oe, /1, /p/0/pad/11/hwsel_hw, /0, /eth/0/eth/con_rxd1, /0, /eth/0/eth/con_rxd0, /0, /eth/0/eth/con_crs_dv, /0, /eth/0/eth/con_rmii, /0, /eth/0/eth/con_mdio, /0, /eth/0/eth/con_col, /0, /eth/0/eth/con_rxer, /0, /eth/0/eth/con_clk_tx, /0, /eth/0/eth/con_rxd3, /0, /eth/0/eth/con_rxd2, /0, /eth/0/eth/con_crs, /0, /ecat/0/ecat/con_conp0_rxd1, /0, /ecat/0/ecat/con_conp0_rxd0, /0, /ecat/0/ecat/con_conp0_rxd2, /0, /ecat/0/ecat/con_conp0_rxd3, /0, /ecat/0/ecat/con_conp1_link, /0, /ecat/0/ecat/con_conp1_rx_err, /0, /ecat/0/ecat/con_con_latchin1sel, /0, /ecat/0/ecat/con_con_latchin0sel, /0, /ecat/0/ecat/con_conp0_rx_err, /0, /ecat/0/ecat/con_conp0_link, /0, /ecat/0/ecat/con_conp0_rx_dv, /0, /ecat/0/ecat/con_conp0_rx_clk, /0, /ecat/0/ecat/con_conp0_tx_clk, /0, /ecat/0/ecat/con_conp1_rxd3, /0, /ecat/0/ecat/con_conp1_rxd1, /0, /ecat/0/ecat/con_conp1_rx_clk, /0, /ecat/0/ecat/con_conp1_rxd2, /0, /ecat/0/ecat/con_conp1_rx_dv, /0, /ecat/0/ecat/con_conp1_rxd0, /0, /ecat/0/ecat/con_conp1_tx_clk, /0, /ecat/0/ecat/con_con_mdio, /0, /dlr/0/ch/10/srsel_rs, /0, /dlr/0/ch/2/srsel_rs, /12, /dlr/0/ch/3/srsel_rs, /0, /dlr/0/ch/0/srsel_rs, /0, /dlr/0/ch/11/srsel_rs, /0, /dlr/0/ch/1/srsel_rs, /0, /dlr/0/ch/6/srsel_rs, /0, /dlr/0/ch/7/srsel_rs, /0, /dlr/0/ch/4/srsel_rs, /0, /dlr/0/ch/5/srsel_rs, /11, /dlr/0/ch/8/srsel_rs, /0, /dlr/0/ch/9/srsel_rs, /0, /ccu4/1/cc4/3/ins_ev1is, /0, /ccu4/1/cc4/3/ins_ev2is, /0, /ccu4/1/cc4/3/ins_ev0is, /0, /ccu4/1/cc4/3/srs_e1sr, /0, /ccu4/1/cc4/3/srs_e2sr, /0, /ccu4/1/cc4/3/srs_e0sr, /0, /ccu4/1/cc4/3/cmc_tce, /0, /ccu4/1/cc4/3/srs_cmsr, /0, /ccu4/1/cc4/3/srs_posr, /0, /ccu4/1/cc4/1/ins_ev1is, /0, /ccu4/1/cc4/1/ins_ev2is, /0, /ccu4/1/cc4/1/ins_ev0is, /0, /ccu4/1/cc4/1/srs_e1sr, /0, /ccu4/1/cc4/1/srs_e2sr, /0, /ccu4/1/cc4/1/srs_e0sr, /0, /ccu4/1/cc4/1/cmc_tce, /0, /ccu4/1/cc4/1/srs_cmsr, /0, /ccu4/1/cc4/1/srs_posr, /0, /ccu4/1/cc4/2/ins_ev1is, /0, /ccu4/1/cc4/2/ins_ev2is, /0, /ccu4/1/cc4/2/ins_ev0is, /0, /ccu4/1/cc4/2/srs_e1sr, /0, /ccu4/1/cc4/2/srs_e2sr, /0, /ccu4/1/cc4/2/srs_e0sr, /0, /ccu4/1/cc4/2/cmc_tce, /0, /ccu4/1/cc4/2/srs_cmsr, /0, /ccu4/1/cc4/2/srs_posr, /0, /ccu4/1/global/gctrl_pcis, /0, /ccu4/1/cc4/0/ins_ev1is, /0, /ccu4/1/cc4/0/ins_ev2is, /0, /ccu4/1/cc4/0/ins_ev0is, /0, /ccu4/1/cc4/0/srs_e1sr, /0, /ccu4/1/cc4/0/srs_e2sr, /0, /ccu4/1/cc4/0/srs_e0sr, /0, /ccu4/1/cc4/0/srs_cmsr, /0, /ccu4/1/cc4/0/srs_posr, /0, /dma8/0/ch_adv/0/cfgh_src_per, /2, /dma8/0/ch_adv/0/cfgh_dest_per, /0, /dma8/0/ch_adv/1/cfgh_src_per, /0, /dma8/0/ch_adv/1/cfgh_dest_per, /5, /dma8/0/ch/5/cfgh_src_per, /0, /dma8/0/ch/5/cfgh_dest_per, /0, /dma8/0/ch/4/cfgh_src_per, /0, /dma8/0/ch/4/cfgh_dest_per, /0, /dma8/0/ch/3/cfgh_src_per, /0, /dma8/0/ch/3/cfgh_dest_per, /0, /dma8/0/ch/2/cfgh_src_per, /0, /dma8/0/ch/2/cfgh_dest_per, /0, /dma8/0/ch/6/cfgh_src_per, /0, /dma8/0/ch/6/cfgh_dest_per, /0, /dma8/0/ch/7/cfgh_src_per, /0, /dma8/0/ch/7/cfgh_dest_per, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_posr, /0, /usic/1/channel/0/dx0cr_dsel, /0, /usic/1/channel/0/ccr_hpcen, /0, /usic/1/channel/0/dx2cr_dsel, /0, /usic/1/channel/0/dx4cr_dsel, /0, /usic/1/channel/0/dx3cr_dsel, /0, /usic/1/channel/0/dx1cr_dsel, /0, /usic/1/channel/0/dx5cr_dsel, /0, /usic/1/channel/0/rbctr_srbien, /0, /usic/1/channel/0/rbctr_srbinp, /0, /usic/1/channel/0/ccr_aien, /1, /usic/1/channel/0/inpr_ainp, /1, /usic/1/channel/0/ccr_brgien, /0, /usic/1/channel/0/inpr_pinp, /2, /usic/1/channel/0/rbctr_rberien, /0, /usic/1/channel/0/rbctr_arbinp, /0, /usic/1/channel/0/ccr_tsien, /0, /usic/1/channel/0/inpr_tsinp, /0, /usic/1/channel/0/rbctr_arbien, /0, /usic/1/channel/0/tbctr_tberien, /0, /usic/1/channel/0/tbctr_atbinp, /0, /usic/1/channel/0/ccr_tbien, /0, /usic/1/channel/0/inpr_tbinp, /0, /usic/1/channel/0/ccr_rsien, /1, /usic/1/channel/0/ccr_dlien, /0, /usic/1/channel/0/tbctr_stbien, /0, /usic/1/channel/0/tbctr_stbinp, /0, /usic/1/channel/0/ccr_rien, /1, /usic/1/channel/0/inpr_rinp, /1, /usic/1/channel/0/rbctr_dptr, /0, /usic/1/channel/0/tbctr_dptr, /0, /usic/1/channel/0/rbctr_size, /0, /usic/1/channel/0/tbctr_size, /0, /usic/1/channel/1/dx0cr_dsel, /0, /usic/1/channel/1/ccr_hpcen, /0, /usic/1/channel/1/dx2cr_dsel, /0, /usic/1/channel/1/dx4cr_dsel, /0, /usic/1/channel/1/dx3cr_dsel, /0, /usic/1/channel/1/dx1cr_dsel, /0, /usic/1/channel/1/dx5cr_dsel, /0, /usic/1/channel/1/rbctr_srbien, /0, /usic/1/channel/1/rbctr_srbinp, /0, /usic/1/channel/1/ccr_aien, /0, /usic/1/channel/1/inpr_ainp, /0, /usic/1/channel/1/ccr_brgien, /0, /usic/1/channel/1/inpr_pinp, /0, /usic/1/channel/1/rbctr_rberien, /0, /usic/1/channel/1/rbctr_arbinp, /0, /usic/1/channel/1/ccr_tsien, /0, /usic/1/channel/1/inpr_tsinp, /0, /usic/1/channel/1/rbctr_arbien, /0, /usic/1/channel/1/tbctr_tberien, /0, /usic/1/channel/1/tbctr_atbinp, /0, /usic/1/channel/1/ccr_tbien, /0, /usic/1/channel/1/inpr_tbinp, /0, /usic/1/channel/1/ccr_rsien, /0, /usic/1/channel/1/ccr_dlien, /0, /usic/1/channel/1/tbctr_stbien, /0, /usic/1/channel/1/tbctr_stbinp, /0, /usic/1/channel/1/ccr_rien, /0, /usic/1/channel/1/inpr_rinp, /0, /usic/1/channel/1/rbctr_dptr, /0, /usic/1/channel/1/tbctr_dptr, /0, /usic/1/channel/1/rbctr_size, /0, /usic/1/channel/1/tbctr_size, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/63/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/62/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/61/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/60/iser_setena, /0, /cpu/0/nvic/interrupt/8/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/108/iser_setena, /0, /cpu/0/nvic/interrupt/109/iser_setena, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/77/iser_setena, /0, /cpu/0/nvic/interrupt/76/iser_setena, /0, /cpu/0/nvic/interrupt/79/iser_setena, /0, /cpu/0/nvic/interrupt/78/iser_setena, /0, /cpu/0/nvic/interrupt/42/iser_setena, /0, /cpu/0/nvic/interrupt/46/iser_setena, /0, /cpu/0/nvic/interrupt/45/iser_setena, /0, /cpu/0/nvic/interrupt/44/iser_setena, /0, /cpu/0/nvic/interrupt/43/iser_setena, /0, /cpu/0/nvic/interrupt/49/iser_setena, /0, /cpu/0/nvic/interrupt/48/iser_setena, /0, /cpu/0/nvic/interrupt/47/iser_setena, /0, /cpu/0/nvic/interrupt/51/iser_setena, /0, /cpu/0/nvic/interrupt/50/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/32/iser_setena, /0, /cpu/0/nvic/interrupt/33/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/89/iser_setena, /0, /cpu/0/nvic/interrupt/87/iser_setena, /0, /cpu/0/nvic/interrupt/88/iser_setena, /0, /cpu/0/nvic/interrupt/81/iser_setena, /0, /cpu/0/nvic/interrupt/82/iser_setena, /0, /cpu/0/nvic/interrupt/80/iser_setena, /0, /cpu/0/nvic/interrupt/85/iser_setena, /0, /cpu/0/nvic/interrupt/86/iser_setena, /0, /cpu/0/nvic/interrupt/83/iser_setena, /0, /cpu/0/nvic/interrupt/84/iser_setena, /0, /cpu/0/nvic/interrupt/90/iser_setena, /0, /cpu/0/nvic/interrupt/91/iser_setena, /0, /cpu/0/nvic/interrupt/92/iser_setena, /0, /cpu/0/nvic/interrupt/93/iser_setena, /0, /cpu/0/nvic/interrupt/94/iser_setena, /0, /cpu/0/nvic/interrupt/95/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/107/iser_setena, /0, /cpu/0/nvic/interrupt/106/iser_setena, /0, /cpu/0/nvic/interrupt/105/iser_setena, /1, /cpu/0/nvic/interrupt/104/iser_setena, /0, /cpu/0/nvic/interrupt/102/iser_setena, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /scu/0/gcu/interrupt/rtctick/nmireqen_pi, /0, /scu/0/hcu/hdcr_wkupsel, /0, /scu/0/hcu/hdcr_gpi0sel, /0, /scu/0/gcu/interrupt/prewarn/nmireqen_prwarn, /0, /scu/0/gcu/interrupt/rtcalarm/nmireqen_ai, /0, /scu/0/gcu/interrupt/erunmi/3/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/0/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/1/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/2/nmireqen_eru, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/0/ch/2/gchctr_resreg, /0, /vadc/0/group/0/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/2/gchctr_iclsel, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/0/ch/1/galias_alias1, /0, /vadc/0/group/0/ch/1/gchctr_resreg, /0, /vadc/0/group/0/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/1/gchctr_iclsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/ch/2/gchctr_resreg, /0, /vadc/0/group/1/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/2/gchctr_iclsel, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/4/gchctr_resreg, /0, /vadc/0/group/1/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/4/gchctr_iclsel, /0, /vadc/0/group/1/ch/5/gchctr_resreg, /0, /vadc/0/group/1/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/5/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/7/gchctr_resreg, /0, /vadc/0/group/1/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/7/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /can/0/mo/35/moipr_rxinp, /0, /can/0/mo/35/moipr_txinp, /0, /can/0/mo/34/moipr_rxinp, /0, /can/0/mo/34/moipr_txinp, /0, /can/0/mo/33/moipr_rxinp, /0, /can/0/mo/33/moipr_txinp, /0, /can/0/mo/32/moipr_rxinp, /0, /can/0/mo/32/moipr_txinp, /0, /can/0/mo/31/moipr_rxinp, /0, /can/0/mo/31/moipr_txinp, /0, /can/0/mo/30/moipr_rxinp, /0, /can/0/mo/30/moipr_txinp, /0, /can/0/mo/39/moipr_rxinp, /0, /can/0/mo/39/moipr_txinp, /0, /can/0/mo/38/moipr_rxinp, /0, /can/0/mo/38/moipr_txinp, /0, /can/0/mo/37/moipr_rxinp, /0, /can/0/mo/37/moipr_txinp, /0, /can/0/mo/36/moipr_rxinp, /0, /can/0/mo/36/moipr_txinp, /0, /can/0/mo/9/moipr_rxinp, /0, /can/0/mo/9/moipr_txinp, /0, /can/0/mo/60/moipr_rxinp, /0, /can/0/mo/60/moipr_txinp, /0, /can/0/mo/7/moipr_rxinp, /0, /can/0/mo/7/moipr_txinp, /0, /can/0/mo/8/moipr_rxinp, /0, /can/0/mo/8/moipr_txinp, /0, /can/0/mo/5/moipr_rxinp, /0, /can/0/mo/5/moipr_txinp, /0, /can/0/mo/6/moipr_rxinp, /0, /can/0/mo/6/moipr_txinp, /0, /can/0/mo/22/moipr_rxinp, /0, /can/0/mo/22/moipr_txinp, /0, /can/0/mo/21/moipr_rxinp, /0, /can/0/mo/21/moipr_txinp, /0, /can/0/mo/24/moipr_rxinp, /0, /can/0/mo/24/moipr_txinp, /0, /can/0/mo/23/moipr_rxinp, /0, /can/0/mo/23/moipr_txinp, /0, /can/0/node/0/npcr_rxsel, /0, /can/0/node/0/nipr_cfcinp, /0, /can/0/node/0/nipr_lecinp, /0, /can/0/node/0/nipr_alinp, /0, /can/0/node/0/nipr_trinp, /0, /can/0/node/1/npcr_rxsel, /0, /can/0/node/1/nipr_cfcinp, /0, /can/0/node/1/nipr_lecinp, /0, /can/0/node/1/nipr_alinp, /0, /can/0/node/1/nipr_trinp, /0, /can/0/mo/20/moipr_rxinp, /0, /can/0/mo/20/moipr_txinp, /0, /can/0/mo/29/moipr_rxinp, /0, /can/0/mo/29/moipr_txinp, /0, /can/0/mo/61/moipr_rxinp, /0, /can/0/mo/61/moipr_txinp, /0, /can/0/mo/26/moipr_rxinp, /0, /can/0/mo/26/moipr_txinp, /0, /can/0/mo/25/moipr_rxinp, /0, /can/0/mo/25/moipr_txinp, /0, /can/0/mo/62/moipr_rxinp, /0, /can/0/mo/62/moipr_txinp, /0, /can/0/mo/28/moipr_rxinp, /0, /can/0/mo/28/moipr_txinp, /0, /can/0/mo/63/moipr_rxinp, /0, /can/0/mo/63/moipr_txinp, /0, /can/0/mo/27/moipr_rxinp, /0, /can/0/mo/27/moipr_txinp, /0, /can/0/mo/58/moipr_rxinp, /0, /can/0/mo/58/moipr_txinp, /0, /can/0/mo/59/moipr_rxinp, /0, /can/0/mo/59/moipr_txinp, /0, /can/0/mo/0/moipr_rxinp, /0, /can/0/mo/0/moipr_txinp, /0, /can/0/mo/13/moipr_rxinp, /0, /can/0/mo/13/moipr_txinp, /0, /can/0/mo/1/moipr_rxinp, /0, /can/0/mo/1/moipr_txinp, /0, /can/0/mo/2/moipr_rxinp, /0, /can/0/mo/2/moipr_txinp, /0, /can/0/mo/12/moipr_rxinp, /0, /can/0/mo/12/moipr_txinp, /0, /can/0/mo/3/moipr_rxinp, /0, /can/0/mo/3/moipr_txinp, /0, /can/0/mo/11/moipr_rxinp, /0, /can/0/mo/11/moipr_txinp, /0, /can/0/mo/4/moipr_rxinp, /0, /can/0/mo/4/moipr_txinp, /0, /can/0/mo/10/moipr_rxinp, /0, /can/0/mo/10/moipr_txinp, /0, /can/0/mo/17/moipr_rxinp, /0, /can/0/mo/17/moipr_txinp, /0, /can/0/mo/52/moipr_rxinp, /0, /can/0/mo/52/moipr_txinp, /0, /can/0/mo/16/moipr_rxinp, /0, /can/0/mo/16/moipr_txinp, /0, /can/0/mo/53/moipr_rxinp, /0, /can/0/mo/53/moipr_txinp, /0, /can/0/mo/50/moipr_rxinp, /0, /can/0/mo/50/moipr_txinp, /0, /can/0/mo/15/moipr_rxinp, /0, /can/0/mo/15/moipr_txinp, /0, /can/0/mo/51/moipr_rxinp, /0, /can/0/mo/51/moipr_txinp, /0, /can/0/mo/14/moipr_rxinp, /0, /can/0/mo/14/moipr_txinp, /0, /can/0/mo/56/moipr_rxinp, /0, /can/0/mo/56/moipr_txinp, /0, /can/0/mo/57/moipr_rxinp, /0, /can/0/mo/57/moipr_txinp, /0, /can/0/mo/54/moipr_rxinp, /0, /can/0/mo/54/moipr_txinp, /0, /can/0/mo/19/moipr_rxinp, /0, /can/0/mo/19/moipr_txinp, /0, /can/0/mo/18/moipr_rxinp, /0, /can/0/mo/18/moipr_txinp, /0, /can/0/mo/55/moipr_rxinp, /0, /can/0/mo/55/moipr_txinp, /0, /can/0/mo/47/moipr_rxinp, /0, /can/0/mo/47/moipr_txinp, /0, /can/0/mo/48/moipr_rxinp, /0, /can/0/mo/48/moipr_txinp, /0, /can/0/mo/49/moipr_rxinp, /0, /can/0/mo/49/moipr_txinp, /0, /can/0/mo/40/moipr_rxinp, /0, /can/0/mo/40/moipr_txinp, /0, /can/0/mo/41/moipr_rxinp, /0, /can/0/mo/41/moipr_txinp, /0, /can/0/mo/42/moipr_rxinp, /0, /can/0/mo/42/moipr_txinp, /0, /can/0/mo/43/moipr_rxinp, /0, /can/0/mo/43/moipr_txinp, /0, /can/0/mo/44/moipr_rxinp, /0, /can/0/mo/44/moipr_txinp, /0, /can/0/mo/45/moipr_rxinp, /0, /can/0/mo/45/moipr_txinp, /0, /can/0/mo/46/moipr_rxinp, /0, /can/0/mo/46/moipr_txinp, /0, /cpu/0/nvic/interrupt/103/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0]


