ARM GAS  /tmp/ccHVmkcc.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM2_Init,"ax",%progbits
  18              		.align	2
  19              		.global	MX_TIM2_Init
  20              		.code	16
  21              		.thumb_func
  23              	MX_TIM2_Init:
  24              	.LFB34:
  25              		.file 1 "Src/tim.c"
   1:Src/tim.c     **** /**
   2:Src/tim.c     ****   ******************************************************************************
   3:Src/tim.c     ****   * File Name          : TIM.c
   4:Src/tim.c     ****   * Description        : This file provides code for the configuration
   5:Src/tim.c     ****   *                      of the TIM instances.
   6:Src/tim.c     ****   ******************************************************************************
   7:Src/tim.c     ****   ** This notice applies to any and all portions of this file
   8:Src/tim.c     ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/tim.c     ****   * USER CODE END. Other portions of this file, whether 
  10:Src/tim.c     ****   * inserted by the user or by software development tools
  11:Src/tim.c     ****   * are owned by their respective copyright owners.
  12:Src/tim.c     ****   *
  13:Src/tim.c     ****   * COPYRIGHT(c) 2019 STMicroelectronics
  14:Src/tim.c     ****   *
  15:Src/tim.c     ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/tim.c     ****   * are permitted provided that the following conditions are met:
  17:Src/tim.c     ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/tim.c     ****   *      this list of conditions and the following disclaimer.
  19:Src/tim.c     ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/tim.c     ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/tim.c     ****   *      and/or other materials provided with the distribution.
  22:Src/tim.c     ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/tim.c     ****   *      may be used to endorse or promote products derived from this software
  24:Src/tim.c     ****   *      without specific prior written permission.
  25:Src/tim.c     ****   *
  26:Src/tim.c     ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/tim.c     ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/tim.c     ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/tim.c     ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/tim.c     ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/tim.c     ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/tim.c     ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/tim.c     ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
ARM GAS  /tmp/ccHVmkcc.s 			page 2


  34:Src/tim.c     ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/tim.c     ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/tim.c     ****   *
  37:Src/tim.c     ****   ******************************************************************************
  38:Src/tim.c     ****   */
  39:Src/tim.c     **** 
  40:Src/tim.c     **** /* Includes ------------------------------------------------------------------*/
  41:Src/tim.c     **** #include "tim.h"
  42:Src/tim.c     **** 
  43:Src/tim.c     **** /* USER CODE BEGIN 0 */
  44:Src/tim.c     **** 
  45:Src/tim.c     **** /* USER CODE END 0 */
  46:Src/tim.c     **** 
  47:Src/tim.c     **** TIM_HandleTypeDef htim2;
  48:Src/tim.c     **** 
  49:Src/tim.c     **** /* TIM2 init function */
  50:Src/tim.c     **** void MX_TIM2_Init(void)
  51:Src/tim.c     **** {
  26              		.loc 1 51 0
  27              		.cfi_startproc
  28 0000 00B5     		push	{lr}
  29              	.LCFI0:
  30              		.cfi_def_cfa_offset 4
  31              		.cfi_offset 14, -4
  32 0002 87B0     		sub	sp, sp, #28
  33              	.LCFI1:
  34              		.cfi_def_cfa_offset 32
  52:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig;
  53:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig;
  54:Src/tim.c     **** 
  55:Src/tim.c     ****   htim2.Instance = TIM2;
  35              		.loc 1 55 0
  36 0004 1648     		ldr	r0, .L5
  37 0006 8023     		mov	r3, #128
  38 0008 DB05     		lsl	r3, r3, #23
  39 000a 0360     		str	r3, [r0]
  56:Src/tim.c     ****   htim2.Init.Prescaler = 32000;
  40              		.loc 1 56 0
  41 000c FA23     		mov	r3, #250
  42 000e DB01     		lsl	r3, r3, #7
  43 0010 4360     		str	r3, [r0, #4]
  57:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  44              		.loc 1 57 0
  45 0012 0023     		mov	r3, #0
  46 0014 8360     		str	r3, [r0, #8]
  58:Src/tim.c     ****   htim2.Init.Period = 1000;
  47              		.loc 1 58 0
  48 0016 FA22     		mov	r2, #250
  49 0018 9200     		lsl	r2, r2, #2
  50 001a C260     		str	r2, [r0, #12]
  59:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51              		.loc 1 59 0
  52 001c 0361     		str	r3, [r0, #16]
  60:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  53              		.loc 1 60 0
  54 001e FFF7FEFF 		bl	HAL_TIM_Base_Init
  55              	.LVL0:
ARM GAS  /tmp/ccHVmkcc.s 			page 3


  56 0022 0028     		cmp	r0, #0
  57 0024 01D0     		beq	.L2
  61:Src/tim.c     ****   {
  62:Src/tim.c     ****     Error_Handler();
  58              		.loc 1 62 0
  59 0026 FFF7FEFF 		bl	Error_Handler
  60              	.LVL1:
  61              	.L2:
  63:Src/tim.c     ****   }
  64:Src/tim.c     **** 
  65:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  62              		.loc 1 65 0
  63 002a 8023     		mov	r3, #128
  64 002c 5B01     		lsl	r3, r3, #5
  65 002e 0293     		str	r3, [sp, #8]
  66:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  66              		.loc 1 66 0
  67 0030 0B48     		ldr	r0, .L5
  68 0032 02A9     		add	r1, sp, #8
  69 0034 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  70              	.LVL2:
  71 0038 0028     		cmp	r0, #0
  72 003a 01D0     		beq	.L3
  67:Src/tim.c     ****   {
  68:Src/tim.c     ****     Error_Handler();
  73              		.loc 1 68 0
  74 003c FFF7FEFF 		bl	Error_Handler
  75              	.LVL3:
  76              	.L3:
  69:Src/tim.c     ****   }
  70:Src/tim.c     **** 
  71:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  77              		.loc 1 71 0
  78 0040 0023     		mov	r3, #0
  79 0042 0093     		str	r3, [sp]
  72:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  80              		.loc 1 72 0
  81 0044 0193     		str	r3, [sp, #4]
  73:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  82              		.loc 1 73 0
  83 0046 0648     		ldr	r0, .L5
  84 0048 6946     		mov	r1, sp
  85 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  86              	.LVL4:
  87 004e 0028     		cmp	r0, #0
  88 0050 01D0     		beq	.L4
  74:Src/tim.c     ****   {
  75:Src/tim.c     ****     Error_Handler();
  89              		.loc 1 75 0
  90 0052 FFF7FEFF 		bl	Error_Handler
  91              	.LVL5:
  92              	.L4:
  76:Src/tim.c     ****   }
  77:Src/tim.c     **** 
  78:Src/tim.c     ****   HAL_TIM_Base_Start_IT(&htim2);
  93              		.loc 1 78 0
  94 0056 0248     		ldr	r0, .L5
ARM GAS  /tmp/ccHVmkcc.s 			page 4


  95 0058 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
  96              	.LVL6:
  79:Src/tim.c     **** }
  97              		.loc 1 79 0
  98 005c 07B0     		add	sp, sp, #28
  99              		@ sp needed
 100 005e 00BD     		pop	{pc}
 101              	.L6:
 102              		.align	2
 103              	.L5:
 104 0060 00000000 		.word	htim2
 105              		.cfi_endproc
 106              	.LFE34:
 108              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 109              		.align	2
 110              		.global	HAL_TIM_Base_MspInit
 111              		.code	16
 112              		.thumb_func
 114              	HAL_TIM_Base_MspInit:
 115              	.LFB35:
  80:Src/tim.c     **** 
  81:Src/tim.c     **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  82:Src/tim.c     **** {
 116              		.loc 1 82 0
 117              		.cfi_startproc
 118              	.LVL7:
 119 0000 08B5     		push	{r3, lr}
 120              	.LCFI2:
 121              		.cfi_def_cfa_offset 8
 122              		.cfi_offset 3, -8
 123              		.cfi_offset 14, -4
  83:Src/tim.c     **** 
  84:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM2)
 124              		.loc 1 84 0
 125 0002 0268     		ldr	r2, [r0]
 126 0004 8023     		mov	r3, #128
 127 0006 DB05     		lsl	r3, r3, #23
 128 0008 9A42     		cmp	r2, r3
 129 000a 0CD1     		bne	.L7
  85:Src/tim.c     ****   {
  86:Src/tim.c     ****     
  87:Src/tim.c     **** 	/* TIM2 clock enable */
  88:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_ENABLE();
 130              		.loc 1 88 0
 131 000c 064A     		ldr	r2, .L9
 132 000e 916B     		ldr	r1, [r2, #56]
 133 0010 0123     		mov	r3, #1
 134 0012 0B43     		orr	r3, r1
 135 0014 9363     		str	r3, [r2, #56]
  89:Src/tim.c     **** 
  90:Src/tim.c     ****     /* TIM2 interrupt Init */
  91:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM2_IRQn, 7, 0);
 136              		.loc 1 91 0
 137 0016 0F20     		mov	r0, #15
 138              	.LVL8:
 139 0018 0721     		mov	r1, #7
 140 001a 0022     		mov	r2, #0
ARM GAS  /tmp/ccHVmkcc.s 			page 5


 141 001c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 142              	.LVL9:
  92:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 143              		.loc 1 92 0
 144 0020 0F20     		mov	r0, #15
 145 0022 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 146              	.LVL10:
 147              	.L7:
  93:Src/tim.c     ****   }
  94:Src/tim.c     **** }
 148              		.loc 1 94 0
 149              		@ sp needed
 150 0026 08BD     		pop	{r3, pc}
 151              	.L10:
 152              		.align	2
 153              	.L9:
 154 0028 00100240 		.word	1073876992
 155              		.cfi_endproc
 156              	.LFE35:
 158              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 159              		.align	2
 160              		.global	HAL_TIM_Base_MspDeInit
 161              		.code	16
 162              		.thumb_func
 164              	HAL_TIM_Base_MspDeInit:
 165              	.LFB36:
  95:Src/tim.c     **** 
  96:Src/tim.c     **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  97:Src/tim.c     **** {
 166              		.loc 1 97 0
 167              		.cfi_startproc
 168              	.LVL11:
  98:Src/tim.c     **** 
  99:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM2)
 169              		.loc 1 99 0
 170 0000 0268     		ldr	r2, [r0]
 171 0002 8023     		mov	r3, #128
 172 0004 DB05     		lsl	r3, r3, #23
 173 0006 9A42     		cmp	r2, r3
 174 0008 04D1     		bne	.L11
 100:Src/tim.c     ****   {
 101:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 102:Src/tim.c     **** 
 103:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 0 */
 104:Src/tim.c     ****     /* Peripheral clock disable */
 105:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_DISABLE();
 175              		.loc 1 105 0
 176 000a 034A     		ldr	r2, .L13
 177 000c 936B     		ldr	r3, [r2, #56]
 178 000e 0121     		mov	r1, #1
 179 0010 8B43     		bic	r3, r1
 180 0012 9363     		str	r3, [r2, #56]
 181              	.L11:
 106:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 107:Src/tim.c     **** 
 108:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 1 */
 109:Src/tim.c     ****   }
ARM GAS  /tmp/ccHVmkcc.s 			page 6


 110:Src/tim.c     **** } 
 182              		.loc 1 110 0
 183              		@ sp needed
 184 0014 7047     		bx	lr
 185              	.L14:
 186 0016 C046     		.align	2
 187              	.L13:
 188 0018 00100240 		.word	1073876992
 189              		.cfi_endproc
 190              	.LFE36:
 192              		.comm	htim2,60,4
 193              		.text
 194              	.Letext0:
 195              		.file 2 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l071xx.h"
 196              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 197              		.file 4 "/usr/include/newlib/sys/_stdint.h"
 198              		.file 5 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 199              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 200              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim.h"
 201              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim_ex.h"
 202              		.file 9 "Inc/main.h"
 203              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_cortex.h"
ARM GAS  /tmp/ccHVmkcc.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccHVmkcc.s:18     .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccHVmkcc.s:23     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccHVmkcc.s:104    .text.MX_TIM2_Init:0000000000000060 $d
                            *COM*:000000000000003c htim2
     /tmp/ccHVmkcc.s:109    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccHVmkcc.s:114    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccHVmkcc.s:154    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
     /tmp/ccHVmkcc.s:159    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccHVmkcc.s:164    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccHVmkcc.s:188    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
Error_Handler
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_Base_Start_IT
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
