+version:  1/1/2010
+switches:

+comp_ver Version:      6.0.3.1
+Build number: 3241
+Build date:   Oct 10 2017 at 12:10:29

+compinfo: nfcc -chip nfp-4xxx-b0 -third_party_addressing_40_bit -single_dr
+compinfo: am_signal -permit_dram_unaligned -indirect_ref_format_nfp6000 -Q
+compinfo: revision_min=16 -DPLATFORM_PORT_SELECTION=H_PLATFORM -DPIF_APP_C
+compinfo: ONFIG=PIF_APP_DEFAULT -DNUM_IMU=1 -DNUM_EMU=1 -DSIMULATION=1 -DP
+compinfo: IF_DEBUG=1 -DNFD_CFG_NEXT_ME0=__nfp_idstr2meid("i36.me11") -DNFD
+compinfo: _CFG_SIG_NEXT_ME0=nfd_cfg_sig_app_master0 -DNFD_CFG_NEXT_ME1=__n
+compinfo: fp_idstr2meid("i36.me11") -DNFD_CFG_SIG_NEXT_ME1=nfd_cfg_sig_app
+compinfo: _master1 -DNFD_CFG_NEXT_ME2=__nfp_idstr2meid("i36.me11") -DNFD_C
+compinfo: FG_SIG_NEXT_ME2=nfd_cfg_sig_app_master2 -DNFD_CFG_NEXT_ME3=__nfp
+compinfo: _idstr2meid("i36.me11") -DNFD_CFG_SIG_NEXT_ME3=nfd_cfg_sig_app_m
+compinfo: aster3 -O2 -Ob1 -W3 -IC:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\
+compinfo: apps\pif_app_nfd\include -IC:\Users\Zhou Yu\Desktop\p4db-issues\
+compinfo: smartnic-issue\oversized-ternary\out -IC:\Users\Zhou Yu\Desktop\
+compinfo: p4db-issues\smartnic-issue\oversized-ternary\out\callbackapi -IC
+compinfo: :\NFP_SDK_6.0.3\p4\components\flowenv\me\include -IC:\NFP_SDK_6.
+compinfo: 0.3\p4\components\flowenv\me\include\nfp6000 -IC:\NFP_SDK_6.0.3\
+compinfo: p4\components\flowenv\me\lib -IC:\NFP_SDK_6.0.3\p4\components\fl
+compinfo: owenv\me\lib\nfp -IC:\NFP_SDK_6.0.3\p4\components\flowenv\me\blo
+compinfo: cks\blm\_h -IC:\NFP_SDK_6.0.3\p4\components\flowenv\me\blocks\bl
+compinfo: m -IC:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks -IC:\NFP_SDK
+compinfo: _6.0.3\p4\components\ng_nfd\shared -IC:\NFP_SDK_6.0.3\p4\compone
+compinfo: nts\ng_nfd -IC:\NFP_SDK_6.0.3\components\standardlibrary\include
+compinfo:  -IC:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\common\include
+compinfo:  -IC:\NFP_SDK_6.0.3\p4\components\nfp_pif\shared\include -IC:\NF
+compinfo: P_SDK_6.0.3\p4\components\dcfl\me\lib\dcfl -IC:\NFP_SDK_6.0.3\p4
+compinfo: \components\dcfl\shared\include\dcfl -IC:\NFP_SDK_6.0.3\p4\compo
+compinfo: nents\flowcache\me\lib\flowcache -IC:\NFP_SDK_6.0.3\p4\component
+compinfo: s\flowcache\me\lib\standardlibrary -IC:\NFP_SDK_6.0.3\p4\compone
+compinfo: nts\nfp_pif\me\lib\pif\include -IC:\NFP_SDK_6.0.3\p4\components\
+compinfo: nfp_pif\me\lib\hashmap\include -IC:\NFP_SDK_6.0.3\p4\components\
+compinfo: gro -IC:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\lib -IC:\NFP_SDK_
+compinfo: 6.0.3\components\standardlibrary\include\ -IC:\NFP_SDK_6.0.3\com
+compinfo: ponents\standardlibrary\microc\src\ -IC:\NFP_SDK_6.0.3\component
+compinfo: s\standardlibrary\microc\include\ -FI C:\NFP_SDK_6.0.3\p4\compon
+compinfo: ents\nfp_pif\me\apps\pif_app_nfd\include\config.h -Qbigendian -Q
+compinfo: nctx=8 -Qspill=1 -Qnctx_mode=8 -Qnn_mode=1 -Qlm_start=0 -Qlm_siz
+compinfo: e=1024 -Zi -FoC:\Users\Zhou Yu\Desktop\p4db-issues\smartnic-issu
+compinfo: e\oversized-ternary\out\nfd_svc.list\ -FeC:\Users\Zhou Yu\Deskto
+compinfo: p\p4db-issues\smartnic-issue\oversized-ternary\out\nfd_svc.list\
+compinfo: nfd_svc.list -Qno_decl_volatile -mIPOPT_nfp=2

.chip_id nfp-4xxx-b0 16 16

.%declare_resource "..brary/include/nfp_chipres.h" 97 emem0_queues global 0x400
.%declare_resource "..brary/include/nfp_chipres.h" 108 emem1_queues global 0x400
.%declare_resource "..brary/include/nfp_chipres.h" 149 cls_rings island 0x10
.%declare_resource "..brary/include/nfp_chipres.h" 162 cls_apsignals island 0x10
.%declare_resource "..brary/include/nfp_chipres.h" 172 cls_apfilters island 0x10
.%declare_resource "..nv/me/blocks/blm/_h/blm_c.h" 876 BLQ_EMU_RINGS global 0x4 0x4 emem0_queues
.%alloc_resource "..nv/me/blocks/blm/_h/blm_c.h" 877 BLM_NBI8_BLQ0_EMU_QID BLQ_EMU_RINGS global 0x1 0
.%alloc_resource "..nv/me/blocks/blm/_h/blm_c.h" 878 BLM_NBI8_BLQ1_EMU_QID BLQ_EMU_RINGS global 0x1 0 0x1
.%alloc_resource "..nv/me/blocks/blm/_h/blm_c.h" 879 BLM_NBI8_BLQ2_EMU_QID BLQ_EMU_RINGS global 0x1 0 0x2
.%alloc_resource "..nv/me/blocks/blm/_h/blm_c.h" 880 BLM_NBI8_BLQ3_EMU_QID BLQ_EMU_RINGS global 0x1 0 0x3
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 84 nfd_cfg_ring_nums emem0_queues global 0x20 0x20
.%declare_resource "..locks/vnic/shared/nfd_cfg.h" 106 nfd_cfg_ring_nums0 global 0x8 nfd_cfg_ring_nums
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 106 nfd_cfg_ring_num00 nfd_cfg_ring_nums0 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 106 nfd_cfg_ring_num01 nfd_cfg_ring_nums0 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 106 nfd_cfg_ring_num02 nfd_cfg_ring_nums0 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 106 nfd_cfg_ring_num03 nfd_cfg_ring_nums0 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 106 nfd_cfg_ring_num04 nfd_cfg_ring_nums0 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 106 nfd_cfg_ring_num05 nfd_cfg_ring_nums0 global 0x1 0
.%declare_resource "..locks/vnic/shared/nfd_cfg.h" 110 nfd_cfg_ring_nums1 global 0x8 nfd_cfg_ring_nums
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 110 nfd_cfg_ring_num10 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 110 nfd_cfg_ring_num11 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 110 nfd_cfg_ring_num12 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 110 nfd_cfg_ring_num13 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 110 nfd_cfg_ring_num14 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 110 nfd_cfg_ring_num15 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..ks/vnic/shared/../pci_out.h" 128 nfd_out_ring_num00 emem0_queues global 0x1 0x1
.%alloc_mem nfd_cfg_base0 emem0 global 0x200000 0x200000 addr40
.%alloc_mem _pf0_net_vf_cfg1 emem global 0x200 0x8 addr40
.%alloc_mem nfd_flr_atomic emem0 global 0x40 0x40 addr40
.%declare_resource "..nfd/me/blocks/vnic/svc_me.c" 90 nfd_flr_atomic_mem global 0x40 nfd_flr_atomic
.%alloc_resource "..nfd/me/blocks/vnic/svc_me.c" 90 nfd_flr_seen nfd_flr_atomic_mem global 0x40 0x40
.%alloc_mem nfd_vf_cfg_max_vfs emem global 0x8 0x8 addr40
.%init nfd_vf_cfg_max_vfs+0 64

.%bigendian

.%num_contexts 8
.%ctx_range 0 7


.%indirect_ref_mode nfp6000
.%third_party_addressing 40bit
.%local_mem0_mode rel
.%local_mem1_mode rel
.%local_mem2_mode rel
.%local_mem3_mode rel
.%init_nn_mode self
.%neighbor_usage  0x15
.%resource CAM        0
.%resource CRC        0
.%resource T_INDEX    0
.%resource BYTE_INDEX 0

.%alloc_mem _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE emem0 global 10485760 2048 addr40
.%alloc_mem _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE emem0 global 41943040 2048 addr40
.%alloc_mem _BLM_NBI8_BLQ3_EMU_Q_BASE emem0 global 2048 2048 addr40
.%alloc_mem _BLM_NBI8_BLQ3_EMU_QD_BASE emem0 global 16 16 addr40
.%alloc_mem _BLM_NBI8_BLQ2_EMU_Q_BASE emem0 global 2048 2048 addr40
.%alloc_mem _BLM_NBI8_BLQ2_EMU_QD_BASE emem0 global 16 16 addr40
.%alloc_mem _BLM_NBI8_BLQ1_EMU_Q_BASE emem0 global 2048 2048 addr40
.%alloc_mem _BLM_NBI8_BLQ1_EMU_QD_BASE emem0 global 16 16 addr40
.%alloc_mem _BLM_NBI8_BLQ0_EMU_Q_BASE emem0 global 32768 32768 addr40
.%alloc_mem _BLM_NBI8_BLQ0_EMU_QD_BASE emem0 global 16 16 addr40
.%alloc_mem _libpktdma_sem_sem cls island 8 addr32
.sig remote _nfd_cfg_sig_app_master0
.%alloc_mem _msix_tx_irqc_cfg cls me 1024 addr32
.%alloc_mem _msix_rx_irqc_cfg cls me 1024 addr32
.%alloc_mem _msix_cls_tx_enabled cls me 32 8 addr32
.%alloc_mem _msix_cls_rx_enabled cls me 32 8 addr32
.%alloc_mem _msix_cls_tx_entries cls me 256 addr32
.%alloc_mem _msix_cls_rx_entries cls me 256 addr32
.%alloc_mem _msix_cls_automask cls me 32 8 addr32
.%alloc_mem _msix_tx_irqc_state cls me 2048 addr32
.%alloc_mem _msix_cls_tx_new_enabled cls me 32 8 addr32
.%alloc_mem _msix_rx_irqc_state cls me 2048 addr32
.%alloc_mem _msix_cls_rx_new_enabled cls me 32 8 addr32
.%lm_sym _svc_cfg_bars 512 32
.%init _svc_cfg_bars+0 0x0
.%init _svc_cfg_bars+4 0x0
.%init _svc_cfg_bars+8 0x0
.%init _svc_cfg_bars+12 0x0
.%init _svc_cfg_bars+16 0x0
.%init _svc_cfg_bars+20 0x0
.%init _svc_cfg_bars+24 0x0
.%init _svc_cfg_bars+28 0x0
.%lm_sym _msix_tx_entries 256 256
.%init _msix_tx_entries+0 0x0
.%init _msix_tx_entries+4 0x0
.%init _msix_tx_entries+8 0x0
.%init _msix_tx_entries+12 0x0
.%init _msix_tx_entries+16 0x0
.%init _msix_tx_entries+20 0x0
.%init _msix_tx_entries+24 0x0
.%init _msix_tx_entries+28 0x0
.%init _msix_tx_entries+32 0x0
.%init _msix_tx_entries+36 0x0
.%init _msix_tx_entries+40 0x0
.%init _msix_tx_entries+44 0x0
.%init _msix_tx_entries+48 0x0
.%init _msix_tx_entries+52 0x0
.%init _msix_tx_entries+56 0x0
.%init _msix_tx_entries+60 0x0
.%init _msix_tx_entries+64 0x0
.%init _msix_tx_entries+68 0x0
.%init _msix_tx_entries+72 0x0
.%init _msix_tx_entries+76 0x0
.%init _msix_tx_entries+80 0x0
.%init _msix_tx_entries+84 0x0
.%init _msix_tx_entries+88 0x0
.%init _msix_tx_entries+92 0x0
.%init _msix_tx_entries+96 0x0
.%init _msix_tx_entries+100 0x0
.%init _msix_tx_entries+104 0x0
.%init _msix_tx_entries+108 0x0
.%init _msix_tx_entries+112 0x0
.%init _msix_tx_entries+116 0x0
.%init _msix_tx_entries+120 0x0
.%init _msix_tx_entries+124 0x0
.%init _msix_tx_entries+128 0x0
.%init _msix_tx_entries+132 0x0
.%init _msix_tx_entries+136 0x0
.%init _msix_tx_entries+140 0x0
.%init _msix_tx_entries+144 0x0
.%init _msix_tx_entries+148 0x0
.%init _msix_tx_entries+152 0x0
.%init _msix_tx_entries+156 0x0
.%init _msix_tx_entries+160 0x0
.%init _msix_tx_entries+164 0x0
.%init _msix_tx_entries+168 0x0
.%init _msix_tx_entries+172 0x0
.%init _msix_tx_entries+176 0x0
.%init _msix_tx_entries+180 0x0
.%init _msix_tx_entries+184 0x0
.%init _msix_tx_entries+188 0x0
.%init _msix_tx_entries+192 0x0
.%init _msix_tx_entries+196 0x0
.%init _msix_tx_entries+200 0x0
.%init _msix_tx_entries+204 0x0
.%init _msix_tx_entries+208 0x0
.%init _msix_tx_entries+212 0x0
.%init _msix_tx_entries+216 0x0
.%init _msix_tx_entries+220 0x0
.%init _msix_tx_entries+224 0x0
.%init _msix_tx_entries+228 0x0
.%init _msix_tx_entries+232 0x0
.%init _msix_tx_entries+236 0x0
.%init _msix_tx_entries+240 0x0
.%init _msix_tx_entries+244 0x0
.%init _msix_tx_entries+248 0x0
.%init _msix_tx_entries+252 0x0
.%lm_sym _msix_rx_entries 0 256
.%init _msix_rx_entries+0 0x0
.%init _msix_rx_entries+4 0x0
.%init _msix_rx_entries+8 0x0
.%init _msix_rx_entries+12 0x0
.%init _msix_rx_entries+16 0x0
.%init _msix_rx_entries+20 0x0
.%init _msix_rx_entries+24 0x0
.%init _msix_rx_entries+28 0x0
.%init _msix_rx_entries+32 0x0
.%init _msix_rx_entries+36 0x0
.%init _msix_rx_entries+40 0x0
.%init _msix_rx_entries+44 0x0
.%init _msix_rx_entries+48 0x0
.%init _msix_rx_entries+52 0x0
.%init _msix_rx_entries+56 0x0
.%init _msix_rx_entries+60 0x0
.%init _msix_rx_entries+64 0x0
.%init _msix_rx_entries+68 0x0
.%init _msix_rx_entries+72 0x0
.%init _msix_rx_entries+76 0x0
.%init _msix_rx_entries+80 0x0
.%init _msix_rx_entries+84 0x0
.%init _msix_rx_entries+88 0x0
.%init _msix_rx_entries+92 0x0
.%init _msix_rx_entries+96 0x0
.%init _msix_rx_entries+100 0x0
.%init _msix_rx_entries+104 0x0
.%init _msix_rx_entries+108 0x0
.%init _msix_rx_entries+112 0x0
.%init _msix_rx_entries+116 0x0
.%init _msix_rx_entries+120 0x0
.%init _msix_rx_entries+124 0x0
.%init _msix_rx_entries+128 0x0
.%init _msix_rx_entries+132 0x0
.%init _msix_rx_entries+136 0x0
.%init _msix_rx_entries+140 0x0
.%init _msix_rx_entries+144 0x0
.%init _msix_rx_entries+148 0x0
.%init _msix_rx_entries+152 0x0
.%init _msix_rx_entries+156 0x0
.%init _msix_rx_entries+160 0x0
.%init _msix_rx_entries+164 0x0
.%init _msix_rx_entries+168 0x0
.%init _msix_rx_entries+172 0x0
.%init _msix_rx_entries+176 0x0
.%init _msix_rx_entries+180 0x0
.%init _msix_rx_entries+184 0x0
.%init _msix_rx_entries+188 0x0
.%init _msix_rx_entries+192 0x0
.%init _msix_rx_entries+196 0x0
.%init _msix_rx_entries+200 0x0
.%init _msix_rx_entries+204 0x0
.%init _msix_rx_entries+208 0x0
.%init _msix_rx_entries+212 0x0
.%init _msix_rx_entries+216 0x0
.%init _msix_rx_entries+220 0x0
.%init _msix_rx_entries+224 0x0
.%init _msix_rx_entries+228 0x0
.%init _msix_rx_entries+232 0x0
.%init _msix_rx_entries+236 0x0
.%init _msix_rx_entries+240 0x0
.%init _msix_rx_entries+244 0x0
.%init _msix_rx_entries+248 0x0
.%init _msix_rx_entries+252 0x0
.%lm_sym _msix_prev_tx_cnt 1568 1024
.%init _msix_prev_tx_cnt+0 0x0
.%init _msix_prev_tx_cnt+4 0x0
.%init _msix_prev_tx_cnt+8 0x0
.%init _msix_prev_tx_cnt+12 0x0
.%init _msix_prev_tx_cnt+16 0x0
.%init _msix_prev_tx_cnt+20 0x0
.%init _msix_prev_tx_cnt+24 0x0
.%init _msix_prev_tx_cnt+28 0x0
.%init _msix_prev_tx_cnt+32 0x0
.%init _msix_prev_tx_cnt+36 0x0
.%init _msix_prev_tx_cnt+40 0x0
.%init _msix_prev_tx_cnt+44 0x0
.%init _msix_prev_tx_cnt+48 0x0
.%init _msix_prev_tx_cnt+52 0x0
.%init _msix_prev_tx_cnt+56 0x0
.%init _msix_prev_tx_cnt+60 0x0
.%init _msix_prev_tx_cnt+64 0x0
.%init _msix_prev_tx_cnt+68 0x0
.%init _msix_prev_tx_cnt+72 0x0
.%init _msix_prev_tx_cnt+76 0x0
.%init _msix_prev_tx_cnt+80 0x0
.%init _msix_prev_tx_cnt+84 0x0
.%init _msix_prev_tx_cnt+88 0x0
.%init _msix_prev_tx_cnt+92 0x0
.%init _msix_prev_tx_cnt+96 0x0
.%init _msix_prev_tx_cnt+100 0x0
.%init _msix_prev_tx_cnt+104 0x0
.%init _msix_prev_tx_cnt+108 0x0
.%init _msix_prev_tx_cnt+112 0x0
.%init _msix_prev_tx_cnt+116 0x0
.%init _msix_prev_tx_cnt+120 0x0
.%init _msix_prev_tx_cnt+124 0x0
.%init _msix_prev_tx_cnt+128 0x0
.%init _msix_prev_tx_cnt+132 0x0
.%init _msix_prev_tx_cnt+136 0x0
.%init _msix_prev_tx_cnt+140 0x0
.%init _msix_prev_tx_cnt+144 0x0
.%init _msix_prev_tx_cnt+148 0x0
.%init _msix_prev_tx_cnt+152 0x0
.%init _msix_prev_tx_cnt+156 0x0
.%init _msix_prev_tx_cnt+160 0x0
.%init _msix_prev_tx_cnt+164 0x0
.%init _msix_prev_tx_cnt+168 0x0
.%init _msix_prev_tx_cnt+172 0x0
.%init _msix_prev_tx_cnt+176 0x0
.%init _msix_prev_tx_cnt+180 0x0
.%init _msix_prev_tx_cnt+184 0x0
.%init _msix_prev_tx_cnt+188 0x0
.%init _msix_prev_tx_cnt+192 0x0
.%init _msix_prev_tx_cnt+196 0x0
.%init _msix_prev_tx_cnt+200 0x0
.%init _msix_prev_tx_cnt+204 0x0
.%init _msix_prev_tx_cnt+208 0x0
.%init _msix_prev_tx_cnt+212 0x0
.%init _msix_prev_tx_cnt+216 0x0
.%init _msix_prev_tx_cnt+220 0x0
.%init _msix_prev_tx_cnt+224 0x0
.%init _msix_prev_tx_cnt+228 0x0
.%init _msix_prev_tx_cnt+232 0x0
.%init _msix_prev_tx_cnt+236 0x0
.%init _msix_prev_tx_cnt+240 0x0
.%init _msix_prev_tx_cnt+244 0x0
.%init _msix_prev_tx_cnt+248 0x0
.%init _msix_prev_tx_cnt+252 0x0
.%init _msix_prev_tx_cnt+256 0x0
.%init _msix_prev_tx_cnt+260 0x0
.%init _msix_prev_tx_cnt+264 0x0
.%init _msix_prev_tx_cnt+268 0x0
.%init _msix_prev_tx_cnt+272 0x0
.%init _msix_prev_tx_cnt+276 0x0
.%init _msix_prev_tx_cnt+280 0x0
.%init _msix_prev_tx_cnt+284 0x0
.%init _msix_prev_tx_cnt+288 0x0
.%init _msix_prev_tx_cnt+292 0x0
.%init _msix_prev_tx_cnt+296 0x0
.%init _msix_prev_tx_cnt+300 0x0
.%init _msix_prev_tx_cnt+304 0x0
.%init _msix_prev_tx_cnt+308 0x0
.%init _msix_prev_tx_cnt+312 0x0
.%init _msix_prev_tx_cnt+316 0x0
.%init _msix_prev_tx_cnt+320 0x0
.%init _msix_prev_tx_cnt+324 0x0
.%init _msix_prev_tx_cnt+328 0x0
.%init _msix_prev_tx_cnt+332 0x0
.%init _msix_prev_tx_cnt+336 0x0
.%init _msix_prev_tx_cnt+340 0x0
.%init _msix_prev_tx_cnt+344 0x0
.%init _msix_prev_tx_cnt+348 0x0
.%init _msix_prev_tx_cnt+352 0x0
.%init _msix_prev_tx_cnt+356 0x0
.%init _msix_prev_tx_cnt+360 0x0
.%init _msix_prev_tx_cnt+364 0x0
.%init _msix_prev_tx_cnt+368 0x0
.%init _msix_prev_tx_cnt+372 0x0
.%init _msix_prev_tx_cnt+376 0x0
.%init _msix_prev_tx_cnt+380 0x0
.%init _msix_prev_tx_cnt+384 0x0
.%init _msix_prev_tx_cnt+388 0x0
.%init _msix_prev_tx_cnt+392 0x0
.%init _msix_prev_tx_cnt+396 0x0
.%init _msix_prev_tx_cnt+400 0x0
.%init _msix_prev_tx_cnt+404 0x0
.%init _msix_prev_tx_cnt+408 0x0
.%init _msix_prev_tx_cnt+412 0x0
.%init _msix_prev_tx_cnt+416 0x0
.%init _msix_prev_tx_cnt+420 0x0
.%init _msix_prev_tx_cnt+424 0x0
.%init _msix_prev_tx_cnt+428 0x0
.%init _msix_prev_tx_cnt+432 0x0
.%init _msix_prev_tx_cnt+436 0x0
.%init _msix_prev_tx_cnt+440 0x0
.%init _msix_prev_tx_cnt+444 0x0
.%init _msix_prev_tx_cnt+448 0x0
.%init _msix_prev_tx_cnt+452 0x0
.%init _msix_prev_tx_cnt+456 0x0
.%init _msix_prev_tx_cnt+460 0x0
.%init _msix_prev_tx_cnt+464 0x0
.%init _msix_prev_tx_cnt+468 0x0
.%init _msix_prev_tx_cnt+472 0x0
.%init _msix_prev_tx_cnt+476 0x0
.%init _msix_prev_tx_cnt+480 0x0
.%init _msix_prev_tx_cnt+484 0x0
.%init _msix_prev_tx_cnt+488 0x0
.%init _msix_prev_tx_cnt+492 0x0
.%init _msix_prev_tx_cnt+496 0x0
.%init _msix_prev_tx_cnt+500 0x0
.%init _msix_prev_tx_cnt+504 0x0
.%init _msix_prev_tx_cnt+508 0x0
.%init _msix_prev_tx_cnt+512 0x0
.%init _msix_prev_tx_cnt+516 0x0
.%init _msix_prev_tx_cnt+520 0x0
.%init _msix_prev_tx_cnt+524 0x0
.%init _msix_prev_tx_cnt+528 0x0
.%init _msix_prev_tx_cnt+532 0x0
.%init _msix_prev_tx_cnt+536 0x0
.%init _msix_prev_tx_cnt+540 0x0
.%init _msix_prev_tx_cnt+544 0x0
.%init _msix_prev_tx_cnt+548 0x0
.%init _msix_prev_tx_cnt+552 0x0
.%init _msix_prev_tx_cnt+556 0x0
.%init _msix_prev_tx_cnt+560 0x0
.%init _msix_prev_tx_cnt+564 0x0
.%init _msix_prev_tx_cnt+568 0x0
.%init _msix_prev_tx_cnt+572 0x0
.%init _msix_prev_tx_cnt+576 0x0
.%init _msix_prev_tx_cnt+580 0x0
.%init _msix_prev_tx_cnt+584 0x0
.%init _msix_prev_tx_cnt+588 0x0
.%init _msix_prev_tx_cnt+592 0x0
.%init _msix_prev_tx_cnt+596 0x0
.%init _msix_prev_tx_cnt+600 0x0
.%init _msix_prev_tx_cnt+604 0x0
.%init _msix_prev_tx_cnt+608 0x0
.%init _msix_prev_tx_cnt+612 0x0
.%init _msix_prev_tx_cnt+616 0x0
.%init _msix_prev_tx_cnt+620 0x0
.%init _msix_prev_tx_cnt+624 0x0
.%init _msix_prev_tx_cnt+628 0x0
.%init _msix_prev_tx_cnt+632 0x0
.%init _msix_prev_tx_cnt+636 0x0
.%init _msix_prev_tx_cnt+640 0x0
.%init _msix_prev_tx_cnt+644 0x0
.%init _msix_prev_tx_cnt+648 0x0
.%init _msix_prev_tx_cnt+652 0x0
.%init _msix_prev_tx_cnt+656 0x0
.%init _msix_prev_tx_cnt+660 0x0
.%init _msix_prev_tx_cnt+664 0x0
.%init _msix_prev_tx_cnt+668 0x0
.%init _msix_prev_tx_cnt+672 0x0
.%init _msix_prev_tx_cnt+676 0x0
.%init _msix_prev_tx_cnt+680 0x0
.%init _msix_prev_tx_cnt+684 0x0
.%init _msix_prev_tx_cnt+688 0x0
.%init _msix_prev_tx_cnt+692 0x0
.%init _msix_prev_tx_cnt+696 0x0
.%init _msix_prev_tx_cnt+700 0x0
.%init _msix_prev_tx_cnt+704 0x0
.%init _msix_prev_tx_cnt+708 0x0
.%init _msix_prev_tx_cnt+712 0x0
.%init _msix_prev_tx_cnt+716 0x0
.%init _msix_prev_tx_cnt+720 0x0
.%init _msix_prev_tx_cnt+724 0x0
.%init _msix_prev_tx_cnt+728 0x0
.%init _msix_prev_tx_cnt+732 0x0
.%init _msix_prev_tx_cnt+736 0x0
.%init _msix_prev_tx_cnt+740 0x0
.%init _msix_prev_tx_cnt+744 0x0
.%init _msix_prev_tx_cnt+748 0x0
.%init _msix_prev_tx_cnt+752 0x0
.%init _msix_prev_tx_cnt+756 0x0
.%init _msix_prev_tx_cnt+760 0x0
.%init _msix_prev_tx_cnt+764 0x0
.%init _msix_prev_tx_cnt+768 0x0
.%init _msix_prev_tx_cnt+772 0x0
.%init _msix_prev_tx_cnt+776 0x0
.%init _msix_prev_tx_cnt+780 0x0
.%init _msix_prev_tx_cnt+784 0x0
.%init _msix_prev_tx_cnt+788 0x0
.%init _msix_prev_tx_cnt+792 0x0
.%init _msix_prev_tx_cnt+796 0x0
.%init _msix_prev_tx_cnt+800 0x0
.%init _msix_prev_tx_cnt+804 0x0
.%init _msix_prev_tx_cnt+808 0x0
.%init _msix_prev_tx_cnt+812 0x0
.%init _msix_prev_tx_cnt+816 0x0
.%init _msix_prev_tx_cnt+820 0x0
.%init _msix_prev_tx_cnt+824 0x0
.%init _msix_prev_tx_cnt+828 0x0
.%init _msix_prev_tx_cnt+832 0x0
.%init _msix_prev_tx_cnt+836 0x0
.%init _msix_prev_tx_cnt+840 0x0
.%init _msix_prev_tx_cnt+844 0x0
.%init _msix_prev_tx_cnt+848 0x0
.%init _msix_prev_tx_cnt+852 0x0
.%init _msix_prev_tx_cnt+856 0x0
.%init _msix_prev_tx_cnt+860 0x0
.%init _msix_prev_tx_cnt+864 0x0
.%init _msix_prev_tx_cnt+868 0x0
.%init _msix_prev_tx_cnt+872 0x0
.%init _msix_prev_tx_cnt+876 0x0
.%init _msix_prev_tx_cnt+880 0x0
.%init _msix_prev_tx_cnt+884 0x0
.%init _msix_prev_tx_cnt+888 0x0
.%init _msix_prev_tx_cnt+892 0x0
.%init _msix_prev_tx_cnt+896 0x0
.%init _msix_prev_tx_cnt+900 0x0
.%init _msix_prev_tx_cnt+904 0x0
.%init _msix_prev_tx_cnt+908 0x0
.%init _msix_prev_tx_cnt+912 0x0
.%init _msix_prev_tx_cnt+916 0x0
.%init _msix_prev_tx_cnt+920 0x0
.%init _msix_prev_tx_cnt+924 0x0
.%init _msix_prev_tx_cnt+928 0x0
.%init _msix_prev_tx_cnt+932 0x0
.%init _msix_prev_tx_cnt+936 0x0
.%init _msix_prev_tx_cnt+940 0x0
.%init _msix_prev_tx_cnt+944 0x0
.%init _msix_prev_tx_cnt+948 0x0
.%init _msix_prev_tx_cnt+952 0x0
.%init _msix_prev_tx_cnt+956 0x0
.%init _msix_prev_tx_cnt+960 0x0
.%init _msix_prev_tx_cnt+964 0x0
.%init _msix_prev_tx_cnt+968 0x0
.%init _msix_prev_tx_cnt+972 0x0
.%init _msix_prev_tx_cnt+976 0x0
.%init _msix_prev_tx_cnt+980 0x0
.%init _msix_prev_tx_cnt+984 0x0
.%init _msix_prev_tx_cnt+988 0x0
.%init _msix_prev_tx_cnt+992 0x0
.%init _msix_prev_tx_cnt+996 0x0
.%init _msix_prev_tx_cnt+1000 0x0
.%init _msix_prev_tx_cnt+1004 0x0
.%init _msix_prev_tx_cnt+1008 0x0
.%init _msix_prev_tx_cnt+1012 0x0
.%init _msix_prev_tx_cnt+1016 0x0
.%init _msix_prev_tx_cnt+1020 0x0
.%lm_sym _msix_prev_rx_cnt 544 1024
.%init _msix_prev_rx_cnt+0 0x0
.%init _msix_prev_rx_cnt+4 0x0
.%init _msix_prev_rx_cnt+8 0x0
.%init _msix_prev_rx_cnt+12 0x0
.%init _msix_prev_rx_cnt+16 0x0
.%init _msix_prev_rx_cnt+20 0x0
.%init _msix_prev_rx_cnt+24 0x0
.%init _msix_prev_rx_cnt+28 0x0
.%init _msix_prev_rx_cnt+32 0x0
.%init _msix_prev_rx_cnt+36 0x0
.%init _msix_prev_rx_cnt+40 0x0
.%init _msix_prev_rx_cnt+44 0x0
.%init _msix_prev_rx_cnt+48 0x0
.%init _msix_prev_rx_cnt+52 0x0
.%init _msix_prev_rx_cnt+56 0x0
.%init _msix_prev_rx_cnt+60 0x0
.%init _msix_prev_rx_cnt+64 0x0
.%init _msix_prev_rx_cnt+68 0x0
.%init _msix_prev_rx_cnt+72 0x0
.%init _msix_prev_rx_cnt+76 0x0
.%init _msix_prev_rx_cnt+80 0x0
.%init _msix_prev_rx_cnt+84 0x0
.%init _msix_prev_rx_cnt+88 0x0
.%init _msix_prev_rx_cnt+92 0x0
.%init _msix_prev_rx_cnt+96 0x0
.%init _msix_prev_rx_cnt+100 0x0
.%init _msix_prev_rx_cnt+104 0x0
.%init _msix_prev_rx_cnt+108 0x0
.%init _msix_prev_rx_cnt+112 0x0
.%init _msix_prev_rx_cnt+116 0x0
.%init _msix_prev_rx_cnt+120 0x0
.%init _msix_prev_rx_cnt+124 0x0
.%init _msix_prev_rx_cnt+128 0x0
.%init _msix_prev_rx_cnt+132 0x0
.%init _msix_prev_rx_cnt+136 0x0
.%init _msix_prev_rx_cnt+140 0x0
.%init _msix_prev_rx_cnt+144 0x0
.%init _msix_prev_rx_cnt+148 0x0
.%init _msix_prev_rx_cnt+152 0x0
.%init _msix_prev_rx_cnt+156 0x0
.%init _msix_prev_rx_cnt+160 0x0
.%init _msix_prev_rx_cnt+164 0x0
.%init _msix_prev_rx_cnt+168 0x0
.%init _msix_prev_rx_cnt+172 0x0
.%init _msix_prev_rx_cnt+176 0x0
.%init _msix_prev_rx_cnt+180 0x0
.%init _msix_prev_rx_cnt+184 0x0
.%init _msix_prev_rx_cnt+188 0x0
.%init _msix_prev_rx_cnt+192 0x0
.%init _msix_prev_rx_cnt+196 0x0
.%init _msix_prev_rx_cnt+200 0x0
.%init _msix_prev_rx_cnt+204 0x0
.%init _msix_prev_rx_cnt+208 0x0
.%init _msix_prev_rx_cnt+212 0x0
.%init _msix_prev_rx_cnt+216 0x0
.%init _msix_prev_rx_cnt+220 0x0
.%init _msix_prev_rx_cnt+224 0x0
.%init _msix_prev_rx_cnt+228 0x0
.%init _msix_prev_rx_cnt+232 0x0
.%init _msix_prev_rx_cnt+236 0x0
.%init _msix_prev_rx_cnt+240 0x0
.%init _msix_prev_rx_cnt+244 0x0
.%init _msix_prev_rx_cnt+248 0x0
.%init _msix_prev_rx_cnt+252 0x0
.%init _msix_prev_rx_cnt+256 0x0
.%init _msix_prev_rx_cnt+260 0x0
.%init _msix_prev_rx_cnt+264 0x0
.%init _msix_prev_rx_cnt+268 0x0
.%init _msix_prev_rx_cnt+272 0x0
.%init _msix_prev_rx_cnt+276 0x0
.%init _msix_prev_rx_cnt+280 0x0
.%init _msix_prev_rx_cnt+284 0x0
.%init _msix_prev_rx_cnt+288 0x0
.%init _msix_prev_rx_cnt+292 0x0
.%init _msix_prev_rx_cnt+296 0x0
.%init _msix_prev_rx_cnt+300 0x0
.%init _msix_prev_rx_cnt+304 0x0
.%init _msix_prev_rx_cnt+308 0x0
.%init _msix_prev_rx_cnt+312 0x0
.%init _msix_prev_rx_cnt+316 0x0
.%init _msix_prev_rx_cnt+320 0x0
.%init _msix_prev_rx_cnt+324 0x0
.%init _msix_prev_rx_cnt+328 0x0
.%init _msix_prev_rx_cnt+332 0x0
.%init _msix_prev_rx_cnt+336 0x0
.%init _msix_prev_rx_cnt+340 0x0
.%init _msix_prev_rx_cnt+344 0x0
.%init _msix_prev_rx_cnt+348 0x0
.%init _msix_prev_rx_cnt+352 0x0
.%init _msix_prev_rx_cnt+356 0x0
.%init _msix_prev_rx_cnt+360 0x0
.%init _msix_prev_rx_cnt+364 0x0
.%init _msix_prev_rx_cnt+368 0x0
.%init _msix_prev_rx_cnt+372 0x0
.%init _msix_prev_rx_cnt+376 0x0
.%init _msix_prev_rx_cnt+380 0x0
.%init _msix_prev_rx_cnt+384 0x0
.%init _msix_prev_rx_cnt+388 0x0
.%init _msix_prev_rx_cnt+392 0x0
.%init _msix_prev_rx_cnt+396 0x0
.%init _msix_prev_rx_cnt+400 0x0
.%init _msix_prev_rx_cnt+404 0x0
.%init _msix_prev_rx_cnt+408 0x0
.%init _msix_prev_rx_cnt+412 0x0
.%init _msix_prev_rx_cnt+416 0x0
.%init _msix_prev_rx_cnt+420 0x0
.%init _msix_prev_rx_cnt+424 0x0
.%init _msix_prev_rx_cnt+428 0x0
.%init _msix_prev_rx_cnt+432 0x0
.%init _msix_prev_rx_cnt+436 0x0
.%init _msix_prev_rx_cnt+440 0x0
.%init _msix_prev_rx_cnt+444 0x0
.%init _msix_prev_rx_cnt+448 0x0
.%init _msix_prev_rx_cnt+452 0x0
.%init _msix_prev_rx_cnt+456 0x0
.%init _msix_prev_rx_cnt+460 0x0
.%init _msix_prev_rx_cnt+464 0x0
.%init _msix_prev_rx_cnt+468 0x0
.%init _msix_prev_rx_cnt+472 0x0
.%init _msix_prev_rx_cnt+476 0x0
.%init _msix_prev_rx_cnt+480 0x0
.%init _msix_prev_rx_cnt+484 0x0
.%init _msix_prev_rx_cnt+488 0x0
.%init _msix_prev_rx_cnt+492 0x0
.%init _msix_prev_rx_cnt+496 0x0
.%init _msix_prev_rx_cnt+500 0x0
.%init _msix_prev_rx_cnt+504 0x0
.%init _msix_prev_rx_cnt+508 0x0
.%init _msix_prev_rx_cnt+512 0x0
.%init _msix_prev_rx_cnt+516 0x0
.%init _msix_prev_rx_cnt+520 0x0
.%init _msix_prev_rx_cnt+524 0x0
.%init _msix_prev_rx_cnt+528 0x0
.%init _msix_prev_rx_cnt+532 0x0
.%init _msix_prev_rx_cnt+536 0x0
.%init _msix_prev_rx_cnt+540 0x0
.%init _msix_prev_rx_cnt+544 0x0
.%init _msix_prev_rx_cnt+548 0x0
.%init _msix_prev_rx_cnt+552 0x0
.%init _msix_prev_rx_cnt+556 0x0
.%init _msix_prev_rx_cnt+560 0x0
.%init _msix_prev_rx_cnt+564 0x0
.%init _msix_prev_rx_cnt+568 0x0
.%init _msix_prev_rx_cnt+572 0x0
.%init _msix_prev_rx_cnt+576 0x0
.%init _msix_prev_rx_cnt+580 0x0
.%init _msix_prev_rx_cnt+584 0x0
.%init _msix_prev_rx_cnt+588 0x0
.%init _msix_prev_rx_cnt+592 0x0
.%init _msix_prev_rx_cnt+596 0x0
.%init _msix_prev_rx_cnt+600 0x0
.%init _msix_prev_rx_cnt+604 0x0
.%init _msix_prev_rx_cnt+608 0x0
.%init _msix_prev_rx_cnt+612 0x0
.%init _msix_prev_rx_cnt+616 0x0
.%init _msix_prev_rx_cnt+620 0x0
.%init _msix_prev_rx_cnt+624 0x0
.%init _msix_prev_rx_cnt+628 0x0
.%init _msix_prev_rx_cnt+632 0x0
.%init _msix_prev_rx_cnt+636 0x0
.%init _msix_prev_rx_cnt+640 0x0
.%init _msix_prev_rx_cnt+644 0x0
.%init _msix_prev_rx_cnt+648 0x0
.%init _msix_prev_rx_cnt+652 0x0
.%init _msix_prev_rx_cnt+656 0x0
.%init _msix_prev_rx_cnt+660 0x0
.%init _msix_prev_rx_cnt+664 0x0
.%init _msix_prev_rx_cnt+668 0x0
.%init _msix_prev_rx_cnt+672 0x0
.%init _msix_prev_rx_cnt+676 0x0
.%init _msix_prev_rx_cnt+680 0x0
.%init _msix_prev_rx_cnt+684 0x0
.%init _msix_prev_rx_cnt+688 0x0
.%init _msix_prev_rx_cnt+692 0x0
.%init _msix_prev_rx_cnt+696 0x0
.%init _msix_prev_rx_cnt+700 0x0
.%init _msix_prev_rx_cnt+704 0x0
.%init _msix_prev_rx_cnt+708 0x0
.%init _msix_prev_rx_cnt+712 0x0
.%init _msix_prev_rx_cnt+716 0x0
.%init _msix_prev_rx_cnt+720 0x0
.%init _msix_prev_rx_cnt+724 0x0
.%init _msix_prev_rx_cnt+728 0x0
.%init _msix_prev_rx_cnt+732 0x0
.%init _msix_prev_rx_cnt+736 0x0
.%init _msix_prev_rx_cnt+740 0x0
.%init _msix_prev_rx_cnt+744 0x0
.%init _msix_prev_rx_cnt+748 0x0
.%init _msix_prev_rx_cnt+752 0x0
.%init _msix_prev_rx_cnt+756 0x0
.%init _msix_prev_rx_cnt+760 0x0
.%init _msix_prev_rx_cnt+764 0x0
.%init _msix_prev_rx_cnt+768 0x0
.%init _msix_prev_rx_cnt+772 0x0
.%init _msix_prev_rx_cnt+776 0x0
.%init _msix_prev_rx_cnt+780 0x0
.%init _msix_prev_rx_cnt+784 0x0
.%init _msix_prev_rx_cnt+788 0x0
.%init _msix_prev_rx_cnt+792 0x0
.%init _msix_prev_rx_cnt+796 0x0
.%init _msix_prev_rx_cnt+800 0x0
.%init _msix_prev_rx_cnt+804 0x0
.%init _msix_prev_rx_cnt+808 0x0
.%init _msix_prev_rx_cnt+812 0x0
.%init _msix_prev_rx_cnt+816 0x0
.%init _msix_prev_rx_cnt+820 0x0
.%init _msix_prev_rx_cnt+824 0x0
.%init _msix_prev_rx_cnt+828 0x0
.%init _msix_prev_rx_cnt+832 0x0
.%init _msix_prev_rx_cnt+836 0x0
.%init _msix_prev_rx_cnt+840 0x0
.%init _msix_prev_rx_cnt+844 0x0
.%init _msix_prev_rx_cnt+848 0x0
.%init _msix_prev_rx_cnt+852 0x0
.%init _msix_prev_rx_cnt+856 0x0
.%init _msix_prev_rx_cnt+860 0x0
.%init _msix_prev_rx_cnt+864 0x0
.%init _msix_prev_rx_cnt+868 0x0
.%init _msix_prev_rx_cnt+872 0x0
.%init _msix_prev_rx_cnt+876 0x0
.%init _msix_prev_rx_cnt+880 0x0
.%init _msix_prev_rx_cnt+884 0x0
.%init _msix_prev_rx_cnt+888 0x0
.%init _msix_prev_rx_cnt+892 0x0
.%init _msix_prev_rx_cnt+896 0x0
.%init _msix_prev_rx_cnt+900 0x0
.%init _msix_prev_rx_cnt+904 0x0
.%init _msix_prev_rx_cnt+908 0x0
.%init _msix_prev_rx_cnt+912 0x0
.%init _msix_prev_rx_cnt+916 0x0
.%init _msix_prev_rx_cnt+920 0x0
.%init _msix_prev_rx_cnt+924 0x0
.%init _msix_prev_rx_cnt+928 0x0
.%init _msix_prev_rx_cnt+932 0x0
.%init _msix_prev_rx_cnt+936 0x0
.%init _msix_prev_rx_cnt+940 0x0
.%init _msix_prev_rx_cnt+944 0x0
.%init _msix_prev_rx_cnt+948 0x0
.%init _msix_prev_rx_cnt+952 0x0
.%init _msix_prev_rx_cnt+956 0x0
.%init _msix_prev_rx_cnt+960 0x0
.%init _msix_prev_rx_cnt+964 0x0
.%init _msix_prev_rx_cnt+968 0x0
.%init _msix_prev_rx_cnt+972 0x0
.%init _msix_prev_rx_cnt+976 0x0
.%init _msix_prev_rx_cnt+980 0x0
.%init _msix_prev_rx_cnt+984 0x0
.%init _msix_prev_rx_cnt+988 0x0
.%init _msix_prev_rx_cnt+992 0x0
.%init _msix_prev_rx_cnt+996 0x0
.%init _msix_prev_rx_cnt+1000 0x0
.%init _msix_prev_rx_cnt+1004 0x0
.%init _msix_prev_rx_cnt+1008 0x0
.%init _msix_prev_rx_cnt+1012 0x0
.%init _msix_prev_rx_cnt+1016 0x0
.%init _msix_prev_rx_cnt+1020 0x0
.%init_reg N$1 0x0
.%init_reg N$0 0x0
.%init_reg N$3 0x0
.%init_reg N$2 0x0
.%init_reg N$5 0x0
.%init_reg N$4 0x0
.%init_reg N$7 0x0
.%init_reg N$6 0x0
.%init_reg N$9 0x0
.%init_reg N$8 0x0
.%init_reg B2 0x0
.%init_reg @A110 0x400000FF
.%init_reg @B125 0x1FB0
.%init_reg @B14 0x700
.%init_reg @B30 0xB00
.%init_reg @A126 0x640
.%init_reg @A15 0xA40
.%init_reg @A63 _msix_tx_irqc_state &v 4 + 0xFFFFFFFF &
.%init_reg @B94 0x3FFFF
.%init_reg @B95 0x100
.%init_reg @A111 0x100
.%init_reg @B15 0x2000
.%init_reg @B111 0x1FFFFF
.%init_reg @A79 _msix_rx_irqc_state &v 4 + 0xFFFFFFFF &
.%init_reg @A127 _msix_tx_irqc_state &v 0 + 0xFFFFFFFF &
.%init_reg @B46 _msix_tx_irqc_state &v 0 + 0xFFFFFFFF &
.%init_reg @B31 0x620
.%init_reg @A95 _msix_rx_irqc_state &v 0 + 0xFFFFFFFF &
.%init_reg @B62 _msix_rx_irqc_state &v 0 + 0xFFFFFFFF &
.%init_reg @B47 0x220
.%init_reg @B63 _msix_tx_irqc_cfg &v 0 + 0xFFFFFFFF &
.%init_reg @A31 _msix_tx_irqc_cfg &v 0 + 0xFFFFFFFF &
.%init_reg @B79 _msix_rx_irqc_cfg &v 0 + 0xFFFFFFFF &
.%init_reg @A47 _msix_rx_irqc_cfg &v 0 + 0xFFFFFFFF &
.%init_reg @B110 _msix_cls_tx_entries &v 0 + 0xFFFFFFFF &
.%init_reg @B126 _msix_cls_rx_entries &v 0 + 0xFFFFFFFF &
.%init_reg @B78 0x56023F
:__shl_64#	1386
:_main#	0
:_msix_qmon_init#	1403
:_nfd_flr_init_vf_ctrl_bar#	1442
:l_1033#	340
:l_1034#	341
:l_1035#	342
:l_1042#	370
:l_1044#	371
:l_1047#	376
:l_1049#	397
:l_1051#	399
:l_1053#	403
:l_1062#	408
:l_1068#	413
:l_1069#	414
:l_110#	18
:l_1133#	453
:l_1135#	461
:l_1137#	464
:l_1139#	466
:l_1141#	468
:l_1143#	472
:l_1152#	477
:l_1158#	482
:l_1159#	483
:l_119#	22
:l_12#	6
:l_1204#	516
:l_1206#	524
:l_1208#	528
:l_125#	27
:l_126#	28
:l_129#	44
:l_1336#	554
:l_1384#	581
:l_1449#	591
:l_1453#	592
:l_1557#	641
:l_1679#	654
:l_1680#	655
:l_1681#	656
:l_1688#	684
:l_1690#	685
:l_1694#	708
:l_1696#	713
:l_1698#	717
:l_1707#	722
:l_1713#	727
:l_1714#	728
:l_1785#	763
:l_1787#	771
:l_1789#	775
:l_1917#	802
:l_195#	55
:l_1965#	829
:l_2030#	839
:l_2034#	840
:l_204#	59
:l_210#	64
:l_211#	65
:l_2138#	889
:l_214#	81
:l_22#	6
:l_2260#	902
:l_2261#	903
:l_2262#	904
:l_2269#	931
:l_2271#	932
:l_2275#	955
:l_2277#	957
:l_2283#	958
:l_2289#	965
:l_2367#	978
:l_2371#	979
:l_2453#	1017
:l_2456#	1024
:l_2458#	1031
:l_2459#	1035
:l_2461#	1038
:l_2463#	1050
:l_2479#	1062
:l_2488#	1066
:l_2494#	1071
:l_2495#	1072
:l_2753#	1098
:l_2755#	1115
:l_2772#	1139
:l_2781#	1143
:l_2787#	1148
:l_2788#	1149
:l_3046#	1175
:l_3048#	1199
:l_3050#	1219
:l_3059#	1226
:l_3068#	1230
:l_3074#	1235
:l_3075#	1236
:l_3144#	1254
:l_3153#	1256
:l_3162#	1260
:l_3168#	1265
:l_3169#	1266
:l_3238#	1284
:l_3241#	1296
:l_3251#	1298
:l_3437#	1338
:l_3601#	1363
:l_3767#	1385
:l_494#	148
:l_496#	152
:l_505#	157
:l_511#	162
:l_512#	163
:l_558#	202
:l_560#	210
:l_562#	214
:l_6#	4
:l_6884#	1392
:l_6886#	1400
:l_6887#	1402
:l_690#	240
:l_738#	267
:l_7892#	1384
:l_7899#	1057
:l_7900#	1117
:l_7901#	1201
:l_7904#	1406
:l_7905#	1417
:l_7906#	1431
:l_7907#	167
:l_7908#	418
:l_7909#	487
:l_7910#	732
:l_7911#	965
:l_7912#	1041
:l_7913#	1120
:l_7914#	1180
:l_7915#	1204
:l_7916#	1363
:l_803#	277
:l_807#	278
:l_911#	327
:start#	0
*a0 gpr_a_rel 00
*a1 gpr_a_rel 01
*a2 gpr_a_rel 02
*a3 gpr_a_rel 03
*a4 gpr_a_rel 04
*a5 gpr_a_rel 05
*a6 gpr_a_rel 06
*a7 gpr_a_rel 07
*a8 gpr_a_rel 08
*a9 gpr_a_rel 09
*a10 gpr_a_rel 0A
*a11 gpr_a_rel 0B
*a12 gpr_a_rel 0C
*a13 gpr_a_rel 0D
*a14 gpr_a_rel 0E
*a15 gpr_a_rel 0F
*b0 gpr_b_rel 00
*b1 gpr_b_rel 01
*b2 gpr_b_rel 02
*b3 gpr_b_rel 03
*b4 gpr_b_rel 04
*b5 gpr_b_rel 05
*b6 gpr_b_rel 06
*b7 gpr_b_rel 07
*b8 gpr_b_rel 08
*b9 gpr_b_rel 09
*b10 gpr_b_rel 0A
*b11 gpr_b_rel 0B
*b12 gpr_b_rel 0C
*b13 gpr_b_rel 0D
*b14 gpr_b_rel 0E
*b15 gpr_b_rel 0F
*$0 xfer_rel 000 1 both 0 0
*$1 xfer_rel 001 1 both 0 0
*$2 xfer_rel 002 1 both 0 0
*$3 xfer_rel 003 1 both 0 0
*$4 xfer_rel 004 1 both 0 0
*$5 xfer_rel 005 1 both 0 0
*$6 xfer_rel 006 1 both 0 0
*$7 xfer_rel 007 1 both 0 0
*$8 xfer_rel 008 1 both 0 0
*$9 xfer_rel 009 1 both 0 0
*$10 xfer_rel 00A 1 both 0 0
*$11 xfer_rel 00B 1 both 0 0
*$12 xfer_rel 00C 1 both 0 0
*$13 xfer_rel 00D 1 both 0 0
*$14 xfer_rel 00E 1 both 0 0
*$15 xfer_rel 00F 1 both 0 0
*$16 xfer_rel 010 1 both 0 0
*$17 xfer_rel 011 1 both 0 0
*$18 xfer_rel 012 1 both 0 0
*$19 xfer_rel 013 1 both 0 0
*$20 xfer_rel 014 1 both 0 0
*$21 xfer_rel 015 1 both 0 0
*$22 xfer_rel 016 1 both 0 0
*$23 xfer_rel 017 1 both 0 0
*$24 xfer_rel 018 1 both 0 0
*$25 xfer_rel 019 1 both 0 0
*$26 xfer_rel 01A 1 both 0 0
*$27 xfer_rel 01B 1 both 0 0
*$28 xfer_rel 01C 1 both 0 0
*$29 xfer_rel 01D 1 both 0 0
*$30 xfer_rel 01E 1 both 0 0
*$31 xfer_rel 01F 1 both 0 0
*n$0 neighbor_rel 000
*n$1 neighbor_rel 001
*n$2 neighbor_rel 002
*n$3 neighbor_rel 003
*n$4 neighbor_rel 004
*n$5 neighbor_rel 005
*n$6 neighbor_rel 006
*n$7 neighbor_rel 007
*n$8 neighbor_rel 008
*n$9 neighbor_rel 009
*n$10 neighbor_rel 00A
*n$11 neighbor_rel 00B
*n$12 neighbor_rel 00C
*n$13 neighbor_rel 00D
*n$14 neighbor_rel 00E
*n$15 neighbor_rel 00F
*_msix_tx_enabled.12 neighbor_rel 008
*_msix_tx_enabled.12@1 neighbor_rel 009
*_msix_rx_enabled.12 neighbor_rel 006
*_msix_rx_enabled.12@1 neighbor_rel 007
*_msix_automask.12 neighbor_rel 004
*_msix_automask.12@1 neighbor_rel 005
*_msix_tx_pending.12 neighbor_rel 002
*_msix_tx_pending.12@1 neighbor_rel 003
*_msix_rx_pending.12 neighbor_rel 000
*_msix_rx_pending.12@1 neighbor_rel 001
*@b127 gpr_b_abs FF
*@b78 gpr_b_abs CE
*@b126 gpr_b_abs FE
*@b110 gpr_b_abs EE
*@a47 gpr_a_abs 2F
*@b79 gpr_b_abs CF
*@a31 gpr_a_abs 1F
*@b63 gpr_b_abs BF
*@b47 gpr_b_abs AF
*@b62 gpr_b_abs BE
*@a95 gpr_a_abs 5F
*@b31 gpr_b_abs 9F
*@b46 gpr_b_abs AE
*@a127 gpr_a_abs 7F
*@a79 gpr_a_abs 4F
*@b111 gpr_b_abs EF
*@b15 gpr_b_abs 8F
*@a111 gpr_a_abs 6F
*@b95 gpr_b_abs DF
*@b94 gpr_b_abs DE
*@a63 gpr_a_abs 3F
*@a15 gpr_a_abs 0F
*@a126 gpr_a_abs 7E
*@b30 gpr_b_abs 9E
*@b14 gpr_b_abs 8E
*@b125 gpr_b_abs FD
*@a110 gpr_a_abs 6E
*_nfd_cfg_sig_svc_me0 signal   1 1
.0 00F00023FF00 common_code
	.%operands 0 1 0 -- 512 -- -- @b127 @B127 -- --
	.%line 144 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
/******/      if (ctx() == 0) {
_main#:
	immed[@b127, 512, <<0]
.1 00FC0663FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 144 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	local_csr_wr[active_lm_addr_0, @b127]
.%import_expr common_code 2 <40:40:13,34:22:0> &bp 958 +
.2 00D8EF800030 common_code
	.%operands 0 1 0 -- 0 -- -- -- -- -- --
	.%line 144 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0 958
	br=ctx[0, l_2283#]
.%import_expr common_code 3 <40:40:13,34:22:0> &bp 6 +
.3 00D801804030 common_code
	.%operands 0 1 0 -- 1 -- -- -- -- -- --
	.%line 196 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0 6
/******/      if (ctx() == 1)
	br=ctx[1, l_12#]
.4 00E000010000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 217 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:719 0
/******/          ctx_wait(kill);
l_6#:
	ctx_arb[kill]
.%import_expr common_code 5 <40:40:13,34:22:0> &bp 4 +
.5 00D801008038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 217 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:719 0 4
	br[l_6#]
.%import_expr common_code 6 <40:40:13,34:22:0> &bp 148 +
.6 00D82503C233 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 885 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 148
/******/          if (signal_test(&reconfig_sig))
l_12#:
l_22#:
	br_!signal[s15, l_494#]
.%import_expr common_code 7 <27:20:8,17:10:0> _msix_cls_rx_new_enabled &v 0 + 0xffff &
.7 00F041AE4000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:724 0
/******/              msix_local_reconfig(pcie_isl);
	immed_w0[a0, @_msix_cls_rx_new_enabled]
.%import_expr common_code 8 <27:20:24,17:10:16> _msix_cls_rx_new_enabled &v 0 + 0xffff0000 &
.8 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:724 0
	immed_w1[a0, @_msix_cls_rx_new_enabled]
.9 106012008000 common_code
	.%operands 2 2 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:724 0
	cls[read_be, $0, a0, 0, 2], ctx_swap[s1]
.10 00B000060400 common_code
	.%operands 264 1 0 -- -- $1 $R1 b0 B0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[b0, --, B, $1]
.11 00A200060400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[a0, --, ~B, $1]
.12 00B200160300 common_code
	.%operands 264 1 0 -- 0 $0 $R0 b1 B1 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[b1, 0, ~B, $0]
.13 00A4281A0400 common_code
	.%operands 8 1 0 a0 A0 n$1 N$1 n$1 N$1 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[n$1, a0, AND, n$1]
.14 00A468000680 common_code
	.%operands 8 1 0 b1 B1 n$0 N$0 n$0 N$0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[n$0, b1, AND, n$0]
.15 00AA70000180 common_code
	.%operands 8 1 0 b0 B0 $0 $R0 -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[--, b0, OR, $0]
.%import_expr common_code 16 <40:40:13,34:22:0> &bp 44 +
.16 00D80B108120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 1 44
	beq[l_129#], defer[1]
.17 00A000260000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a2 A2 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:721 0
	alu[a2, --, B, $0]
.18 00A030000000 common_code
	.%operands 264 1 0 -- -- b0 B0 -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:725 0
l_110#:
	alu[--, --, B, b0]
.%import_expr common_code 19 <40:40:13,34:22:0> &bp 22 +
.19 00D805808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:725 0 22
	beq[l_119#]
.%import_expr common_code 20 <40:40:13,34:22:0> &bp 28 +
.20 00D807108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:725 1 28
	br[l_126#], defer[1]
.21 00A700000300 common_code
	.%operands 8 1 0 b0 B0 -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:726 0
	ffs[a0, b0]
.22 008000080002 common_code
	.%operands 264 1 0 -- -- a2 A2 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:725 0
l_119#:
	alu_shf[a0, --, B, a2, >>0]
.%import_expr common_code 23 <40:40:13,34:22:0> &bp 27 +
.23 00D806C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:725 0 27
	beq[l_125#]
.%import_expr common_code 24 <40:40:13,34:22:0> &bp 28 +
.24 00D807208038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:725 2 28
	br[l_126#], defer[2]
.25 00A7400C0000 common_code
	.%operands 8 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:727 1
	ffs[a0, a0]
.26 00A0800C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:725 0
	alu[a0, a0, +, 32]
.27 00F0800C0000 common_code
	.%operands 0 1 0 -- -1 -- 0 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:725 0
l_125#:
	immed[a0, -1, 0]
.28 00AAC0300301 common_code
	.%operands 8 1 0 b0 B0 -- 1 a3 A3 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
l_126#:
	alu[a3, b0, -, 1]
.29 00B6801C0002 common_code
	.%operands 24 1 0 a2 A2 -- 0 b1 B1 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[b1, a2, -carry, 0]
.30 00B400000003 common_code
	.%operands 8 1 0 a3 A3 b0 B0 b0 B0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[b0, a3, AND, b0]
.31 00A440200402 common_code
	.%operands 8 1 0 b1 B1 a2 A2 a2 A2 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[a2, b1, AND, a2]
.32 0081E0380200 common_code
	.%operands 264 1 0 -- -- a0 A0 a3 A3 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu_shf[a3, --, B, a0, <<2]
.33 00B08012BC03 common_code
	.%operands 8 1 0 a3 A3 @b47 @B47 b1 B1 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[b1, a3, +, @b47]
.34 00FC06600700 common_code
	.%operands 0 1 0 b1 B1 -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	local_csr_wr[active_lm_addr_0, b1]
.35 0081D0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu_shf[a0, --, B, a0, <<3]
.36 00A08002F800 common_code
	.%operands 8 1 0 a0 A0 @b62 @B62 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[a0, a0, +, @b62]
.37 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	nop
.38 00F0000C0200 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index0 *L00 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	immed[*l$index0, 0, <<0]
.39 106112008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s1], defer[2]
.40 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:721 1
	immed[$0, 0, <<0]
.41 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:721 0
	immed[$1, 0, <<0]
.42 00AA70000002 common_code
	.%operands 8 1 0 b0 B0 a2 A2 -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[--, b0, OR, a2]
.%import_expr common_code 43 <40:40:13,34:22:0> &bp 18 +
.43 00D804808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0 18
	bne[l_110#]
.%import_expr common_code 44 <27:20:8,17:10:0> _msix_cls_tx_new_enabled &v 0 + 0xffff &
.44 00F0412DC000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:730 0
l_129#:
	immed_w0[a0, @_msix_cls_tx_new_enabled]
.%import_expr common_code 45 <27:20:24,17:10:16> _msix_cls_tx_new_enabled &v 0 + 0xffff0000 &
.45 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:730 0
	immed_w1[a0, @_msix_cls_tx_new_enabled]
.46 106012008000 common_code
	.%operands 2 2 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:730 0
	cls[read_be, $0, a0, 0, 2], ctx_swap[s1]
.47 00B000060400 common_code
	.%operands 264 1 0 -- -- $1 $R1 b0 B0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[b0, --, B, $1]
.48 00A200060400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[a0, --, ~B, $1]
.49 00B200160300 common_code
	.%operands 264 1 0 -- 0 $0 $R0 b1 B1 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[b1, 0, ~B, $0]
.50 00A4283A0C00 common_code
	.%operands 8 1 0 a0 A0 n$3 N$3 n$3 N$3 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[n$3, a0, AND, n$3]
.51 00A468200682 common_code
	.%operands 8 1 0 b1 B1 n$2 N$2 n$2 N$2 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[n$2, b1, AND, n$2]
.52 00AA70000180 common_code
	.%operands 8 1 0 b0 B0 $0 $R0 -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[--, b0, OR, $0]
.%import_expr common_code 53 <40:40:13,34:22:0> &bp 81 +
.53 00D814508120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 1 81
	beq[l_214#], defer[1]
.54 00A000260000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a2 A2 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:721 0
	alu[a2, --, B, $0]
.55 00A030000000 common_code
	.%operands 264 1 0 -- -- b0 B0 -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:731 0
l_195#:
	alu[--, --, B, b0]
.%import_expr common_code 56 <40:40:13,34:22:0> &bp 59 +
.56 00D80EC08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:731 0 59
	beq[l_204#]
.%import_expr common_code 57 <40:40:13,34:22:0> &bp 65 +
.57 00D810508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:731 1 65
	br[l_211#], defer[1]
.58 00A700000300 common_code
	.%operands 8 1 0 b0 B0 -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:732 0
	ffs[a0, b0]
.59 008000080002 common_code
	.%operands 264 1 0 -- -- a2 A2 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:731 0
l_204#:
	alu_shf[a0, --, B, a2, >>0]
.%import_expr common_code 60 <40:40:13,34:22:0> &bp 64 +
.60 00D810008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:731 0 64
	beq[l_210#]
.%import_expr common_code 61 <40:40:13,34:22:0> &bp 65 +
.61 00D810608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:731 2 65
	br[l_211#], defer[2]
.62 00A7400C0000 common_code
	.%operands 8 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:733 1
	ffs[a0, a0]
.63 00A0800C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:731 0
	alu[a0, a0, +, 32]
.64 00F0800C0000 common_code
	.%operands 0 1 0 -- -1 -- 0 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:731 0
l_210#:
	immed[a0, -1, 0]
.65 00AAC0300301 common_code
	.%operands 8 1 0 b0 B0 -- 1 a3 A3 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
l_211#:
	alu[a3, b0, -, 1]
.66 00B6801C0002 common_code
	.%operands 24 1 0 a2 A2 -- 0 b1 B1 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[b1, a2, -carry, 0]
.67 00B400000003 common_code
	.%operands 8 1 0 a3 A3 b0 B0 b0 B0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[b0, a3, AND, b0]
.68 00A440200402 common_code
	.%operands 8 1 0 b1 B1 a2 A2 a2 A2 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[a2, b1, AND, a2]
.69 0081E0380200 common_code
	.%operands 264 1 0 -- -- a0 A0 a3 A3 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu_shf[a3, --, B, a0, <<2]
.70 00B080127C03 common_code
	.%operands 8 1 0 a3 A3 @b31 @B31 b1 B1 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[b1, a3, +, @b31]
.71 00FC06600700 common_code
	.%operands 0 1 0 b1 B1 -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	local_csr_wr[active_lm_addr_0, b1]
.72 0081D0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu_shf[a0, --, B, a0, <<3]
.73 00A08002B800 common_code
	.%operands 8 1 0 a0 A0 @b46 @B46 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[a0, a0, +, @b46]
.74 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	nop
.75 00F0000C0200 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index0 *L00 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	immed[*l$index0, 0, <<0]
.76 106112008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s1], defer[2]
.77 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:721 1
	immed[$0, 0, <<0]
.78 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:721 0
	immed[$1, 0, <<0]
.79 00AA70000002 common_code
	.%operands 8 1 0 b0 B0 a2 A2 -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[--, b0, OR, a2]
.%import_expr common_code 80 <40:40:13,34:22:0> &bp 55 +
.80 00D80DC08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0 55
	bne[l_195#]
.81 00FC066C0300 common_code
	.%operands 0 1 0 -- 0 -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:735 0
l_214#:
	local_csr_wr[active_lm_addr_0, 0]
.82 00F00013FF00 common_code
	.%operands 0 1 0 -- 256 -- -- @b127 @B127 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:735 0
	immed[@b127, 256, <<0]
.83 00FC06E3FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:735 0
	local_csr_wr[active_lm_addr_1, @b127]
.%import_expr common_code 84 <27:20:8,17:10:0> _msix_cls_automask &v 0 + 0xffff &
.84 00F040AD4000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:736 0
	immed_w0[a0, @_msix_cls_automask]
.%import_expr common_code 85 <27:20:24,17:10:16> _msix_cls_automask &v 0 + 0xffff0000 &
.85 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:736 0
	immed_w1[a0, @_msix_cls_automask]
.86 106012008000 common_code
	.%operands 2 2 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:736 0
	cls[read_be, $0, a0, 0, 2], ctx_swap[s1]
.87 00A028460000 common_code
	.%operands 264 1 0 -- -- $0 $R0 n$4 N$4 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[n$4, --, B, $0]
.88 00A028560400 common_code
	.%operands 264 1 0 -- -- $1 $R1 n$5 N$5 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[n$5, --, B, $1]
.%import_expr common_code 89 <27:20:8,17:10:0> _msix_cls_rx_entries &v 0 + 0xffff &
.89 00F0409D4000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:739 0
	immed_w0[a0, @_msix_cls_rx_entries]
.%import_expr common_code 90 <27:20:24,17:10:16> _msix_cls_rx_entries &v 0 + 0xffff0000 &
.90 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:739 0
	immed_w1[a0, @_msix_cls_rx_entries]
.91 0081C207E200 common_code
	.%operands 264 1 0 -- -- -- 248 -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:739 1
	alu_shf[--, --, B, 248, <<4]
.92 12601E008000 common_code
	.%operands 6 16 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:739 0
	cls[read_be, $0, a0, 0, 16], ctx_swap[s1], indirect_ref
.93 00A020060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 *l$index0 *L00 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0, --, B, $0]
.94 00A020160400 common_code
	.%operands 264 1 0 -- -- $1 $R1 *l$index0[1] *L01 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0[1], --, B, $1]
.95 00A020260800 common_code
	.%operands 264 1 0 -- -- $2 $R2 *l$index0[2] *L02 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0[2], --, B, $2]
.96 00A020360C00 common_code
	.%operands 264 1 0 -- -- $3 $R3 *l$index0[3] *L03 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0[3], --, B, $3]
.97 00A020461000 common_code
	.%operands 264 1 0 -- -- $4 $R4 *l$index0[4] *L04 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0[4], --, B, $4]
.98 00A020561400 common_code
	.%operands 264 1 0 -- -- $5 $R5 *l$index0[5] *L05 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0[5], --, B, $5]
.99 00A020661800 common_code
	.%operands 264 1 0 -- -- $6 $R6 *l$index0[6] *L06 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0[6], --, B, $6]
.100 00A020761C00 common_code
	.%operands 264 1 0 -- -- $7 $R7 *l$index0[7] *L07 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0[7], --, B, $7]
.101 00A020862000 common_code
	.%operands 264 1 0 -- -- $8 $R8 *l$index0[8] *L08 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0[8], --, B, $8]
.102 00A020962400 common_code
	.%operands 264 1 0 -- -- $9 $R9 *l$index0[9] *L09 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0[9], --, B, $9]
.103 00A020A62800 common_code
	.%operands 264 1 0 -- -- $10 $R10 *l$index0[10] *L0A -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0[10], --, B, $10]
.104 00A020B62C00 common_code
	.%operands 264 1 0 -- -- $11 $R11 *l$index0[11] *L0B -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0[11], --, B, $11]
.105 00A020C63000 common_code
	.%operands 264 1 0 -- -- $12 $R12 *l$index0[12] *L0C -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0[12], --, B, $12]
.106 00A020D63400 common_code
	.%operands 264 1 0 -- -- $13 $R13 *l$index0[13] *L0D -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0[13], --, B, $13]
.107 00A020E63800 common_code
	.%operands 264 1 0 -- -- $14 $R14 *l$index0[14] *L0E -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0[14], --, B, $14]
.108 00A020F63C00 common_code
	.%operands 264 1 0 -- -- $15 $R15 *l$index0[15] *L0F -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:740 0
	alu[*l$index0[15], --, B, $15]
.%import_expr common_code 109 <27:20:8,17:10:0> _msix_cls_tx_entries &v 0 + 0xffff &
.109 00F0408D4000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:743 0
	immed_w0[a0, @_msix_cls_tx_entries]
.%import_expr common_code 110 <27:20:24,17:10:16> _msix_cls_tx_entries &v 0 + 0xffff0000 &
.110 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:743 0
	immed_w1[a0, @_msix_cls_tx_entries]
.111 0081C207E200 common_code
	.%operands 264 1 0 -- -- -- 248 -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:743 1
	alu_shf[--, --, B, 248, <<4]
.112 12601E008000 common_code
	.%operands 6 16 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:743 0
	cls[read_be, $0, a0, 0, 16], ctx_swap[s1], indirect_ref
.113 00A022060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 *l$index1 *L10 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1, --, B, $0]
.114 00A022160400 common_code
	.%operands 264 1 0 -- -- $1 $R1 *l$index1[1] *L11 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1[1], --, B, $1]
.115 00A022260800 common_code
	.%operands 264 1 0 -- -- $2 $R2 *l$index1[2] *L12 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1[2], --, B, $2]
.116 00A022360C00 common_code
	.%operands 264 1 0 -- -- $3 $R3 *l$index1[3] *L13 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1[3], --, B, $3]
.117 00A022461000 common_code
	.%operands 264 1 0 -- -- $4 $R4 *l$index1[4] *L14 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1[4], --, B, $4]
.118 00A022561400 common_code
	.%operands 264 1 0 -- -- $5 $R5 *l$index1[5] *L15 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1[5], --, B, $5]
.119 00A022661800 common_code
	.%operands 264 1 0 -- -- $6 $R6 *l$index1[6] *L16 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1[6], --, B, $6]
.120 00A022761C00 common_code
	.%operands 264 1 0 -- -- $7 $R7 *l$index1[7] *L17 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1[7], --, B, $7]
.121 00A022862000 common_code
	.%operands 264 1 0 -- -- $8 $R8 *l$index1[8] *L18 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1[8], --, B, $8]
.122 00A022962400 common_code
	.%operands 264 1 0 -- -- $9 $R9 *l$index1[9] *L19 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1[9], --, B, $9]
.123 00A022A62800 common_code
	.%operands 264 1 0 -- -- $10 $R10 *l$index1[10] *L1A -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1[10], --, B, $10]
.124 00A022B62C00 common_code
	.%operands 264 1 0 -- -- $11 $R11 *l$index1[11] *L1B -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1[11], --, B, $11]
.125 00A022C63000 common_code
	.%operands 264 1 0 -- -- $12 $R12 *l$index1[12] *L1C -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1[12], --, B, $12]
.126 00A022D63400 common_code
	.%operands 264 1 0 -- -- $13 $R13 *l$index1[13] *L1D -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1[13], --, B, $13]
.127 00A022E63800 common_code
	.%operands 264 1 0 -- -- $14 $R14 *l$index1[14] *L1E -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1[14], --, B, $14]
.128 00A022F63C00 common_code
	.%operands 264 1 0 -- -- $15 $R15 *l$index1[15] *L1F -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:744 0
	alu[*l$index1[15], --, B, $15]
.%import_expr common_code 129 <27:20:8,17:10:0> _msix_cls_rx_enabled &v 0 + 0xffff &
.129 00F0408CC000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	immed_w0[a0, @_msix_cls_rx_enabled]
.%import_expr common_code 130 <27:20:24,17:10:16> _msix_cls_rx_enabled &v 0 + 0xffff0000 &
.130 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	immed_w1[a0, @_msix_cls_rx_enabled]
.131 106012008000 common_code
	.%operands 2 2 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	cls[read_be, $0, a0, 0, 2], ctx_swap[s1]
.132 00A028660000 common_code
	.%operands 264 1 0 -- -- $0 $R0 n$6 N$6 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[n$6, --, B, $0]
.133 00A028760400 common_code
	.%operands 264 1 0 -- -- $1 $R1 n$7 N$7 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[n$7, --, B, $1]
.%import_expr common_code 134 <27:20:8,17:10:0> _msix_cls_tx_enabled &v 0 + 0xffff &
.134 00F0408C4000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	immed_w0[a0, @_msix_cls_tx_enabled]
.%import_expr common_code 135 <27:20:24,17:10:16> _msix_cls_tx_enabled &v 0 + 0xffff0000 &
.135 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	immed_w1[a0, @_msix_cls_tx_enabled]
.136 106012008000 common_code
	.%operands 2 2 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	cls[read_be, $0, a0, 0, 2], ctx_swap[s1]
.137 00A028860000 common_code
	.%operands 264 1 0 -- -- $0 $R0 n$8 N$8 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[n$8, --, B, $0]
.138 00A028960400 common_code
	.%operands 264 1 0 -- -- $1 $R1 n$9 N$9 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[n$9, --, B, $1]
.139 00A0000A1C00 common_code
	.%operands 264 1 0 -- -- n$7 N$7 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[a0, --, B, n$7]
.140 00A4281A0400 common_code
	.%operands 8 1 0 a0 A0 n$1 N$1 n$1 N$1 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[n$1, a0, AND, n$1]
.141 00A0000A1800 common_code
	.%operands 264 1 0 -- -- n$6 N$6 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[a0, --, B, n$6]
.142 00A4280A0000 common_code
	.%operands 8 1 0 a0 A0 n$0 N$0 n$0 N$0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[n$0, a0, AND, n$0]
.143 00FC10ADE378 common_code
	.%operands 0 1 0 -- 120 -- -- -- -- -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:746 0
	local_csr_wr[same_me_signal, 120]
.144 00A0000A2400 common_code
	.%operands 264 1 0 -- -- n$9 N$9 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[a0, --, B, n$9]
.145 00A4283A0C00 common_code
	.%operands 8 1 0 a0 A0 n$3 N$3 n$3 N$3 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[n$3, a0, AND, n$3]
.146 00A0000A2000 common_code
	.%operands 264 1 0 -- -- n$8 N$8 a0 A0 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[a0, --, B, n$8]
.147 00A4282A0800 common_code
	.%operands 8 1 0 a0 A0 n$2 N$2 n$2 N$2 -- --
	.%line 886 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:721 0
	alu[n$2, a0, AND, n$2]
.148 00A0005A1800 common_code
	.%operands 264 1 0 -- -- n$6 N$6 a5 A5 -- --
	.%line 893 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/          enabled = msix_rx_enabled;
l_494#:
	alu[a5, --, B, n$6]
.149 00B0006A1C00 common_code
	.%operands 264 1 0 -- -- n$7 N$7 b6 B6 -- --
	.%line 893 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b6, --, B, n$7]
.150 00AA70001805 common_code
	.%operands 8 1 0 b6 B6 a5 A5 -- -- -- --
	.%line 894 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/          while (enabled) {
	alu[--, b6, OR, a5]
.%import_expr common_code 151 <40:40:13,34:22:0> &bp 399 +
.151 00D863C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 894 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 399
	beq[l_1051#]
.152 00A030001800 common_code
	.%operands 264 1 0 -- -- b6 B6 -- -- -- --
	.%line 895 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:747 0
/******/              qnum = ffs64(enabled);
l_496#:
	alu[--, --, B, b6]
.%import_expr common_code 153 <40:40:13,34:22:0> &bp 157 +
.153 00D827508120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 895 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:747 1 157
	beq[l_505#], defer[1]
.154 00F000000300 common_code
	.%operands 0 1 0 -- 0 -- -- b0 B0 -- --
	.%line 896 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
/******/              qmask = 1ull << qnum;
	immed[b0, 0, <<0]
.%import_expr common_code 155 <40:40:13,34:22:0> &bp 163 +
.155 00D828D08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 895 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:747 1 163
/******/              qnum = ffs64(enabled);
	br[l_512#], defer[1]
.156 00B700501B00 common_code
	.%operands 8 1 0 b6 B6 -- -- b5 B5 -- --
	.%line 895 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:748 0
	ffs[b5, b6]
.157 008000080005 common_code
	.%operands 264 1 0 -- -- a5 A5 a0 A0 -- --
	.%line 895 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:747 0
l_505#:
	alu_shf[a0, --, B, a5, >>0]
.%import_expr common_code 158 <40:40:13,34:22:0> &bp 162 +
.158 00D828808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 895 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:747 0 162
	beq[l_511#]
.%import_expr common_code 159 <40:40:13,34:22:0> &bp 163 +
.159 00D828E08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 895 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:747 2 163
	br[l_512#], defer[2]
.160 00A7400C0000 common_code
	.%operands 8 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 895 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:749 1
	ffs[a0, a0]
.161 00B0805C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 b5 B5 -- --
	.%line 895 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:747 0
	alu[b5, a0, +, 32]
.162 00F080001700 common_code
	.%operands 0 1 0 -- -1 -- 0 b5 B5 -- --
	.%line 895 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:747 0
l_511#:
	immed[b5, -1, 0]
.163 00AA40601700 common_code
	.%operands 8 1 0 b5 B5 -- 0 a6 A6 -- --
	.%line 896 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              qmask = 1ull << qnum;
l_512#:
	alu[a6, b5, OR, 0]
.%import_expr common_code 164 <40:40:13,34:22:0> &bp 1386 +
.164 00D95AA08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 896 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 2 1386
	br[__shl_64#], defer[2]
.165 00F0000C0400 common_code
	.%operands 0 1 0 -- 1 -- -- a0 A0 -- --
	.%line 896 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 1
	immed[a0, 1, <<0]
.%import_expr common_code 166 <27:20:8,7:0:0> &bp 167 +
.166 00F0000013A7 common_code
	.%operands 0 1 0 -- -- -- -- b4 B4 -- --
	.%line 896 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
	load_addr[b4, l_7907#]
.167 00F4084C0002 common_code
	.%operands 0 1 0 -- 33792 -- -- a2 A2 -- --
	.%line 900 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:750 0
/******/              count = msix_get_rx_queue_cnt(pcie_isl, qnum);
l_7907#:
	immed[a2, 33792, <<16]
.168 009BC0001624 common_code
	.%operands 8 1 0 -- 4 b5 B5 b0 B0 -- --
	.%line 900 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:750 0
	alu_shf[b0, 4, OR, b5, <<4]
.169 00A24000000A common_code
	.%operands 264 1 0 -- -- a10 A10 a0 A0 -- --
	.%line 897 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              enabled &= ~qmask;
	alu[a0, --, ~B, a10]
.170 00B200102B00 common_code
	.%operands 264 1 0 -- 0 b10 B10 b1 B1 -- --
	.%line 897 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b1, 0, ~B, b10]
.171 004310000202 common_code
	.%operands 2 1 2 a2 A2 b0 B0 -- -- $0 $R0
	.%line 900 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:750 2
/******/              count = msix_get_rx_queue_cnt(pcie_isl, qnum);
	mem[atomic_read, $0, a2, <<8, b0, 1], ctx_swap[s1], defer[2]
.172 00B440601800 common_code
	.%operands 8 1 0 b6 B6 a0 A0 b6 B6 -- --
	.%line 897 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 1
/******/              enabled &= ~qmask;
	alu[b6, b6, AND, a0]
.173 00A400500405 common_code
	.%operands 8 1 0 a5 A5 b1 B1 a5 A5 -- --
	.%line 897 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
	alu[a5, a5, AND, b1]
.174 0081E0201600 common_code
	.%operands 264 1 0 -- -- b5 B5 a2 A2 -- --
	.%line 900 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              count = msix_get_rx_queue_cnt(pcie_isl, qnum);
	alu_shf[a2, --, B, b5, <<2]
.175 00B08002BC02 common_code
	.%operands 8 1 0 a2 A2 @b47 @B47 b0 B0 -- --
	.%line 901 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              if (count != msix_prev_rx_cnt[pcie_isl][qnum]) {
	alu[b0, a2, +, @b47]
.176 00FC06600300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 901 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	local_csr_wr[active_lm_addr_0, b0]
.177 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 901 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	nop
.178 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 901 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	nop
.179 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 901 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	nop
.180 00AAB0060200 common_code
	.%operands 8 1 0 *l$index0 *L00 $0 $R0 -- -- -- --
	.%line 901 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[--, *l$index0, -, $0]
.%import_expr common_code 181 <40:40:13,34:22:0> &bp 397 +
.181 00D863508120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 901 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 1 397
	beq[l_1049#], defer[1]
.182 00A000360000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a3 A3 -- --
	.%line 900 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
/******/              count = msix_get_rx_queue_cnt(pcie_isl, qnum);
	alu[a3, --, B, $0]
.183 00BA80480003 common_code
	.%operands 8 1 0 a3 A3 *l$index0 *L00 b4 B4 -- --
	.%line 903 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:751 0
/******/                  newpkts = msix_update_packet_count(pcie_isl, qnum, 1, count);
	alu[b4, a3, -, *l$index0]
.184 00A060000003 common_code
	.%operands 264 1 0 -- -- a3 A3 *l$index0 *L00 -- --
	.%line 903 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:751 0
	alu[*l$index0, --, B, a3]
.185 00FC0C000000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:756 1
/******/                  ret = msix_send_q_irq(pcie_isl, qnum, 1, newpkts);
	local_csr_rd[timestamp_low]
.186 00F0000C0003 common_code
	.%operands 0 1 0 -- 0 -- -- a3 A3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:756 0
	immed[a3, 0, <<0]
.187 00AA404C0003 common_code
	.%operands 8 1 0 -- 0 a3 A3 a4 A4 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 0
	alu[a4, 0, OR, a3]
.188 0091D0001600 common_code
	.%operands 264 1 0 -- -- b5 B5 b0 B0 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 0
	alu_shf[b0, --, B, b5, <<3]
.189 00B0C08000DF common_code
	.%operands 8 1 0 b0 B0 @a95 @A95 b8 B8 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	alu[b8, b0, +, @a95]
.190 106010002020 common_code
	.%operands 2 1 0 b8 B8 -- 0 -- -- $0 $R0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 0
	cls[read_be, $0, b8, 0, 1], ctx_swap[s1]
.191 00B000360000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 0
	alu[b3, --, B, $0]
.192 00A0C08000CF common_code
	.%operands 8 1 0 b0 B0 @a79 @A79 a8 A8 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	alu[a8, b0, +, @a79]
.193 106010008008 common_code
	.%operands 2 1 0 a8 A8 -- 0 -- -- $0 $R0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 0
	cls[read_be, $0, a8, 0, 1], ctx_swap[s1]
.194 106110008208 common_code
	.%operands 1 1 2 a8 A8 -- 0 -- -- $0 $W0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 2
	cls[write_be, $0, a8, 0, 1], ctx_swap[s1], defer[2]
.195 00A0C0301180 common_code
	.%operands 8 1 0 b4 B4 $0 $R0 a3 A3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:753 1
	alu[a3, b4, +, $0]
.196 00A058000003 common_code
	.%operands 264 1 0 -- -- a3 A3 $0 $W0 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:753 0
	alu[$0, --, B, a3]
.197 00A030000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 0
	alu[--, --, B, b3]
.%import_expr common_code 198 <40:40:13,34:22:0> &bp 202 +
.198 00D832808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 0 202
	bne[l_558#]
.199 106110002220 common_code
	.%operands 1 1 2 b8 B8 -- 0 -- -- $0 $W0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 2
	cls[write_be, $0, b8, 0, 1], ctx_swap[s1], defer[2]
.200 00A058000004 common_code
	.%operands 264 1 0 -- -- a4 A4 $0 $W0 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:753 1
	alu[$0, --, B, a4]
.201 00B040300004 common_code
	.%operands 264 1 0 -- -- a4 A4 b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:753 0
	alu[b3, --, B, a4]
.202 00A080233C02 common_code
	.%operands 8 1 0 a2 A2 @b79 @B79 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
l_558#:
	alu[a2, a2, +, @b79]
.203 106010008102 common_code
	.%operands 2 1 1 a2 A2 -- 0 -- -- $0 $R0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 1
	cls[read_be, $0, a2, 0, 1], ctx_swap[s1], defer[1]
.204 00BA80300C04 common_code
	.%operands 8 1 0 a4 A4 b3 B3 b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:753 0
	alu[b3, a4, -, b3]
.205 00C403120002 common_code
	.%operands 8 1 0 $0 $R0 -- -- a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 0
	ld_field_w_clr[a2, 0011, $0, <<0], load_cc
.%import_expr common_code 206 <40:40:13,34:22:0> &bp 210 +
.206 00D834908120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 1 210
	beq[l_560#], defer[1]
.207 009100420100 common_code
	.%operands 264 1 0 -- -- $0 $R0 b4 B4 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:753 0
	alu_shf[b4, --, B, $0, >>16]
.208 00AAF0000C02 common_code
	.%operands 8 1 0 b3 B3 a2 A2 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 0
	alu[--, b3, -, a2]
.%import_expr common_code 209 <40:40:13,34:22:0> &bp 214 +
.209 00D835808124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 0 214
	bhs[l_562#]
.210 00A030001000 common_code
	.%operands 264 1 0 -- -- b4 B4 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 0
l_560#:
	alu[--, --, B, b4]
.%import_expr common_code 211 <40:40:13,34:22:0> &bp 370 +
.211 00D85C808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 0 370
	beq[l_1042#]
.212 00AAB0001003 common_code
	.%operands 8 1 0 a3 A3 b4 B4 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 0
	alu[--, a3, -, b4]
.%import_expr common_code 213 <40:40:13,34:22:0> &bp 370 +
.213 00D85C808125 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:753 0 370
	blo[l_1042#]
.214 00FC06E01700 common_code
	.%operands 0 1 0 b5 B5 -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
l_562#:
	local_csr_wr[active_lm_addr_1, b5]
.215 00A440201703 common_code
	.%operands 8 1 0 b5 B5 -- 3 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	alu[a2, b5, AND, 3]
.216 00AAC02C0C02 common_code
	.%operands 8 1 0 -- 3 a2 A2 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	alu[a2, 3, -, a2]
.217 0081D0280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	alu_shf[a2, --, B, a2, <<3]
.218 00AA300C0002 common_code
	.%operands 8 1 0 a2 A2 -- 0 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 1
	alu[--, a2, OR, 0]
.219 009000316100 common_code
	.%operands 296 1 0 -- -- *l$index1 *L10 b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:752 0
	alu_shf[b3, --, B, *l$index1, >>indirect]
.220 00A4409A140A common_code
	.%operands 8 1 0 n$5 N$5 a10 A10 a9 A9 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	alu[a9, n$5, AND, a10]
.%import_expr common_code 221 <40:40:13,34:22:0> &bp 240 +
.221 00D83C108121 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 1 240
	bne[l_690#], defer[1]
.222 00C001100C03 common_code
	.%operands 0 1 0 b3 B3 -- -- a3 A3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:752 0
	ld_field_w_clr[a3, 0001, b3, <<0]
.223 00F00023FF00 common_code
	.%operands 0 1 0 -- 512 -- -- @b127 @B127 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	immed[@b127, 512, <<0]
.224 00FC0963FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	local_csr_wr[active_lm_addr_2, @b127]
.225 009110301600 common_code
	.%operands 264 1 0 -- -- b5 B5 b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	alu_shf[b3, --, B, b5, <<15]
.226 00AA40200F00 common_code
	.%operands 8 1 0 b3 B3 -- 0 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 1
	alu[a2, b3, OR, 0]
.227 009DF0300D00 common_code
	.%operands 136 1 0 b3 B3 -- -- b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:752 0
	asr[b3, b3, >>31]
.228 04A080280402 common_code
	.%operands 8 1 0 a2 A2 *l$index2[1] *L21 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	alu[a2, a2, +, *l$index2[1]]
.229 04B8C0400E00 common_code
	.%operands 24 1 0 b3 B3 *l$index2 *L20 b4 B4 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	alu[b4, b3, +carry, *l$index2]
.230 009B60308E03 common_code
	.%operands 8 1 0 a3 A3 -- 3 b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	alu_shf[b3, a3, OR, 3, <<10]
.231 00A0C0200C02 common_code
	.%operands 8 1 0 b3 B3 a2 A2 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	alu[a2, b3, +, a2]
.232 00B880401300 common_code
	.%operands 24 1 0 -- 0 b4 B4 b4 B4 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	alu[b4, 0, +carry, b4]
.233 009080381302 common_code
	.%operands 8 1 0 b4 B4 a2 A2 b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:758 0
	dbl_shf[b3, b4, a2, >>8]
.234 0094803C0EFF common_code
	.%operands 8 1 0 b3 B3 -- 255 b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:758 0
	alu_shf[b3, b3, AND, 255, <<24]
.235 045C10040C02 common_code
	.%operands 2 1 0 b3 B3 a2 A2 -- -- $0 $R0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:758 0
	mem[read32_le, $0, b3, <<8, a2, 1], ctx_swap[s1]
.236 00C401120004 common_code
	.%operands 8 1 0 $0 $R0 -- -- a4 A4 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	ld_field_w_clr[a4, 0001, $0, <<0], load_cc
.%import_expr common_code 237 <40:40:13,34:22:0> &bp 370 +
.237 00D85C808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0 370
	bne[l_1042#]
.238 044210040D02 common_code
	.%operands 1 1 1 b3 B3 a2 A2 -- -- $0 $W0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:760 1
	mem[write8_le, $0, b3, <<8, a2, 1], ctx_swap[s1], defer[1]
.239 00F0000C0580 common_code
	.%operands 0 1 0 -- 1 -- -- $0 $W0 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:752 0
	immed[$0, 1, <<0]
.240 00AAF0001740 common_code
	.%operands 8 1 0 b5 B5 -- 64 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
l_690#:
	alu[--, b5, -, 64]
.%import_expr common_code 241 <40:40:13,34:22:0> &bp 278 +
.241 00D845808129 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0 278
	blt[l_807#]
.242 009BC0988203 common_code
	.%operands 8 1 0 -- 0 a3 A3 b9 B9 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:768 0
	alu_shf[b9, 0, OR, a3, <<4]
.243 000E26002520 common_code
	.%operands 2 4 1 -- 0 b9 B9 -- -- $0 $R0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:768 1
	pcie[read_pci, $0, 0, <<8, b9, 4], ctx_swap[s2], defer[1]
.244 00F0000C0406 common_code
	.%operands 0 1 0 -- 1 -- -- a6 A6 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:768 0
	immed[a6, 1, <<0]
.245 00B000460000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b4 B4 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:768 0
	alu[b4, --, B, $0]
.%import_expr common_code 246 <40:40:13,34:22:0> &bp 342 +
.246 00D055B48483 common_code
	.%operands 0 1 3 -- -- $3 $R3 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:768 3 342
	br_bset[$3, 0, l_1035#], defer[3]
.247 00A000360400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a3 A3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:768 2
	alu[a3, --, B, $1]
.248 00B000760800 common_code
	.%operands 264 1 0 -- -- $2 $R2 b7 B7 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:768 1
	alu[b7, --, B, $2]
.249 00A000760C00 common_code
	.%operands 264 1 0 -- -- $3 $R3 a7 A7 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:768 0
	alu[a7, --, B, $3]
.250 0081B0201303 common_code
	.%operands 8 1 0 a3 A3 b4 B4 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:769 0
	dbl_shf[a2, a3, b4, >>27]
.251 00F00FF00FFF common_code
	.%operands 0 1 0 -- 65535 -- -- b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:769 0
	immed[b3, 65535, <<0]
.252 00F440000F1F common_code
	.%operands 0 1 0 b3 B3 -- 31 b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:769 0
	immed_w1[b3, 31]
.253 00A400200C02 common_code
	.%operands 8 1 0 a2 A2 b3 B3 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:769 0
	alu[a2, a2, AND, b3]
.254 00AAF0000802 common_code
	.%operands 8 1 0 b2 B2 a2 A2 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:768 0
	alu[--, b2, -, a2]
.%import_expr common_code 255 <40:40:13,34:22:0> &bp 267 +
.255 00D842C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:768 0 267
	beq[l_738#]
.256 00F000100F80 common_code
	.%operands 0 1 0 -- 384 -- -- b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:770 0
	immed[b3, 384, <<0]
.257 00F440000F03 common_code
	.%operands 0 1 0 b3 B3 -- 3 b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:770 0
	immed_w1[b3, 3]
.258 0081B0401303 common_code
	.%operands 8 1 0 a3 A3 b4 B4 a4 A4 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:770 0
	dbl_shf[a4, a3, b4, >>27]
.259 00F00FF00BFF common_code
	.%operands 0 1 0 -- 65535 -- -- b2 B2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:770 0
	immed[b2, 65535, <<0]
.260 00F440000B1F common_code
	.%operands 0 1 0 b2 B2 -- 31 b2 B2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:770 0
	immed_w1[b2, 31]
.261 00A418000804 common_code
	.%operands 8 1 0 a4 A4 b2 B2 $0 $W0 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:770 0
	alu[$0, a4, AND, b2]
.262 000F20000F20 common_code
	.%operands 1 1 0 -- 0 b3 B3 -- -- $0 $W0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:770 0
	pcie[write_pci, $0, 0, <<8, b3, 1], sig_done[s2]
.263 000E10000F20 common_code
	.%operands 2 1 0 -- 0 b3 B3 -- -- $0 $R0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:770 0
	pcie[read_pci, $0, 0, <<8, b3, 1], sig_done[s1]
.264 00E000200006 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:770 0
	ctx_arb[s1, s2], all, defer[2]
.265 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:768 1
	nop
.266 00B040200002 common_code
	.%operands 264 1 0 -- -- a2 A2 b2 B2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:768 0
	alu[b2, --, B, a2]
.267 00A018101C00 common_code
	.%operands 264 1 0 -- -- b7 B7 $1 $W1 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:768 0
l_738#:
	alu[$1, --, B, b7]
.268 00A4002C1C03 common_code
	.%operands 8 1 0 a3 A3 -- 7 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:771 0
	alu[a2, a3, AND, 7]
.269 008080280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:771 0
	alu_shf[a2, --, B, a2, <<24]
.270 000D20101302 common_code
	.%operands 1 2 0 a2 A2 b4 B4 -- -- $1 $W1
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:771 0
	pcie[write, $1, a2, <<8, b4, 1], sig_done[s2]
.271 00A070000009 common_code
	.%operands 264 1 0 -- -- a9 A9 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:768 0
	alu[--, --, B, a9]
.%import_expr common_code 272 <40:40:13,34:22:0> &bp 277 +
.272 00D845408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:768 0 277
	beq[l_803#]
.273 00AA180C0407 common_code
	.%operands 8 1 0 a7 A7 -- 1 $0 $W0 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:768 0
	alu[$0, a7, OR, 1]
.274 00BA4090270C common_code
	.%operands 8 1 0 b9 B9 -- 12 b9 B9 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:768 0
	alu[b9, b9, OR, 12]
.275 000F10002720 common_code
	.%operands 1 1 0 -- 0 b9 B9 -- -- $0 $W0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:768 0
	pcie[write_pci, $0, 0, <<8, b9, 1], sig_done[s1]
.%import_expr common_code 276 <40:40:13,34:22:0> &bp 341 +
.276 00E055440006 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:768 0 341
	ctx_arb[s1, s2], all, br[l_1034#]
.%import_expr common_code 277 <40:40:13,34:22:0> &bp 341 +
.277 00E055440004 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:768 0 341
l_803#:
	ctx_arb[s2], all, br[l_1034#]
.278 00F00023FF00 common_code
	.%operands 0 1 0 -- 512 -- -- @b127 @B127 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
l_807#:
	immed[@b127, 512, <<0]
.279 00FC0963FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	local_csr_wr[active_lm_addr_2, @b127]
.280 00F0000C0406 common_code
	.%operands 0 1 0 -- 1 -- -- a6 A6 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	immed[a6, 1, <<0]
.281 008110201600 common_code
	.%operands 264 1 0 -- -- b5 B5 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	alu_shf[a2, --, B, b5, <<15]
.282 00F002000F00 common_code
	.%operands 0 1 0 -- 8192 -- -- b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	immed[b3, 8192, <<0]
.283 04A080280402 common_code
	.%operands 8 1 0 a2 A2 *l$index2[1] *L21 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	alu[a2, a2, +, *l$index2[1]]
.284 04A880480300 common_code
	.%operands 24 1 0 -- 0 *l$index2 *L20 a4 A4 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	alu[a4, 0, +carry, *l$index2]
.285 00A080200C02 common_code
	.%operands 8 1 0 a2 A2 b3 B3 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	alu[a2, a2, +, b3]
.286 00A8804C0004 common_code
	.%operands 24 1 0 a4 A4 -- 0 a4 A4 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	alu[a4, a4, +carry, 0]
.287 0091C0380203 common_code
	.%operands 264 1 0 -- -- a3 A3 b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	alu_shf[b3, --, B, a3, <<4]
.288 00B080300C02 common_code
	.%operands 8 1 0 a2 A2 b3 B3 b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	alu[b3, a2, +, b3]
.289 00A8803C0004 common_code
	.%operands 24 1 0 a4 A4 -- 0 a3 A3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	alu[a3, a4, +carry, 0]
.290 008080200F03 common_code
	.%operands 8 1 0 a3 A3 b3 B3 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:763 0
	dbl_shf[a2, a3, b3, >>8]
.291 00848027FE02 common_code
	.%operands 8 1 0 a2 A2 -- 255 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:763 0
	alu_shf[a2, a2, AND, 255, <<24]
.292 0081C207E200 common_code
	.%operands 264 1 0 -- -- -- 248 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:763 1
	alu_shf[--, --, B, 248, <<4]
.293 02431E040C02 common_code
	.%operands 6 1 0 a2 A2 b3 B3 -- -- $0 $R0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:763 0
	mem[read8, $0, a2, <<8, b3, 16], ctx_swap[s1], indirect_ref
.294 00B000460000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b4 B4 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	alu[b4, --, B, $0]
.%import_expr common_code 295 <40:40:13,34:22:0> &bp 342 +
.295 00D055B48483 common_code
	.%operands 0 1 3 -- -- $3 $R3 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 3 342
	br_bset[$3, 0, l_1035#], defer[3]
.296 00A000460400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a4 A4 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:761 2
	alu[a4, --, B, $1]
.297 00A000C60800 common_code
	.%operands 264 1 0 -- -- $2 $R2 a12 A12 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:761 1
	alu[a12, --, B, $2]
.298 00B000960C00 common_code
	.%operands 264 1 0 -- -- $3 $R3 b9 B9 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:761 0
	alu[b9, --, B, $3]
.299 00A0C0601740 common_code
	.%operands 8 1 0 b5 B5 -- 64 a6 A6 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
	alu[a6, b5, +, 64]
.300 0081B0201304 common_code
	.%operands 8 1 0 a4 A4 b4 B4 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:764 0
	dbl_shf[a2, a4, b4, >>27]
.301 00F00FF01FFF common_code
	.%operands 0 1 0 -- 65535 -- -- b7 B7 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:764 0
	immed[b7, 65535, <<0]
.302 00F440001F1F common_code
	.%operands 0 1 0 b7 B7 -- 31 b7 B7 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:764 0
	immed_w1[b7, 31]
.303 00A400201C02 common_code
	.%operands 8 1 0 a2 A2 b7 B7 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:764 0
	alu[a2, a2, AND, b7]
.304 008A30208602 common_code
	.%operands 8 1 0 a2 A2 -- 1 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:764 0
	alu_shf[a2, a2, OR, 1, <<29]
.305 00C001181C06 common_code
	.%operands 0 1 0 a6 A6 -- -- b7 B7 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:764 0
	ld_field_w_clr[b7, 0001, a6, <<0]
.306 008AB0201E02 common_code
	.%operands 8 1 0 a2 A2 b7 B7 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:764 0
	alu_shf[a2, a2, OR, b7, <<21]
.307 00AAF0000802 common_code
	.%operands 8 1 0 b2 B2 a2 A2 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	alu[--, b2, -, a2]
.%import_expr common_code 308 <40:40:13,34:22:0> &bp 327 +
.308 00D851C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0 327
	beq[l_911#]
.309 00B000203000 common_code
	.%operands 264 1 0 -- -- b12 B12 b2 B2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	alu[b2, --, B, b12]
.310 00C088080A06 common_code
	.%operands 0 1 0 b2 B2 a6 A6 b2 B2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	ld_field[b2, 1000, a6, <<24]
.311 00B000C00800 common_code
	.%operands 264 1 0 -- -- b2 B2 b12 B12 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	alu[b12, --, B, b2]
.312 00F0001E000D common_code
	.%operands 0 1 0 -- 384 -- -- a13 A13 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:765 0
	immed[a13, 384, <<0]
.313 00F4400C0C0D common_code
	.%operands 0 1 0 a13 A13 -- 3 a13 A13 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:765 0
	immed_w1[a13, 3]
.314 0081B0601304 common_code
	.%operands 8 1 0 a4 A4 b4 B4 a6 A6 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:765 0
	dbl_shf[a6, a4, b4, >>27]
.315 00F00FF01FFF common_code
	.%operands 0 1 0 -- 65535 -- -- b7 B7 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:765 0
	immed[b7, 65535, <<0]
.316 00F440001F1F common_code
	.%operands 0 1 0 b7 B7 -- 31 b7 B7 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:765 0
	immed_w1[b7, 31]
.317 00A400601C06 common_code
	.%operands 8 1 0 a6 A6 b7 B7 a6 A6 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:765 0
	alu[a6, a6, AND, b7]
.318 008A30608606 common_code
	.%operands 8 1 0 a6 A6 -- 1 a6 A6 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:765 0
	alu_shf[a6, a6, OR, 1, <<29]
.319 008180700900 common_code
	.%operands 264 1 0 -- -- b2 B2 a7 A7 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:765 0
	alu_shf[a7, --, B, b2, >>24]
.320 00C001180807 common_code
	.%operands 0 1 0 a7 A7 -- -- b2 B2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:765 0
	ld_field_w_clr[b2, 0001, a7, <<0]
.321 008AB8000A06 common_code
	.%operands 8 1 0 a6 A6 b2 B2 $0 $W0 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:765 0
	alu_shf[$0, a6, OR, b2, <<21]
.322 040F2000830D common_code
	.%operands 1 1 0 -- 0 a13 A13 -- -- $0 $W0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:765 0
	pcie[write_pci, $0, 0, <<8, a13, 1], sig_done[s2]
.323 040E1000830D common_code
	.%operands 2 1 0 -- 0 a13 A13 -- -- $0 $R0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:765 0
	pcie[read_pci, $0, 0, <<8, a13, 1], sig_done[s1]
.324 00E000200006 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:765 0
	ctx_arb[s1, s2], all, defer[2]
.325 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 1
	nop
.326 00B040200002 common_code
	.%operands 264 1 0 -- -- a2 A2 b2 B2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:761 0
	alu[b2, --, B, a2]
.327 00A05810000C common_code
	.%operands 264 1 0 -- -- a12 A12 $1 $W1 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
l_911#:
	alu[$1, --, B, a12]
.328 00A4002C1C04 common_code
	.%operands 8 1 0 a4 A4 -- 7 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:766 0
	alu[a2, a4, AND, 7]
.329 008080280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:766 0
	alu_shf[a2, --, B, a2, <<24]
.330 000D20101302 common_code
	.%operands 1 2 0 a2 A2 b4 B4 -- -- $1 $W1
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:766 0
	pcie[write, $1, a2, <<8, b4, 1], sig_done[s2]
.331 00A070000009 common_code
	.%operands 264 1 0 -- -- a9 A9 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	alu[--, --, B, a9]
.%import_expr common_code 332 <40:40:13,34:22:0> &bp 340 +
.332 00D855008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0 340
	beq[l_1033#]
.333 00AA58002701 common_code
	.%operands 8 1 0 b9 B9 -- 1 $0 $W0 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	alu[$0, b9, OR, 1]
.334 00A0C0400F0C common_code
	.%operands 8 1 0 b3 B3 -- 12 a4 A4 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	alu[a4, b3, +, 12]
.335 00B8803C0003 common_code
	.%operands 24 1 0 a3 A3 -- 0 b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
	alu[b3, a3, +carry, 0]
.336 008080280F04 common_code
	.%operands 8 1 0 b3 B3 a4 A4 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:767 0
	dbl_shf[a2, b3, a4, >>8]
.337 00948037FE02 common_code
	.%operands 8 1 0 a2 A2 -- 255 b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:767 0
	alu_shf[b3, a2, AND, 255, <<24]
.338 044216000F04 common_code
	.%operands 1 1 0 b3 B3 a4 A4 -- -- $0 $W0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:767 0
	mem[write8, $0, b3, <<8, a4, 4], sig_done[s1]
.%import_expr common_code 339 <40:40:13,34:22:0> &bp 341 +
.339 00E055440006 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0 341
	ctx_arb[s1, s2], all, br[l_1034#]
.340 00E000000004 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
l_1033#:
	ctx_arb[s2], all
.341 00F0000C0006 common_code
	.%operands 0 1 0 -- 0 -- -- a6 A6 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:761 0
l_1034#:
	immed[a6, 0, <<0]
.342 00A070000006 common_code
	.%operands 264 1 0 -- -- a6 A6 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
l_1035#:
	alu[--, --, B, a6]
.%import_expr common_code 343 <40:40:13,34:22:0> &bp 371 +
.343 00D85CC08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0 371
	bne[l_1044#]
.344 106110002220 common_code
	.%operands 1 1 2 b8 B8 -- 0 -- -- $0 $W0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 2
	cls[write_be, $0, b8, 0, 1], ctx_swap[s1], defer[2]
.345 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:772 1
	immed[$0, 0, <<0]
.346 00A440201703 common_code
	.%operands 8 1 0 b5 B5 -- 3 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:772 0
	alu[a2, b5, AND, 3]
.347 106110008208 common_code
	.%operands 1 1 2 a8 A8 -- 0 -- -- $0 $W0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 2
	cls[write_be, $0, a8, 0, 1], ctx_swap[s1], defer[2]
.348 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:752 1
	immed[$0, 0, <<0]
.349 00AAC02C0C02 common_code
	.%operands 8 1 0 -- 3 a2 A2 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:772 0
	alu[a2, 3, -, a2]
.350 00FC09601700 common_code
	.%operands 0 1 0 b5 B5 -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 0
	local_csr_wr[active_lm_addr_2, b5]
.351 00A0C03014EF common_code
	.%operands 8 1 0 b5 B5 @a111 @A111 a3 A3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 0
	alu[a3, b5, +, @a111]
.352 00FC09EC0003 common_code
	.%operands 0 1 0 a3 A3 -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 0
	local_csr_wr[active_lm_addr_3, a3]
.353 0081D0280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 0
	alu_shf[a2, --, B, a2, <<3]
.354 00AA300C0002 common_code
	.%operands 8 1 0 a2 A2 -- 0 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 1
	alu[--, a2, OR, 0]
.355 049000314100 common_code
	.%operands 296 1 0 -- -- *l$index2 *L20 b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:772 0
	alu_shf[b3, --, B, *l$index2, >>indirect]
.356 00C001100C02 common_code
	.%operands 0 1 0 b3 B3 -- -- a2 A2 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 0
	ld_field_w_clr[a2, 0001, b3, <<0]
.357 00A4003C0C03 common_code
	.%operands 8 1 0 a3 A3 -- 3 a3 A3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 0
	alu[a3, a3, AND, 3]
.358 00AAC03C0C03 common_code
	.%operands 8 1 0 -- 3 a3 A3 a3 A3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 0
	alu[a3, 3, -, a3]
.359 0081D0380203 common_code
	.%operands 264 1 0 -- -- a3 A3 a3 A3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 0
	alu_shf[a3, --, B, a3, <<3]
.360 00AA300C0003 common_code
	.%operands 8 1 0 a3 A3 -- 0 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 1
	alu[--, a3, OR, 0]
.361 048000316100 common_code
	.%operands 296 1 0 -- -- *l$index3 *L30 a3 A3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:772 0
	alu_shf[a3, --, B, *l$index3, >>indirect]
.362 00C001180C03 common_code
	.%operands 0 1 0 a3 A3 -- -- b3 B3 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 0
	ld_field_w_clr[b3, 0001, a3, <<0]
.363 00AAB0000C02 common_code
	.%operands 8 1 0 a2 A2 b3 B3 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 0
	alu[--, a2, -, b3]
.%import_expr common_code 364 <40:40:13,34:22:0> &bp 371 +
.364 00D85CC08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 0 371
	bne[l_1044#]
.365 00B0C00000FF common_code
	.%operands 8 1 0 b0 B0 @a127 @A127 b0 B0 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 0
	alu[b0, b0, +, @a127]
.366 106112000220 common_code
	.%operands 1 2 2 b0 B0 -- 0 -- -- $0 $W0
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 2
	cls[write_be, $0, b0, 0, 2], ctx_swap[s1], defer[2]
.367 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:772 1
	immed[$0, 0, <<0]
.368 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:772 0
	immed[$1, 0, <<0]
.%import_expr common_code 369 <40:40:13,34:22:0> &bp 371 +
.369 00D85CC08038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:772 0 371
	br[l_1044#]
.370 00F0000C0406 common_code
	.%operands 0 1 0 -- 1 -- -- a6 A6 -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:752 0
l_1042#:
	immed[a6, 1, <<0]
.371 00A070000006 common_code
	.%operands 264 1 0 -- -- a6 A6 -- -- -- --
	.%line 909 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/                  if (ret) {
l_1044#:
	alu[--, --, B, a6]
.%import_expr common_code 372 <40:40:13,34:22:0> &bp 376 +
.372 00D85E008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 909 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 376
	beq[l_1047#]
.373 00AA681A040A common_code
	.%operands 8 1 0 n$1 N$1 a10 A10 n$1 N$1 -- --
	.%line 910 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/                      msix_rx_pending |= qmask;
	alu[n$1, n$1, OR, a10]
.374 00AA68002A80 common_code
	.%operands 8 1 0 b10 B10 n$0 N$0 n$0 N$0 -- --
	.%line 910 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[n$0, b10, OR, n$0]
.%import_expr common_code 375 <40:40:13,34:22:0> &bp 397 +
.375 00D863408038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 910 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 397
	br[l_1049#]
.376 00FC06E01700 common_code
	.%operands 0 1 0 b5 B5 -- -- -- -- -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/                      if (msix_rx_entries[pcie_isl][qnum] ==
l_1047#:
	local_csr_wr[active_lm_addr_1, b5]
.377 00B440001703 common_code
	.%operands 8 1 0 b5 B5 -- 3 b0 B0 -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b0, b5, AND, 3]
.378 00BA80000303 common_code
	.%operands 8 1 0 -- 3 b0 B0 b0 B0 -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b0, 3, -, b0]
.379 0091D0000200 common_code
	.%operands 264 1 0 -- -- b0 B0 b0 B0 -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu_shf[b0, --, B, b0, <<3]
.380 00AA70000300 common_code
	.%operands 8 1 0 b0 B0 -- 0 -- -- -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 1
	alu[--, b0, OR, 0]
.381 008000216100 common_code
	.%operands 296 1 0 -- -- *l$index1 *L10 a2 A2 -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
	alu_shf[a2, --, B, *l$index1, >>indirect]
.382 00C001180002 common_code
	.%operands 0 1 0 a2 A2 -- -- b0 B0 -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	ld_field_w_clr[b0, 0001, a2, <<0]
.383 00A0C02014EF common_code
	.%operands 8 1 0 b5 B5 @a111 @A111 a2 A2 -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[a2, b5, +, @a111]
.384 00FC096C0002 common_code
	.%operands 0 1 0 a2 A2 -- -- -- -- -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	local_csr_wr[active_lm_addr_2, a2]
.385 00A4681A0400 common_code
	.%operands 8 1 0 n$1 N$1 a0 A0 n$1 N$1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/                      msix_rx_pending &= ~qmask;
	alu[n$1, n$1, AND, a0]
.386 00A428000680 common_code
	.%operands 8 1 0 n$0 N$0 b1 B1 n$0 N$0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[n$0, n$0, AND, b1]
.387 00A4002C0C02 common_code
	.%operands 8 1 0 a2 A2 -- 3 a2 A2 -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/                      if (msix_rx_entries[pcie_isl][qnum] ==
	alu[a2, a2, AND, 3]
.388 00AAC02C0C02 common_code
	.%operands 8 1 0 -- 3 a2 A2 a2 A2 -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[a2, 3, -, a2]
.389 0081D0280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu_shf[a2, --, B, a2, <<3]
.390 00AA300C0002 common_code
	.%operands 8 1 0 a2 A2 -- 0 -- -- -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 1
	alu[--, a2, OR, 0]
.391 049000314100 common_code
	.%operands 296 1 0 -- -- *l$index2 *L20 b3 B3 -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
	alu_shf[b3, --, B, *l$index2, >>indirect]
.392 00C001100C02 common_code
	.%operands 0 1 0 b3 B3 -- -- a2 A2 -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	ld_field_w_clr[a2, 0001, b3, <<0]
.393 00AAF0000002 common_code
	.%operands 8 1 0 b0 B0 a2 A2 -- -- -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[--, b0, -, a2]
.%import_expr common_code 394 <40:40:13,34:22:0> &bp 397 +
.394 00D863408121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 913 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 397
	bne[l_1049#]
.395 00A4683A0C00 common_code
	.%operands 8 1 0 n$3 N$3 a0 A0 n$3 N$3 -- --
	.%line 915 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/                          msix_tx_pending &= ~qmask;
	alu[n$3, n$3, AND, a0]
.396 00A428200682 common_code
	.%operands 8 1 0 n$2 N$2 b1 B1 n$2 N$2 -- --
	.%line 915 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[n$2, n$2, AND, b1]
.397 00AA70001805 common_code
	.%operands 8 1 0 b6 B6 a5 A5 -- -- -- --
	.%line 894 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/          while (enabled) {
l_1049#:
	alu[--, b6, OR, a5]
.%import_expr common_code 398 <40:40:13,34:22:0> &bp 152 +
.398 00D826008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 894 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 152
	bne[l_496#]
.399 00A0005A2000 common_code
	.%operands 264 1 0 -- -- n$8 N$8 a5 A5 -- --
	.%line 920 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/          enabled = msix_tx_enabled;
l_1051#:
	alu[a5, --, B, n$8]
.400 00B0006A2400 common_code
	.%operands 264 1 0 -- -- n$9 N$9 b6 B6 -- --
	.%line 920 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b6, --, B, n$9]
.401 00AA70001805 common_code
	.%operands 8 1 0 b6 B6 a5 A5 -- -- -- --
	.%line 921 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/          while (enabled) {
	alu[--, b6, OR, a5]
.%import_expr common_code 402 <40:40:13,34:22:0> &bp 468 +
.402 00D875008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 921 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 468
	beq[l_1141#]
.403 00A030001800 common_code
	.%operands 264 1 0 -- -- b6 B6 -- -- -- --
	.%line 922 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:773 0
/******/              qnum = ffs64(enabled);
l_1053#:
	alu[--, --, B, b6]
.%import_expr common_code 404 <40:40:13,34:22:0> &bp 408 +
.404 00D866108120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 922 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:773 1 408
	beq[l_1062#], defer[1]
.405 00F000000300 common_code
	.%operands 0 1 0 -- 0 -- -- b0 B0 -- --
	.%line 923 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
/******/              qmask = 1ull << qnum;
	immed[b0, 0, <<0]
.%import_expr common_code 406 <40:40:13,34:22:0> &bp 414 +
.406 00D867908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 922 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:773 1 414
/******/              qnum = ffs64(enabled);
	br[l_1069#], defer[1]
.407 00B700101B00 common_code
	.%operands 8 1 0 b6 B6 -- -- b1 B1 -- --
	.%line 922 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:774 0
	ffs[b1, b6]
.408 008000080005 common_code
	.%operands 264 1 0 -- -- a5 A5 a0 A0 -- --
	.%line 922 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:773 0
l_1062#:
	alu_shf[a0, --, B, a5, >>0]
.%import_expr common_code 409 <40:40:13,34:22:0> &bp 413 +
.409 00D867408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 922 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:773 0 413
	beq[l_1068#]
.%import_expr common_code 410 <40:40:13,34:22:0> &bp 414 +
.410 00D867A08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 922 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:773 2 414
	br[l_1069#], defer[2]
.411 00A7400C0000 common_code
	.%operands 8 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 922 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:775 1
	ffs[a0, a0]
.412 00B0801C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 b1 B1 -- --
	.%line 922 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:773 0
	alu[b1, a0, +, 32]
.413 00F080000700 common_code
	.%operands 0 1 0 -- -1 -- 0 b1 B1 -- --
	.%line 922 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:773 0
l_1068#:
	immed[b1, -1, 0]
.414 00AA40600700 common_code
	.%operands 8 1 0 b1 B1 -- 0 a6 A6 -- --
	.%line 923 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              qmask = 1ull << qnum;
l_1069#:
	alu[a6, b1, OR, 0]
.%import_expr common_code 415 <40:40:13,34:22:0> &bp 1386 +
.415 00D95AA08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 923 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 2 1386
	br[__shl_64#], defer[2]
.416 00F0000C0400 common_code
	.%operands 0 1 0 -- 1 -- -- a0 A0 -- --
	.%line 923 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 1
	immed[a0, 1, <<0]
.%import_expr common_code 417 <27:20:8,7:0:0> &bp 418 +
.417 00F0001013A2 common_code
	.%operands 0 1 0 -- -- -- -- b4 B4 -- --
	.%line 923 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
	load_addr[b4, l_7908#]
.418 00A24000000A common_code
	.%operands 264 1 0 -- -- a10 A10 a0 A0 -- --
	.%line 924 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              enabled &= ~qmask;
l_7908#:
	alu[a0, --, ~B, a10]
.419 00B400601800 common_code
	.%operands 8 1 0 a0 A0 b6 B6 b6 B6 -- --
	.%line 924 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b6, a0, AND, b6]
.420 008BE0000621 common_code
	.%operands 8 1 0 -- 1 b1 B1 a0 A0 -- --
	.%line 927 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              count = qc_read(pcie_isl,
	alu_shf[a0, 1, OR, b1, <<2]
.421 00A080037C00 common_code
	.%operands 8 1 0 a0 A0 @b95 @B95 a0 A0 -- --
	.%line 927 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:777 0
	alu[a0, a0, +, @b95]
.422 008B5008A200 common_code
	.%operands 8 1 0 -- 8 a0 A0 a0 A0 -- --
	.%line 927 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:777 0
	alu_shf[a0, 8, OR, a0, <<11]
.423 040E10008200 common_code
	.%operands 2 1 2 -- 0 a0 A0 -- -- $0 $R0
	.%line 927 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:777 2
	pcie[read_pci, $0, 0, <<8, a0, 1], ctx_swap[s1], defer[2]
.424 00B200002B00 common_code
	.%operands 264 1 0 -- 0 b10 B10 b0 B0 -- --
	.%line 924 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 1
/******/              enabled &= ~qmask;
	alu[b0, 0, ~B, b10]
.425 00A440500005 common_code
	.%operands 8 1 0 b0 B0 a5 A5 a5 A5 -- --
	.%line 924 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
	alu[a5, b0, AND, a5]
.426 0081E0200600 common_code
	.%operands 264 1 0 -- -- b1 B1 a2 A2 -- --
	.%line 929 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              count = NFP_QC_STS_LO_READPTR_of(count);
	alu_shf[a2, --, B, b1, <<2]
.427 00B080027C02 common_code
	.%operands 8 1 0 a2 A2 @b31 @B31 b0 B0 -- --
	.%line 930 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              if (count != msix_prev_tx_cnt[pcie_isl][qnum]) {
	alu[b0, a2, +, @b31]
.428 00FC06600300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 930 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	local_csr_wr[active_lm_addr_0, b0]
.429 00A400337980 common_code
	.%operands 8 1 0 $0 $R0 @b94 @B94 a3 A3 -- --
	.%line 929 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              count = NFP_QC_STS_LO_READPTR_of(count);
	alu[a3, $0, AND, @b94]
.430 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 930 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              if (count != msix_prev_tx_cnt[pcie_isl][qnum]) {
	nop
.431 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 930 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	nop
.432 00AAF0080003 common_code
	.%operands 8 1 0 *l$index0 *L00 a3 A3 -- -- -- --
	.%line 930 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[--, *l$index0, -, a3]
.%import_expr common_code 433 <40:40:13,34:22:0> &bp 466 +
.433 00D874808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 930 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 466
	beq[l_1139#]
.434 00AA80480003 common_code
	.%operands 8 1 0 a3 A3 *l$index0 *L00 a4 A4 -- --
	.%line 931 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:778 0
/******/                  newpkts = msix_update_packet_count(pcie_isl, qnum, 0, count);
	alu[a4, a3, -, *l$index0]
.435 00A060000003 common_code
	.%operands 264 1 0 -- -- a3 A3 *l$index0 *L00 -- --
	.%line 931 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:778 0
	alu[*l$index0, --, B, a3]
.436 00FC0C000000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:782 1
/******/                  msix_imod_check_can_send(pcie_isl, qnum, 0, newpkts);
	local_csr_rd[timestamp_low]
.437 00F000000300 common_code
	.%operands 0 1 0 -- 0 -- -- b0 B0 -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:782 0
	immed[b0, 0, <<0]
.438 00BA00300300 common_code
	.%operands 8 1 0 -- 0 b0 B0 b3 B3 -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 0
	alu[b3, 0, OR, b0]
.439 0091D0000600 common_code
	.%operands 264 1 0 -- -- b1 B1 b0 B0 -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 0
	alu_shf[b0, --, B, b1, <<3]
.440 00A0C09000FF common_code
	.%operands 8 1 0 b0 B0 @a127 @A127 a9 A9 -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[a9, b0, +, @a127]
.441 106010008009 common_code
	.%operands 2 1 0 a9 A9 -- 0 -- -- $0 $R0
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 0
	cls[read_be, $0, a9, 0, 1], ctx_swap[s1]
.442 00A000060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a0 A0 -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 0
	alu[a0, --, B, $0]
.443 00B0C08000BF common_code
	.%operands 8 1 0 b0 B0 @a63 @A63 b8 B8 -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b8, b0, +, @a63]
.444 106010002020 common_code
	.%operands 2 1 0 b8 B8 -- 0 -- -- $0 $R0
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 0
	cls[read_be, $0, b8, 0, 1], ctx_swap[s1]
.445 106110002220 common_code
	.%operands 1 1 2 b8 B8 -- 0 -- -- $0 $W0
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 2
	cls[write_be, $0, b8, 0, 1], ctx_swap[s1], defer[2]
.446 00B080060004 common_code
	.%operands 8 1 0 a4 A4 $0 $R0 b0 B0 -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:779 1
	alu[b0, a4, +, $0]
.447 00A018000000 common_code
	.%operands 264 1 0 -- -- b0 B0 $0 $W0 -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:779 0
	alu[$0, --, B, b0]
.448 00A070000000 common_code
	.%operands 264 1 0 -- -- a0 A0 -- -- -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 0
	alu[--, --, B, a0]
.%import_expr common_code 449 <40:40:13,34:22:0> &bp 453 +
.449 00D871408121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 0 453
	bne[l_1133#]
.450 106110008209 common_code
	.%operands 1 1 2 a9 A9 -- 0 -- -- $0 $W0
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 2
	cls[write_be, $0, a9, 0, 1], ctx_swap[s1], defer[2]
.451 00A018000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 $0 $W0 -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:779 1
	alu[$0, --, B, b3]
.452 00A000000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 a0 A0 -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:779 0
	alu[a0, --, B, b3]
.453 00B08012FC02 common_code
	.%operands 8 1 0 a2 A2 @b63 @B63 b1 B1 -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
l_1133#:
	alu[b1, a2, +, @b63]
.454 106010000520 common_code
	.%operands 2 1 1 b1 B1 -- 0 -- -- $0 $R0
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 1
	cls[read_be, $0, b1, 0, 1], ctx_swap[s1], defer[1]
.455 00AAC0000C00 common_code
	.%operands 8 1 0 b3 B3 a0 A0 a0 A0 -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:779 0
	alu[a0, b3, -, a0]
.456 00C403180480 common_code
	.%operands 8 1 0 $0 $R0 -- -- b1 B1 -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 0
	ld_field_w_clr[b1, 0011, $0, <<0], load_cc
.%import_expr common_code 457 <40:40:13,34:22:0> &bp 461 +
.457 00D873508120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 1 461
	beq[l_1135#], defer[1]
.458 008100220100 common_code
	.%operands 264 1 0 -- -- $0 $R0 a2 A2 -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:779 0
	alu_shf[a2, --, B, $0, >>16]
.459 00AAB0000400 common_code
	.%operands 8 1 0 a0 A0 b1 B1 -- -- -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 0
	alu[--, a0, -, b1]
.%import_expr common_code 460 <40:40:13,34:22:0> &bp 464 +
.460 00D874008124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 0 464
	bhs[l_1137#]
.461 00A070000002 common_code
	.%operands 264 1 0 -- -- a2 A2 -- -- -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 0
l_1135#:
	alu[--, --, B, a2]
.%import_expr common_code 462 <40:40:13,34:22:0> &bp 464 +
.462 00D874008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 0 464
	beq[l_1137#]
.463 00AAF0000002 common_code
	.%operands 8 1 0 b0 B0 a2 A2 -- -- -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:779 0
	alu[--, b0, -, a2]
.464 00AA683A0C0A common_code
	.%operands 8 1 0 n$3 N$3 a10 A10 n$3 N$3 -- --
	.%line 933 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/                  msix_tx_pending |= qmask;
l_1137#:
	alu[n$3, n$3, OR, a10]
.465 00AA68202A82 common_code
	.%operands 8 1 0 b10 B10 n$2 N$2 n$2 N$2 -- --
	.%line 933 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[n$2, b10, OR, n$2]
.466 00AA70001805 common_code
	.%operands 8 1 0 b6 B6 a5 A5 -- -- -- --
	.%line 921 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/          while (enabled) {
l_1139#:
	alu[--, b6, OR, a5]
.%import_expr common_code 467 <40:40:13,34:22:0> &bp 403 +
.467 00D864C08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 921 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 403
	bne[l_1053#]
.468 00A0007A0000 common_code
	.%operands 264 1 0 -- -- n$0 N$0 a7 A7 -- --
	.%line 944 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/          pending = msix_rx_pending;
l_1141#:
	alu[a7, --, B, n$0]
.469 00B0005A0400 common_code
	.%operands 264 1 0 -- -- n$1 N$1 b5 B5 -- --
	.%line 944 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b5, --, B, n$1]
.470 00AA70001407 common_code
	.%operands 8 1 0 b5 B5 a7 A7 -- -- -- --
	.%line 945 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/          while (pending) {
	alu[--, b5, OR, a7]
.%import_expr common_code 471 <40:40:13,34:22:0> &bp 713 +
.471 00D8B2408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 945 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 713
	beq[l_1696#]
.472 00A030001400 common_code
	.%operands 264 1 0 -- -- b5 B5 -- -- -- --
	.%line 946 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:783 0
/******/              qnum = ffs64(pending);
l_1143#:
	alu[--, --, B, b5]
.%import_expr common_code 473 <40:40:13,34:22:0> &bp 477 +
.473 00D877508120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 946 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:783 1 477
	beq[l_1152#], defer[1]
.474 00F000000300 common_code
	.%operands 0 1 0 -- 0 -- -- b0 B0 -- --
	.%line 947 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
/******/              qmask = 1ull << qnum;
	immed[b0, 0, <<0]
.%import_expr common_code 475 <40:40:13,34:22:0> &bp 483 +
.475 00D878D08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 946 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:783 1 483
/******/              qnum = ffs64(pending);
	br[l_1159#], defer[1]
.476 00A700501700 common_code
	.%operands 8 1 0 b5 B5 -- -- a5 A5 -- --
	.%line 946 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:784 0
	ffs[a5, b5]
.477 008000080007 common_code
	.%operands 264 1 0 -- -- a7 A7 a0 A0 -- --
	.%line 946 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:783 0
l_1152#:
	alu_shf[a0, --, B, a7, >>0]
.%import_expr common_code 478 <40:40:13,34:22:0> &bp 482 +
.478 00D878808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 946 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:783 0 482
	beq[l_1158#]
.%import_expr common_code 479 <40:40:13,34:22:0> &bp 483 +
.479 00D878E08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 946 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:783 2 483
	br[l_1159#], defer[2]
.480 00A7400C0000 common_code
	.%operands 8 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 946 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:785 1
	ffs[a0, a0]
.481 00A0805C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 a5 A5 -- --
	.%line 946 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:783 0
	alu[a5, a0, +, 32]
.482 00F0800C0005 common_code
	.%operands 0 1 0 -- -1 -- 0 a5 A5 -- --
	.%line 946 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:783 0
l_1158#:
	immed[a5, -1, 0]
.483 00AA006C0005 common_code
	.%operands 8 1 0 a5 A5 -- 0 a6 A6 -- --
	.%line 947 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              qmask = 1ull << qnum;
l_1159#:
	alu[a6, a5, OR, 0]
.%import_expr common_code 484 <40:40:13,34:22:0> &bp 1386 +
.484 00D95AA08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 947 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 2 1386
	br[__shl_64#], defer[2]
.485 00F0000C0400 common_code
	.%operands 0 1 0 -- 1 -- -- a0 A0 -- --
	.%line 947 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 1
	immed[a0, 1, <<0]
.%import_expr common_code 486 <27:20:8,7:0:0> &bp 487 +
.486 00F0001013E7 common_code
	.%operands 0 1 0 -- -- -- -- b4 B4 -- --
	.%line 947 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
	load_addr[b4, l_7909#]
.487 00F4084C0002 common_code
	.%operands 0 1 0 -- 33792 -- -- a2 A2 -- --
	.%line 951 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:786 0
/******/              count = msix_get_rx_queue_cnt(pcie_isl, qnum);
l_7909#:
	immed[a2, 33792, <<16]
.488 009BC0089205 common_code
	.%operands 8 1 0 -- 4 a5 A5 b0 B0 -- --
	.%line 951 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:786 0
	alu_shf[b0, 4, OR, a5, <<4]
.489 00A24000000A common_code
	.%operands 264 1 0 -- -- a10 A10 a0 A0 -- --
	.%line 948 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              pending &= ~qmask;
	alu[a0, --, ~B, a10]
.490 00B200102B00 common_code
	.%operands 264 1 0 -- 0 b10 B10 b1 B1 -- --
	.%line 948 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b1, 0, ~B, b10]
.491 004310000202 common_code
	.%operands 2 1 2 a2 A2 b0 B0 -- -- $0 $R0
	.%line 951 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:786 2
/******/              count = msix_get_rx_queue_cnt(pcie_isl, qnum);
	mem[atomic_read, $0, a2, <<8, b0, 1], ctx_swap[s1], defer[2]
.492 00B440501400 common_code
	.%operands 8 1 0 b5 B5 a0 A0 b5 B5 -- --
	.%line 948 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 1
/******/              pending &= ~qmask;
	alu[b5, b5, AND, a0]
.493 00A400700407 common_code
	.%operands 8 1 0 a7 A7 b1 B1 a7 A7 -- --
	.%line 948 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
	alu[a7, a7, AND, b1]
.494 0081E0280205 common_code
	.%operands 264 1 0 -- -- a5 A5 a2 A2 -- --
	.%line 952 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              newpkts = msix_update_packet_count(pcie_isl, qnum, 1, count);
	alu_shf[a2, --, B, a5, <<2]
.495 00B08002BC02 common_code
	.%operands 8 1 0 a2 A2 @b47 @B47 b0 B0 -- --
	.%line 952 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b0, a2, +, @b47]
.496 00FC06600300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 952 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:787 0
	local_csr_wr[active_lm_addr_0, b0]
.497 00FC0C000000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:792 1
/******/              ret = msix_send_q_irq(pcie_isl, qnum, 1, newpkts);
	local_csr_rd[timestamp_low]
.498 00F0000C0003 common_code
	.%operands 0 1 0 -- 0 -- -- a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:792 0
	immed[a3, 0, <<0]
.499 00BA404C0003 common_code
	.%operands 8 1 0 -- 0 a3 A3 b4 B4 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 0
	alu[b4, 0, OR, a3]
.500 00BA80380180 common_code
	.%operands 8 1 0 $0 $R0 *l$index0 *L00 b3 B3 -- --
	.%line 952 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:787 0
/******/              newpkts = msix_update_packet_count(pcie_isl, qnum, 1, count);
	alu[b3, $0, -, *l$index0]
.501 00A020060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 *l$index0 *L00 -- --
	.%line 952 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:787 0
	alu[*l$index0, --, B, $0]
.502 0091D0080205 common_code
	.%operands 264 1 0 -- -- a5 A5 b0 B0 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 0
/******/              ret = msix_send_q_irq(pcie_isl, qnum, 1, newpkts);
	alu_shf[b0, --, B, a5, <<3]
.503 00B0C08000DF common_code
	.%operands 8 1 0 b0 B0 @a95 @A95 b8 B8 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	alu[b8, b0, +, @a95]
.504 106010002020 common_code
	.%operands 2 1 0 b8 B8 -- 0 -- -- $0 $R0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 0
	cls[read_be, $0, b8, 0, 1], ctx_swap[s1]
.505 00A000460000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a4 A4 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 0
	alu[a4, --, B, $0]
.506 00A0C08000CF common_code
	.%operands 8 1 0 b0 B0 @a79 @A79 a8 A8 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	alu[a8, b0, +, @a79]
.507 106010008008 common_code
	.%operands 2 1 0 a8 A8 -- 0 -- -- $0 $R0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 0
	cls[read_be, $0, a8, 0, 1], ctx_swap[s1]
.508 106110008208 common_code
	.%operands 1 1 2 a8 A8 -- 0 -- -- $0 $W0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 2
	cls[write_be, $0, a8, 0, 1], ctx_swap[s1], defer[2]
.509 00A0C0300D80 common_code
	.%operands 8 1 0 b3 B3 $0 $R0 a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:789 1
	alu[a3, b3, +, $0]
.510 00A058000003 common_code
	.%operands 264 1 0 -- -- a3 A3 $0 $W0 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:789 0
	alu[$0, --, B, a3]
.511 00A070000004 common_code
	.%operands 264 1 0 -- -- a4 A4 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 0
	alu[--, --, B, a4]
.%import_expr common_code 512 <40:40:13,34:22:0> &bp 516 +
.512 00D881008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 0 516
	bne[l_1204#]
.513 106110002220 common_code
	.%operands 1 1 2 b8 B8 -- 0 -- -- $0 $W0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 2
	cls[write_be, $0, b8, 0, 1], ctx_swap[s1], defer[2]
.514 00A018001000 common_code
	.%operands 264 1 0 -- -- b4 B4 $0 $W0 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:789 1
	alu[$0, --, B, b4]
.515 00A000401000 common_code
	.%operands 264 1 0 -- -- b4 B4 a4 A4 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:789 0
	alu[a4, --, B, b4]
.516 00A080233C02 common_code
	.%operands 8 1 0 a2 A2 @b79 @B79 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
l_1204#:
	alu[a2, a2, +, @b79]
.517 106010008002 common_code
	.%operands 2 1 0 a2 A2 -- 0 -- -- $0 $R0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	cls[read_be, $0, a2, 0, 1], ctx_swap[s1]
.518 00C403181880 common_code
	.%operands 8 1 0 $0 $R0 -- -- b6 B6 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 0
	ld_field_w_clr[b6, 0011, $0, <<0], load_cc
.%import_expr common_code 519 <40:40:13,34:22:0> &bp 524 +
.519 00D883208120 common_code
	.%operands 16 1 2 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 2 524
	beq[l_1206#], defer[2]
.520 009100320100 common_code
	.%operands 264 1 0 -- -- $0 $R0 b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:789 1
	alu_shf[b3, --, B, $0, >>16]
.521 00AAC0201004 common_code
	.%operands 8 1 0 b4 B4 a4 A4 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:789 0
	alu[a2, b4, -, a4]
.522 00AAB0001802 common_code
	.%operands 8 1 0 a2 A2 b6 B6 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 0
	alu[--, a2, -, b6]
.%import_expr common_code 523 <40:40:13,34:22:0> &bp 528 +
.523 00D884008124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 0 528
	bhs[l_1208#]
.524 00A030000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 0
l_1206#:
	alu[--, --, B, b3]
.%import_expr common_code 525 <40:40:13,34:22:0> &bp 684 +
.525 00D8AB008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 0 684
	beq[l_1688#]
.526 00AAB0000C03 common_code
	.%operands 8 1 0 a3 A3 b3 B3 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 0
	alu[--, a3, -, b3]
.%import_expr common_code 527 <40:40:13,34:22:0> &bp 684 +
.527 00D8AB008125 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:789 0 684
	blo[l_1688#]
.528 00FC06EC0005 common_code
	.%operands 0 1 0 a5 A5 -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
l_1208#:
	local_csr_wr[active_lm_addr_1, a5]
.529 00A4002C0C05 common_code
	.%operands 8 1 0 a5 A5 -- 3 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	alu[a2, a5, AND, 3]
.530 00AAC02C0C02 common_code
	.%operands 8 1 0 -- 3 a2 A2 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	alu[a2, 3, -, a2]
.531 0081D0280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	alu_shf[a2, --, B, a2, <<3]
.532 00AA300C0002 common_code
	.%operands 8 1 0 a2 A2 -- 0 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 1
	alu[--, a2, OR, 0]
.533 009000316100 common_code
	.%operands 296 1 0 -- -- *l$index1 *L10 b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:788 0
	alu_shf[b3, --, B, *l$index1, >>indirect]
.534 00B4407A140A common_code
	.%operands 8 1 0 n$5 N$5 a10 A10 b7 B7 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	alu[b7, n$5, AND, a10]
.%import_expr common_code 535 <40:40:13,34:22:0> &bp 554 +
.535 00D88A908121 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 1 554
	bne[l_1336#], defer[1]
.536 00C001100C02 common_code
	.%operands 0 1 0 b3 B3 -- -- a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:788 0
	ld_field_w_clr[a2, 0001, b3, <<0]
.537 00F00023FF00 common_code
	.%operands 0 1 0 -- 512 -- -- @b127 @B127 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	immed[@b127, 512, <<0]
.538 00FC0963FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	local_csr_wr[active_lm_addr_2, @b127]
.539 009110380205 common_code
	.%operands 264 1 0 -- -- a5 A5 b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	alu_shf[b3, --, B, a5, <<15]
.540 00AA40300F00 common_code
	.%operands 8 1 0 b3 B3 -- 0 a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 1
	alu[a3, b3, OR, 0]
.541 009DF0300D00 common_code
	.%operands 136 1 0 b3 B3 -- -- b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:788 0
	asr[b3, b3, >>31]
.542 04A080380403 common_code
	.%operands 8 1 0 a3 A3 *l$index2[1] *L21 a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	alu[a3, a3, +, *l$index2[1]]
.543 04B8C0300E00 common_code
	.%operands 24 1 0 b3 B3 *l$index2 *L20 b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	alu[b3, b3, +carry, *l$index2]
.544 009B60408E02 common_code
	.%operands 8 1 0 a2 A2 -- 3 b4 B4 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	alu_shf[b4, a2, OR, 3, <<10]
.545 00A0C0301003 common_code
	.%operands 8 1 0 b4 B4 a3 A3 a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	alu[a3, b4, +, a3]
.546 00B880300F00 common_code
	.%operands 24 1 0 -- 0 b3 B3 b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	alu[b3, 0, +carry, b3]
.547 009080480F03 common_code
	.%operands 8 1 0 b3 B3 a3 A3 b4 B4 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:794 0
	dbl_shf[b4, b3, a3, >>8]
.548 0094803C12FF common_code
	.%operands 8 1 0 b4 B4 -- 255 b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:794 0
	alu_shf[b3, b4, AND, 255, <<24]
.549 045C10040C03 common_code
	.%operands 2 1 0 b3 B3 a3 A3 -- -- $0 $R0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:794 0
	mem[read32_le, $0, b3, <<8, a3, 1], ctx_swap[s1]
.550 00C401120004 common_code
	.%operands 8 1 0 $0 $R0 -- -- a4 A4 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	ld_field_w_clr[a4, 0001, $0, <<0], load_cc
.%import_expr common_code 551 <40:40:13,34:22:0> &bp 684 +
.551 00D8AB008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0 684
	bne[l_1688#]
.552 044210040D03 common_code
	.%operands 1 1 1 b3 B3 a3 A3 -- -- $0 $W0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:796 1
	mem[write8_le, $0, b3, <<8, a3, 1], ctx_swap[s1], defer[1]
.553 00F0000C0580 common_code
	.%operands 0 1 0 -- 1 -- -- $0 $W0 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:788 0
	immed[$0, 1, <<0]
.554 00AAB00D0005 common_code
	.%operands 8 1 0 a5 A5 -- 64 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
l_1336#:
	alu[--, a5, -, 64]
.%import_expr common_code 555 <40:40:13,34:22:0> &bp 592 +
.555 00D894008129 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0 592
	blt[l_1453#]
.556 009BC0988202 common_code
	.%operands 8 1 0 -- 0 a2 A2 b9 B9 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:804 0
	alu_shf[b9, 0, OR, a2, <<4]
.557 000E26002520 common_code
	.%operands 2 4 1 -- 0 b9 B9 -- -- $0 $R0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:804 1
	pcie[read_pci, $0, 0, <<8, b9, 4], ctx_swap[s2], defer[1]
.558 00F0000C0406 common_code
	.%operands 0 1 0 -- 1 -- -- a6 A6 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:804 0
	immed[a6, 1, <<0]
.559 00B000460000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b4 B4 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:804 0
	alu[b4, --, B, $0]
.%import_expr common_code 560 <40:40:13,34:22:0> &bp 656 +
.560 00D0A4348483 common_code
	.%operands 0 1 3 -- -- $3 $R3 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:804 3 656
	br_bset[$3, 0, l_1681#], defer[3]
.561 00A000360400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:804 2
	alu[a3, --, B, $1]
.562 00A000960800 common_code
	.%operands 264 1 0 -- -- $2 $R2 a9 A9 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:804 1
	alu[a9, --, B, $2]
.563 00B000660C00 common_code
	.%operands 264 1 0 -- -- $3 $R3 b6 B6 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:804 0
	alu[b6, --, B, $3]
.564 0081B0201303 common_code
	.%operands 8 1 0 a3 A3 b4 B4 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:805 0
	dbl_shf[a2, a3, b4, >>27]
.565 00F00FF00FFF common_code
	.%operands 0 1 0 -- 65535 -- -- b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:805 0
	immed[b3, 65535, <<0]
.566 00F440000F1F common_code
	.%operands 0 1 0 b3 B3 -- 31 b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:805 0
	immed_w1[b3, 31]
.567 00A400200C02 common_code
	.%operands 8 1 0 a2 A2 b3 B3 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:805 0
	alu[a2, a2, AND, b3]
.568 00AAF0000802 common_code
	.%operands 8 1 0 b2 B2 a2 A2 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:804 0
	alu[--, b2, -, a2]
.%import_expr common_code 569 <40:40:13,34:22:0> &bp 581 +
.569 00D891408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:804 0 581
	beq[l_1384#]
.570 00F000100F80 common_code
	.%operands 0 1 0 -- 384 -- -- b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:806 0
	immed[b3, 384, <<0]
.571 00F440000F03 common_code
	.%operands 0 1 0 b3 B3 -- 3 b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:806 0
	immed_w1[b3, 3]
.572 0081B0401303 common_code
	.%operands 8 1 0 a3 A3 b4 B4 a4 A4 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:806 0
	dbl_shf[a4, a3, b4, >>27]
.573 00F00FF00BFF common_code
	.%operands 0 1 0 -- 65535 -- -- b2 B2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:806 0
	immed[b2, 65535, <<0]
.574 00F440000B1F common_code
	.%operands 0 1 0 b2 B2 -- 31 b2 B2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:806 0
	immed_w1[b2, 31]
.575 00A418000804 common_code
	.%operands 8 1 0 a4 A4 b2 B2 $0 $W0 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:806 0
	alu[$0, a4, AND, b2]
.576 000F20000F20 common_code
	.%operands 1 1 0 -- 0 b3 B3 -- -- $0 $W0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:806 0
	pcie[write_pci, $0, 0, <<8, b3, 1], sig_done[s2]
.577 000E10000F20 common_code
	.%operands 2 1 0 -- 0 b3 B3 -- -- $0 $R0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:806 0
	pcie[read_pci, $0, 0, <<8, b3, 1], sig_done[s1]
.578 00E000200006 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:806 0
	ctx_arb[s1, s2], all, defer[2]
.579 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:804 1
	nop
.580 00B040200002 common_code
	.%operands 264 1 0 -- -- a2 A2 b2 B2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:804 0
	alu[b2, --, B, a2]
.581 00A058100009 common_code
	.%operands 264 1 0 -- -- a9 A9 $1 $W1 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:804 0
l_1384#:
	alu[$1, --, B, a9]
.582 00A4002C1C03 common_code
	.%operands 8 1 0 a3 A3 -- 7 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:807 0
	alu[a2, a3, AND, 7]
.583 008080280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:807 0
	alu_shf[a2, --, B, a2, <<24]
.584 000D20101302 common_code
	.%operands 1 2 0 a2 A2 b4 B4 -- -- $1 $W1
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:807 0
	pcie[write, $1, a2, <<8, b4, 1], sig_done[s2]
.585 00A030001C00 common_code
	.%operands 264 1 0 -- -- b7 B7 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:804 0
	alu[--, --, B, b7]
.%import_expr common_code 586 <40:40:13,34:22:0> &bp 591 +
.586 00D893C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:804 0 591
	beq[l_1449#]
.587 00AA58001B01 common_code
	.%operands 8 1 0 b6 B6 -- 1 $0 $W0 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:804 0
	alu[$0, b6, OR, 1]
.588 00BA4090270C common_code
	.%operands 8 1 0 b9 B9 -- 12 b9 B9 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:804 0
	alu[b9, b9, OR, 12]
.589 000F10002720 common_code
	.%operands 1 1 0 -- 0 b9 B9 -- -- $0 $W0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:804 0
	pcie[write_pci, $0, 0, <<8, b9, 1], sig_done[s1]
.%import_expr common_code 590 <40:40:13,34:22:0> &bp 655 +
.590 00E0A3C40006 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:804 0 655
	ctx_arb[s1, s2], all, br[l_1680#]
.%import_expr common_code 591 <40:40:13,34:22:0> &bp 655 +
.591 00E0A3C40004 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:804 0 655
l_1449#:
	ctx_arb[s2], all, br[l_1680#]
.592 00F00023FF00 common_code
	.%operands 0 1 0 -- 512 -- -- @b127 @B127 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
l_1453#:
	immed[@b127, 512, <<0]
.593 00FC0963FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	local_csr_wr[active_lm_addr_2, @b127]
.594 00F0000C0406 common_code
	.%operands 0 1 0 -- 1 -- -- a6 A6 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	immed[a6, 1, <<0]
.595 008110380205 common_code
	.%operands 264 1 0 -- -- a5 A5 a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	alu_shf[a3, --, B, a5, <<15]
.596 00F002000F00 common_code
	.%operands 0 1 0 -- 8192 -- -- b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	immed[b3, 8192, <<0]
.597 04A080380403 common_code
	.%operands 8 1 0 a3 A3 *l$index2[1] *L21 a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	alu[a3, a3, +, *l$index2[1]]
.598 04A880480300 common_code
	.%operands 24 1 0 -- 0 *l$index2 *L20 a4 A4 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	alu[a4, 0, +carry, *l$index2]
.599 00A080300C03 common_code
	.%operands 8 1 0 a3 A3 b3 B3 a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	alu[a3, a3, +, b3]
.600 00A8804C0004 common_code
	.%operands 24 1 0 a4 A4 -- 0 a4 A4 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	alu[a4, a4, +carry, 0]
.601 0091C0380202 common_code
	.%operands 264 1 0 -- -- a2 A2 b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	alu_shf[b3, --, B, a2, <<4]
.602 00A080300C03 common_code
	.%operands 8 1 0 a3 A3 b3 B3 a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	alu[a3, a3, +, b3]
.603 00B8803C0004 common_code
	.%operands 24 1 0 a4 A4 -- 0 b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	alu[b3, a4, +carry, 0]
.604 008080280F03 common_code
	.%operands 8 1 0 b3 B3 a3 A3 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:799 0
	dbl_shf[a2, b3, a3, >>8]
.605 00948047FE02 common_code
	.%operands 8 1 0 a2 A2 -- 255 b4 B4 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:799 0
	alu_shf[b4, a2, AND, 255, <<24]
.606 0081C207E200 common_code
	.%operands 264 1 0 -- -- -- 248 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:799 1
	alu_shf[--, --, B, 248, <<4]
.607 06431E041003 common_code
	.%operands 6 1 0 b4 B4 a3 A3 -- -- $0 $R0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:799 0
	mem[read8, $0, b4, <<8, a3, 16], ctx_swap[s1], indirect_ref
.608 00B000460000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b4 B4 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	alu[b4, --, B, $0]
.%import_expr common_code 609 <40:40:13,34:22:0> &bp 656 +
.609 00D0A4348483 common_code
	.%operands 0 1 3 -- -- $3 $R3 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 3 656
	br_bset[$3, 0, l_1681#], defer[3]
.610 00A000460400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a4 A4 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:797 2
	alu[a4, --, B, $1]
.611 00A000A60800 common_code
	.%operands 264 1 0 -- -- $2 $R2 a10 A10 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:797 1
	alu[a10, --, B, $2]
.612 00B000960C00 common_code
	.%operands 264 1 0 -- -- $3 $R3 b9 B9 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:797 0
	alu[b9, --, B, $3]
.613 00A0806D0005 common_code
	.%operands 8 1 0 a5 A5 -- 64 a6 A6 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
	alu[a6, a5, +, 64]
.614 0081B0201304 common_code
	.%operands 8 1 0 a4 A4 b4 B4 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:800 0
	dbl_shf[a2, a4, b4, >>27]
.615 00F00FF01BFF common_code
	.%operands 0 1 0 -- 65535 -- -- b6 B6 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:800 0
	immed[b6, 65535, <<0]
.616 00F440001B1F common_code
	.%operands 0 1 0 b6 B6 -- 31 b6 B6 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:800 0
	immed_w1[b6, 31]
.617 00A400201802 common_code
	.%operands 8 1 0 a2 A2 b6 B6 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:800 0
	alu[a2, a2, AND, b6]
.618 008A30208602 common_code
	.%operands 8 1 0 a2 A2 -- 1 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:800 0
	alu_shf[a2, a2, OR, 1, <<29]
.619 00C001181806 common_code
	.%operands 0 1 0 a6 A6 -- -- b6 B6 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:800 0
	ld_field_w_clr[b6, 0001, a6, <<0]
.620 008AB0201A02 common_code
	.%operands 8 1 0 a2 A2 b6 B6 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:800 0
	alu_shf[a2, a2, OR, b6, <<21]
.621 00AAF0000802 common_code
	.%operands 8 1 0 b2 B2 a2 A2 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	alu[--, b2, -, a2]
.%import_expr common_code 622 <40:40:13,34:22:0> &bp 641 +
.622 00D8A0408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0 641
	beq[l_1557#]
.623 00B000202C00 common_code
	.%operands 264 1 0 -- -- b11 B11 b2 B2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	alu[b2, --, B, b11]
.624 00C088080A06 common_code
	.%operands 0 1 0 b2 B2 a6 A6 b2 B2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	ld_field[b2, 1000, a6, <<24]
.625 00B000B00800 common_code
	.%operands 264 1 0 -- -- b2 B2 b11 B11 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	alu[b11, --, B, b2]
.626 00F000102B80 common_code
	.%operands 0 1 0 -- 384 -- -- b10 B10 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:801 0
	immed[b10, 384, <<0]
.627 00F440002B03 common_code
	.%operands 0 1 0 b10 B10 -- 3 b10 B10 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:801 0
	immed_w1[b10, 3]
.628 0081B0601304 common_code
	.%operands 8 1 0 a4 A4 b4 B4 a6 A6 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:801 0
	dbl_shf[a6, a4, b4, >>27]
.629 00F00FF01BFF common_code
	.%operands 0 1 0 -- 65535 -- -- b6 B6 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:801 0
	immed[b6, 65535, <<0]
.630 00F440001B1F common_code
	.%operands 0 1 0 b6 B6 -- 31 b6 B6 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:801 0
	immed_w1[b6, 31]
.631 00A400601806 common_code
	.%operands 8 1 0 a6 A6 b6 B6 a6 A6 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:801 0
	alu[a6, a6, AND, b6]
.632 008A30608606 common_code
	.%operands 8 1 0 a6 A6 -- 1 a6 A6 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:801 0
	alu_shf[a6, a6, OR, 1, <<29]
.633 008180900900 common_code
	.%operands 264 1 0 -- -- b2 B2 a9 A9 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:801 0
	alu_shf[a9, --, B, b2, >>24]
.634 00C001180809 common_code
	.%operands 0 1 0 a9 A9 -- -- b2 B2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:801 0
	ld_field_w_clr[b2, 0001, a9, <<0]
.635 008AB8000A06 common_code
	.%operands 8 1 0 a6 A6 b2 B2 $0 $W0 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:801 0
	alu_shf[$0, a6, OR, b2, <<21]
.636 000F20002B20 common_code
	.%operands 1 1 0 -- 0 b10 B10 -- -- $0 $W0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:801 0
	pcie[write_pci, $0, 0, <<8, b10, 1], sig_done[s2]
.637 000E10002B20 common_code
	.%operands 2 1 0 -- 0 b10 B10 -- -- $0 $R0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:801 0
	pcie[read_pci, $0, 0, <<8, b10, 1], sig_done[s1]
.638 00E000200006 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:801 0
	ctx_arb[s1, s2], all, defer[2]
.639 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 1
	nop
.640 00B040200002 common_code
	.%operands 264 1 0 -- -- a2 A2 b2 B2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:797 0
	alu[b2, --, B, a2]
.641 00A05810000A common_code
	.%operands 264 1 0 -- -- a10 A10 $1 $W1 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
l_1557#:
	alu[$1, --, B, a10]
.642 00A4002C1C04 common_code
	.%operands 8 1 0 a4 A4 -- 7 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:802 0
	alu[a2, a4, AND, 7]
.643 008080280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:802 0
	alu_shf[a2, --, B, a2, <<24]
.644 000D20101302 common_code
	.%operands 1 2 0 a2 A2 b4 B4 -- -- $1 $W1
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:802 0
	pcie[write, $1, a2, <<8, b4, 1], sig_done[s2]
.645 00A030001C00 common_code
	.%operands 264 1 0 -- -- b7 B7 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	alu[--, --, B, b7]
.%import_expr common_code 646 <40:40:13,34:22:0> &bp 654 +
.646 00D8A3808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0 654
	beq[l_1679#]
.647 00AA58002701 common_code
	.%operands 8 1 0 b9 B9 -- 1 $0 $W0 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	alu[$0, b9, OR, 1]
.648 00A0803C3003 common_code
	.%operands 8 1 0 a3 A3 -- 12 a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	alu[a3, a3, +, 12]
.649 00B8C0300F00 common_code
	.%operands 24 1 0 b3 B3 -- 0 b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
	alu[b3, b3, +carry, 0]
.650 008080280F03 common_code
	.%operands 8 1 0 b3 B3 a3 A3 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:803 0
	dbl_shf[a2, b3, a3, >>8]
.651 00948037FE02 common_code
	.%operands 8 1 0 a2 A2 -- 255 b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:803 0
	alu_shf[b3, a2, AND, 255, <<24]
.652 044216000F03 common_code
	.%operands 1 1 0 b3 B3 a3 A3 -- -- $0 $W0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:803 0
	mem[write8, $0, b3, <<8, a3, 4], sig_done[s1]
.%import_expr common_code 653 <40:40:13,34:22:0> &bp 655 +
.653 00E0A3C40006 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0 655
	ctx_arb[s1, s2], all, br[l_1680#]
.654 00E000000004 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
l_1679#:
	ctx_arb[s2], all
.655 00F0000C0006 common_code
	.%operands 0 1 0 -- 0 -- -- a6 A6 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:797 0
l_1680#:
	immed[a6, 0, <<0]
.656 00A070000006 common_code
	.%operands 264 1 0 -- -- a6 A6 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
l_1681#:
	alu[--, --, B, a6]
.%import_expr common_code 657 <40:40:13,34:22:0> &bp 685 +
.657 00D8AB408121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0 685
	bne[l_1690#]
.658 106110002220 common_code
	.%operands 1 1 2 b8 B8 -- 0 -- -- $0 $W0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 2
	cls[write_be, $0, b8, 0, 1], ctx_swap[s1], defer[2]
.659 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:808 1
	immed[$0, 0, <<0]
.660 00A4002C0C05 common_code
	.%operands 8 1 0 a5 A5 -- 3 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:808 0
	alu[a2, a5, AND, 3]
.661 106110008208 common_code
	.%operands 1 1 2 a8 A8 -- 0 -- -- $0 $W0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 2
	cls[write_be, $0, a8, 0, 1], ctx_swap[s1], defer[2]
.662 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:788 1
	immed[$0, 0, <<0]
.663 00AAC02C0C02 common_code
	.%operands 8 1 0 -- 3 a2 A2 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:808 0
	alu[a2, 3, -, a2]
.664 00FC096C0005 common_code
	.%operands 0 1 0 a5 A5 -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 0
	local_csr_wr[active_lm_addr_2, a5]
.665 00A080337C05 common_code
	.%operands 8 1 0 a5 A5 @b95 @B95 a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 0
	alu[a3, a5, +, @b95]
.666 00FC09EC0003 common_code
	.%operands 0 1 0 a3 A3 -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 0
	local_csr_wr[active_lm_addr_3, a3]
.667 0081D0280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 0
	alu_shf[a2, --, B, a2, <<3]
.668 00AA300C0002 common_code
	.%operands 8 1 0 a2 A2 -- 0 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 1
	alu[--, a2, OR, 0]
.669 049000314100 common_code
	.%operands 296 1 0 -- -- *l$index2 *L20 b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:808 0
	alu_shf[b3, --, B, *l$index2, >>indirect]
.670 00C001100C02 common_code
	.%operands 0 1 0 b3 B3 -- -- a2 A2 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 0
	ld_field_w_clr[a2, 0001, b3, <<0]
.671 00A4003C0C03 common_code
	.%operands 8 1 0 a3 A3 -- 3 a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 0
	alu[a3, a3, AND, 3]
.672 00AAC03C0C03 common_code
	.%operands 8 1 0 -- 3 a3 A3 a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 0
	alu[a3, 3, -, a3]
.673 0081D0380203 common_code
	.%operands 264 1 0 -- -- a3 A3 a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 0
	alu_shf[a3, --, B, a3, <<3]
.674 00AA300C0003 common_code
	.%operands 8 1 0 a3 A3 -- 0 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 1
	alu[--, a3, OR, 0]
.675 048000316100 common_code
	.%operands 296 1 0 -- -- *l$index3 *L30 a3 A3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:808 0
	alu_shf[a3, --, B, *l$index3, >>indirect]
.676 00C001180C03 common_code
	.%operands 0 1 0 a3 A3 -- -- b3 B3 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 0
	ld_field_w_clr[b3, 0001, a3, <<0]
.677 00AAB0000C02 common_code
	.%operands 8 1 0 a2 A2 b3 B3 -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 0
	alu[--, a2, -, b3]
.%import_expr common_code 678 <40:40:13,34:22:0> &bp 685 +
.678 00D8AB408121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 0 685
	bne[l_1690#]
.679 00B0C00000FF common_code
	.%operands 8 1 0 b0 B0 @a127 @A127 b0 B0 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 0
	alu[b0, b0, +, @a127]
.680 106112000220 common_code
	.%operands 1 2 2 b0 B0 -- 0 -- -- $0 $W0
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 2
	cls[write_be, $0, b0, 0, 2], ctx_swap[s1], defer[2]
.681 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:808 1
	immed[$0, 0, <<0]
.682 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:808 0
	immed[$1, 0, <<0]
.%import_expr common_code 683 <40:40:13,34:22:0> &bp 685 +
.683 00D8AB408038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:808 0 685
	br[l_1690#]
.684 00F0000C0406 common_code
	.%operands 0 1 0 -- 1 -- -- a6 A6 -- --
	.%line 955 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:788 0
l_1688#:
	immed[a6, 1, <<0]
.685 00A070000006 common_code
	.%operands 264 1 0 -- -- a6 A6 -- -- -- --
	.%line 956 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              if (!ret) {
l_1690#:
	alu[--, --, B, a6]
.%import_expr common_code 686 <40:40:13,34:22:0> &bp 708 +
.686 00D8B1008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 956 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 708
	bne[l_1694#]
.687 00FC06EC0005 common_code
	.%operands 0 1 0 a5 A5 -- -- -- -- -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/                  if (msix_rx_entries[pcie_isl][qnum] ==
	local_csr_wr[active_lm_addr_1, a5]
.688 00B4000C0C05 common_code
	.%operands 8 1 0 a5 A5 -- 3 b0 B0 -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b0, a5, AND, 3]
.689 00BA80000303 common_code
	.%operands 8 1 0 -- 3 b0 B0 b0 B0 -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b0, 3, -, b0]
.690 0091D0000200 common_code
	.%operands 264 1 0 -- -- b0 B0 b0 B0 -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu_shf[b0, --, B, b0, <<3]
.691 00AA70000300 common_code
	.%operands 8 1 0 b0 B0 -- 0 -- -- -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 1
	alu[--, b0, OR, 0]
.692 008000216100 common_code
	.%operands 296 1 0 -- -- *l$index1 *L10 a2 A2 -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
	alu_shf[a2, --, B, *l$index1, >>indirect]
.693 00B080037C05 common_code
	.%operands 8 1 0 a5 A5 @b95 @B95 b0 B0 -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b0, a5, +, @b95]
.694 00FC09600300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	local_csr_wr[active_lm_addr_2, b0]
.695 00A4681A0400 common_code
	.%operands 8 1 0 n$1 N$1 a0 A0 n$1 N$1 -- --
	.%line 957 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/                  msix_rx_pending &= ~qmask;
	alu[n$1, n$1, AND, a0]
.696 00A428000680 common_code
	.%operands 8 1 0 n$0 N$0 b1 B1 n$0 N$0 -- --
	.%line 957 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[n$0, n$0, AND, b1]
.697 00C001180C02 common_code
	.%operands 0 1 0 a2 A2 -- -- b3 B3 -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/                  if (msix_rx_entries[pcie_isl][qnum] ==
	ld_field_w_clr[b3, 0001, a2, <<0]
.698 00B440000303 common_code
	.%operands 8 1 0 b0 B0 -- 3 b0 B0 -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b0, b0, AND, 3]
.699 00BA80000303 common_code
	.%operands 8 1 0 -- 3 b0 B0 b0 B0 -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b0, 3, -, b0]
.700 0091D0000200 common_code
	.%operands 264 1 0 -- -- b0 B0 b0 B0 -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu_shf[b0, --, B, b0, <<3]
.701 00AA70000300 common_code
	.%operands 8 1 0 b0 B0 -- 0 -- -- -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 1
	alu[--, b0, OR, 0]
.702 049000014100 common_code
	.%operands 296 1 0 -- -- *l$index2 *L20 b0 B0 -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
	alu_shf[b0, --, B, *l$index2, >>indirect]
.703 00C001100002 common_code
	.%operands 0 1 0 b0 B0 -- -- a2 A2 -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	ld_field_w_clr[a2, 0001, b0, <<0]
.704 00AAF0000C02 common_code
	.%operands 8 1 0 b3 B3 a2 A2 -- -- -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[--, b3, -, a2]
.%import_expr common_code 705 <40:40:13,34:22:0> &bp 708 +
.705 00D8B1008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 958 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 708
	bne[l_1694#]
.706 00A4683A0C00 common_code
	.%operands 8 1 0 n$3 N$3 a0 A0 n$3 N$3 -- --
	.%line 960 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/                      msix_tx_pending &= ~qmask;
	alu[n$3, n$3, AND, a0]
.707 00A428200682 common_code
	.%operands 8 1 0 n$2 N$2 b1 B1 n$2 N$2 -- --
	.%line 960 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[n$2, n$2, AND, b1]
.708 00AA70001407 common_code
	.%operands 8 1 0 b5 B5 a7 A7 -- -- -- --
	.%line 945 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/          while (pending) {
l_1694#:
	alu[--, b5, OR, a7]
.%import_expr common_code 709 <40:40:13,34:22:0> &bp 472 +
.709 00D876008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 945 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 472
	bne[l_1143#]
.710 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 945 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	nop
.711 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 945 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	nop
.712 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 945 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	nop
.713 00A0007A0800 common_code
	.%operands 264 1 0 -- -- n$2 N$2 a7 A7 -- --
	.%line 964 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/          pending = msix_tx_pending;
l_1696#:
	alu[a7, --, B, n$2]
.714 00B0005A0C00 common_code
	.%operands 264 1 0 -- -- n$3 N$3 b5 B5 -- --
	.%line 964 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b5, --, B, n$3]
.715 00AA70001407 common_code
	.%operands 8 1 0 b5 B5 a7 A7 -- -- -- --
	.%line 965 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/          while (pending) {
	alu[--, b5, OR, a7]
.%import_expr common_code 716 <40:40:13,34:22:0> &bp 957 +
.716 00D8EF408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 965 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 957
	beq[l_2277#]
.717 00A030001400 common_code
	.%operands 264 1 0 -- -- b5 B5 -- -- -- --
	.%line 966 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:809 0
/******/              qnum = ffs64(pending);
l_1698#:
	alu[--, --, B, b5]
.%import_expr common_code 718 <40:40:13,34:22:0> &bp 722 +
.718 00D8B4908120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 966 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:809 1 722
	beq[l_1707#], defer[1]
.719 00F000000300 common_code
	.%operands 0 1 0 -- 0 -- -- b0 B0 -- --
	.%line 967 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
/******/              qmask = 1ull << qnum;
	immed[b0, 0, <<0]
.%import_expr common_code 720 <40:40:13,34:22:0> &bp 728 +
.720 00D8B6108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 966 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:809 1 728
/******/              qnum = ffs64(pending);
	br[l_1714#], defer[1]
.721 00B700301700 common_code
	.%operands 8 1 0 b5 B5 -- -- b3 B3 -- --
	.%line 966 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:810 0
	ffs[b3, b5]
.722 008000080007 common_code
	.%operands 264 1 0 -- -- a7 A7 a0 A0 -- --
	.%line 966 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:809 0
l_1707#:
	alu_shf[a0, --, B, a7, >>0]
.%import_expr common_code 723 <40:40:13,34:22:0> &bp 727 +
.723 00D8B5C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 966 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:809 0 727
	beq[l_1713#]
.%import_expr common_code 724 <40:40:13,34:22:0> &bp 728 +
.724 00D8B6208038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 966 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:809 2 728
	br[l_1714#], defer[2]
.725 00A7400C0000 common_code
	.%operands 8 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 966 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:811 1
	ffs[a0, a0]
.726 00B0803C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 b3 B3 -- --
	.%line 966 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:809 0
	alu[b3, a0, +, 32]
.727 00F080000F00 common_code
	.%operands 0 1 0 -- -1 -- 0 b3 B3 -- --
	.%line 966 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:809 0
l_1713#:
	immed[b3, -1, 0]
.728 00AA40600F00 common_code
	.%operands 8 1 0 b3 B3 -- 0 a6 A6 -- --
	.%line 967 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              qmask = 1ull << qnum;
l_1714#:
	alu[a6, b3, OR, 0]
.%import_expr common_code 729 <40:40:13,34:22:0> &bp 1386 +
.729 00D95AA08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 967 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 2 1386
	br[__shl_64#], defer[2]
.730 00F0000C0400 common_code
	.%operands 0 1 0 -- 1 -- -- a0 A0 -- --
	.%line 967 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 1
	immed[a0, 1, <<0]
.%import_expr common_code 731 <27:20:8,7:0:0> &bp 732 +
.731 00F0002013DC common_code
	.%operands 0 1 0 -- -- -- -- b4 B4 -- --
	.%line 967 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
	load_addr[b4, l_7910#]
.732 008BE0200E21 common_code
	.%operands 8 1 0 -- 1 b3 B3 a2 A2 -- --
	.%line 971 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              count = qc_read(pcie_isl, NFD_NATQ2QC(qnum, NFD_IN_TX_QUEUE),
l_7910#:
	alu_shf[a2, 1, OR, b3, <<2]
.733 00B080037C02 common_code
	.%operands 8 1 0 a2 A2 @b95 @B95 b0 B0 -- --
	.%line 971 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:813 0
	alu[b0, a2, +, @b95]
.734 009B50000228 common_code
	.%operands 8 1 0 -- 8 b0 B0 b0 B0 -- --
	.%line 971 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:813 0
	alu_shf[b0, 8, OR, b0, <<11]
.735 0081E0200E00 common_code
	.%operands 264 1 0 -- -- b3 B3 a2 A2 -- --
	.%line 975 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              newpkts = msix_update_packet_count(pcie_isl, qnum, 0, count);
	alu_shf[a2, --, B, b3, <<2]
.736 00A24000000A common_code
	.%operands 264 1 0 -- -- a10 A10 a0 A0 -- --
	.%line 968 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              pending &= ~qmask;
	alu[a0, --, ~B, a10]
.737 00B200102B00 common_code
	.%operands 264 1 0 -- 0 b10 B10 b1 B1 -- --
	.%line 968 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b1, 0, ~B, b10]
.738 000E10000220 common_code
	.%operands 2 1 2 -- 0 b0 B0 -- -- $0 $R0
	.%line 971 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:813 2
/******/              count = qc_read(pcie_isl, NFD_NATQ2QC(qnum, NFD_IN_TX_QUEUE),
	pcie[read_pci, $0, 0, <<8, b0, 1], ctx_swap[s1], defer[2]
.739 00B440501400 common_code
	.%operands 8 1 0 b5 B5 a0 A0 b5 B5 -- --
	.%line 968 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 1
/******/              pending &= ~qmask;
	alu[b5, b5, AND, a0]
.740 00A400700407 common_code
	.%operands 8 1 0 a7 A7 b1 B1 a7 A7 -- --
	.%line 968 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
	alu[a7, a7, AND, b1]
.741 00B080027C02 common_code
	.%operands 8 1 0 a2 A2 @b31 @B31 b0 B0 -- --
	.%line 975 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              newpkts = msix_update_packet_count(pcie_isl, qnum, 0, count);
	alu[b0, a2, +, @b31]
.742 00FC06600300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 975 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:814 0
	local_csr_wr[active_lm_addr_0, b0]
.743 00A400337980 common_code
	.%operands 8 1 0 $0 $R0 @b94 @B94 a3 A3 -- --
	.%line 973 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              count = NFP_QC_STS_LO_READPTR_of(count);
	alu[a3, $0, AND, @b94]
.744 0091D0000E00 common_code
	.%operands 264 1 0 -- -- b3 B3 b0 B0 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 0
/******/              ret = msix_send_q_irq(pcie_isl, qnum, 0, newpkts);
	alu_shf[b0, --, B, b3, <<3]
.745 00A0C09000FF common_code
	.%operands 8 1 0 b0 B0 @a127 @A127 a9 A9 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	alu[a9, b0, +, @a127]
.746 00BA80480003 common_code
	.%operands 8 1 0 a3 A3 *l$index0 *L00 b4 B4 -- --
	.%line 975 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:814 0
/******/              newpkts = msix_update_packet_count(pcie_isl, qnum, 0, count);
	alu[b4, a3, -, *l$index0]
.747 00A060000003 common_code
	.%operands 264 1 0 -- -- a3 A3 *l$index0 *L00 -- --
	.%line 975 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:814 0
	alu[*l$index0, --, B, a3]
.748 00FC0C000000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:819 1
/******/              ret = msix_send_q_irq(pcie_isl, qnum, 0, newpkts);
	local_csr_rd[timestamp_low]
.749 00F0000C0003 common_code
	.%operands 0 1 0 -- 0 -- -- a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:819 0
	immed[a3, 0, <<0]
.750 00BA406C0003 common_code
	.%operands 8 1 0 -- 0 a3 A3 b6 B6 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 0
	alu[b6, 0, OR, a3]
.751 106010008009 common_code
	.%operands 2 1 0 a9 A9 -- 0 -- -- $0 $R0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 0
	cls[read_be, $0, a9, 0, 1], ctx_swap[s1]
.752 00A000460000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a4 A4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 0
	alu[a4, --, B, $0]
.753 00B0C08000BF common_code
	.%operands 8 1 0 b0 B0 @a63 @A63 b8 B8 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	alu[b8, b0, +, @a63]
.754 106010002020 common_code
	.%operands 2 1 0 b8 B8 -- 0 -- -- $0 $R0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 0
	cls[read_be, $0, b8, 0, 1], ctx_swap[s1]
.755 106110002220 common_code
	.%operands 1 1 2 b8 B8 -- 0 -- -- $0 $W0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 2
	cls[write_be, $0, b8, 0, 1], ctx_swap[s1], defer[2]
.756 00A0C0301180 common_code
	.%operands 8 1 0 b4 B4 $0 $R0 a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:816 1
	alu[a3, b4, +, $0]
.757 00A058000003 common_code
	.%operands 264 1 0 -- -- a3 A3 $0 $W0 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:816 0
	alu[$0, --, B, a3]
.758 00A070000004 common_code
	.%operands 264 1 0 -- -- a4 A4 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 0
	alu[--, --, B, a4]
.%import_expr common_code 759 <40:40:13,34:22:0> &bp 763 +
.759 00D8BEC08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 0 763
	bne[l_1785#]
.760 106110008209 common_code
	.%operands 1 1 2 a9 A9 -- 0 -- -- $0 $W0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 2
	cls[write_be, $0, a9, 0, 1], ctx_swap[s1], defer[2]
.761 00A018001800 common_code
	.%operands 264 1 0 -- -- b6 B6 $0 $W0 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:816 1
	alu[$0, --, B, b6]
.762 00A000401800 common_code
	.%operands 264 1 0 -- -- b6 B6 a4 A4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:816 0
	alu[a4, --, B, b6]
.763 00A08022FC02 common_code
	.%operands 8 1 0 a2 A2 @b63 @B63 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
l_1785#:
	alu[a2, a2, +, @b63]
.764 106010008002 common_code
	.%operands 2 1 0 a2 A2 -- 0 -- -- $0 $R0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	cls[read_be, $0, a2, 0, 1], ctx_swap[s1]
.765 00C403181C80 common_code
	.%operands 8 1 0 $0 $R0 -- -- b7 B7 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 0
	ld_field_w_clr[b7, 0011, $0, <<0], load_cc
.%import_expr common_code 766 <40:40:13,34:22:0> &bp 771 +
.766 00D8C0E08120 common_code
	.%operands 16 1 2 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 2 771
	beq[l_1787#], defer[2]
.767 009100420100 common_code
	.%operands 264 1 0 -- -- $0 $R0 b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:816 1
	alu_shf[b4, --, B, $0, >>16]
.768 00AAC0201804 common_code
	.%operands 8 1 0 b6 B6 a4 A4 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:816 0
	alu[a2, b6, -, a4]
.769 00AAB0001C02 common_code
	.%operands 8 1 0 a2 A2 b7 B7 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 0
	alu[--, a2, -, b7]
.%import_expr common_code 770 <40:40:13,34:22:0> &bp 775 +
.770 00D8C1C08124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 0 775
	bhs[l_1789#]
.771 00A030001000 common_code
	.%operands 264 1 0 -- -- b4 B4 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 0
l_1787#:
	alu[--, --, B, b4]
.%import_expr common_code 772 <40:40:13,34:22:0> &bp 931 +
.772 00D8E8C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 0 931
	beq[l_2269#]
.773 00AAB0001003 common_code
	.%operands 8 1 0 a3 A3 b4 B4 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 0
	alu[--, a3, -, b4]
.%import_expr common_code 774 <40:40:13,34:22:0> &bp 931 +
.774 00D8E8C08125 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:816 0 931
	blo[l_2269#]
.775 00B0C0900CEF common_code
	.%operands 8 1 0 b3 B3 @a111 @A111 b9 B9 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
l_1789#:
	alu[b9, b3, +, @a111]
.776 00FC06E02700 common_code
	.%operands 0 1 0 b9 B9 -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	local_csr_wr[active_lm_addr_1, b9]
.777 00A440202703 common_code
	.%operands 8 1 0 b9 B9 -- 3 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	alu[a2, b9, AND, 3]
.778 00AAC02C0C02 common_code
	.%operands 8 1 0 -- 3 a2 A2 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	alu[a2, 3, -, a2]
.779 0081D0280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	alu_shf[a2, --, B, a2, <<3]
.780 00AA300C0002 common_code
	.%operands 8 1 0 a2 A2 -- 0 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 1
	alu[--, a2, OR, 0]
.781 008000216100 common_code
	.%operands 296 1 0 -- -- *l$index1 *L10 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:815 0
	alu_shf[a2, --, B, *l$index1, >>indirect]
.782 00A4406A140A common_code
	.%operands 8 1 0 n$5 N$5 a10 A10 a6 A6 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	alu[a6, n$5, AND, a10]
.%import_expr common_code 783 <40:40:13,34:22:0> &bp 802 +
.783 00D8C8908121 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 1 802
	bne[l_1917#], defer[1]
.784 00C001181802 common_code
	.%operands 0 1 0 a2 A2 -- -- b6 B6 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:815 0
	ld_field_w_clr[b6, 0001, a2, <<0]
.785 00F00023FF00 common_code
	.%operands 0 1 0 -- 512 -- -- @b127 @B127 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	immed[@b127, 512, <<0]
.786 00FC0963FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	local_csr_wr[active_lm_addr_2, @b127]
.787 008110300E00 common_code
	.%operands 264 1 0 -- -- b3 B3 a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	alu_shf[a3, --, B, b3, <<15]
.788 00AA002C0003 common_code
	.%operands 8 1 0 a3 A3 -- 0 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 1
	alu[a2, a3, OR, 0]
.789 008DF0380103 common_code
	.%operands 136 1 0 a3 A3 -- -- a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:815 0
	asr[a3, a3, >>31]
.790 04A080280402 common_code
	.%operands 8 1 0 a2 A2 *l$index2[1] *L21 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	alu[a2, a2, +, *l$index2[1]]
.791 04B880480003 common_code
	.%operands 24 1 0 a3 A3 *l$index2 *L20 b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	alu[b4, a3, +carry, *l$index2]
.792 009B60781A23 common_code
	.%operands 8 1 0 b6 B6 -- 3 b7 B7 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	alu_shf[b7, b6, OR, 3, <<10]
.793 00A0C0201C02 common_code
	.%operands 8 1 0 b7 B7 a2 A2 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	alu[a2, b7, +, a2]
.794 00B880401300 common_code
	.%operands 24 1 0 -- 0 b4 B4 b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	alu[b4, 0, +carry, b4]
.795 009080781302 common_code
	.%operands 8 1 0 b4 B4 a2 A2 b7 B7 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:821 0
	dbl_shf[b7, b4, a2, >>8]
.796 0094804C1EFF common_code
	.%operands 8 1 0 b7 B7 -- 255 b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:821 0
	alu_shf[b4, b7, AND, 255, <<24]
.797 045C10041002 common_code
	.%operands 2 1 0 b4 B4 a2 A2 -- -- $0 $R0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:821 0
	mem[read32_le, $0, b4, <<8, a2, 1], ctx_swap[s1]
.798 00C401120003 common_code
	.%operands 8 1 0 $0 $R0 -- -- a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	ld_field_w_clr[a3, 0001, $0, <<0], load_cc
.%import_expr common_code 799 <40:40:13,34:22:0> &bp 931 +
.799 00D8E8C08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0 931
	bne[l_2269#]
.800 044210041102 common_code
	.%operands 1 1 1 b4 B4 a2 A2 -- -- $0 $W0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:823 1
	mem[write8_le, $0, b4, <<8, a2, 1], ctx_swap[s1], defer[1]
.801 00F0000C0580 common_code
	.%operands 0 1 0 -- 1 -- -- $0 $W0 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:815 0
	immed[$0, 1, <<0]
.802 00AAF0000F40 common_code
	.%operands 8 1 0 b3 B3 -- 64 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
l_1917#:
	alu[--, b3, -, 64]
.%import_expr common_code 803 <40:40:13,34:22:0> &bp 840 +
.803 00D8D2008129 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0 840
	blt[l_2034#]
.804 008BC0A01A20 common_code
	.%operands 8 1 0 -- 0 b6 B6 a10 A10 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:831 0
	alu_shf[a10, 0, OR, b6, <<4]
.805 040E2600810A common_code
	.%operands 2 4 1 -- 0 a10 A10 -- -- $0 $R0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:831 1
	pcie[read_pci, $0, 0, <<8, a10, 4], ctx_swap[s2], defer[1]
.806 00F0000C0408 common_code
	.%operands 0 1 0 -- 1 -- -- a8 A8 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:831 0
	immed[a8, 1, <<0]
.807 00B000660000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b6 B6 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:831 0
	alu[b6, --, B, $0]
.%import_expr common_code 808 <40:40:13,34:22:0> &bp 904 +
.808 00D0E2348483 common_code
	.%operands 0 1 3 -- -- $3 $R3 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:831 3 904
	br_bset[$3, 0, l_2262#], defer[3]
.809 00A000360400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:831 2
	alu[a3, --, B, $1]
.810 00B000760800 common_code
	.%operands 264 1 0 -- -- $2 $R2 b7 B7 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:831 1
	alu[b7, --, B, $2]
.811 00A000560C00 common_code
	.%operands 264 1 0 -- -- $3 $R3 a5 A5 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:831 0
	alu[a5, --, B, $3]
.812 0081B0201B03 common_code
	.%operands 8 1 0 a3 A3 b6 B6 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:832 0
	dbl_shf[a2, a3, b6, >>27]
.813 00F00FF013FF common_code
	.%operands 0 1 0 -- 65535 -- -- b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:832 0
	immed[b4, 65535, <<0]
.814 00F44000131F common_code
	.%operands 0 1 0 b4 B4 -- 31 b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:832 0
	immed_w1[b4, 31]
.815 00A400201002 common_code
	.%operands 8 1 0 a2 A2 b4 B4 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:832 0
	alu[a2, a2, AND, b4]
.816 00AAF0000802 common_code
	.%operands 8 1 0 b2 B2 a2 A2 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:831 0
	alu[--, b2, -, a2]
.%import_expr common_code 817 <40:40:13,34:22:0> &bp 829 +
.817 00D8CF408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:831 0 829
	beq[l_1965#]
.818 00F000101380 common_code
	.%operands 0 1 0 -- 384 -- -- b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:833 0
	immed[b4, 384, <<0]
.819 00F440001303 common_code
	.%operands 0 1 0 b4 B4 -- 3 b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:833 0
	immed_w1[b4, 3]
.820 0081B0401B03 common_code
	.%operands 8 1 0 a3 A3 b6 B6 a4 A4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:833 0
	dbl_shf[a4, a3, b6, >>27]
.821 00F00FF00BFF common_code
	.%operands 0 1 0 -- 65535 -- -- b2 B2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:833 0
	immed[b2, 65535, <<0]
.822 00F440000B1F common_code
	.%operands 0 1 0 b2 B2 -- 31 b2 B2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:833 0
	immed_w1[b2, 31]
.823 00A418000804 common_code
	.%operands 8 1 0 a4 A4 b2 B2 $0 $W0 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:833 0
	alu[$0, a4, AND, b2]
.824 000F20001320 common_code
	.%operands 1 1 0 -- 0 b4 B4 -- -- $0 $W0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:833 0
	pcie[write_pci, $0, 0, <<8, b4, 1], sig_done[s2]
.825 000E10001320 common_code
	.%operands 2 1 0 -- 0 b4 B4 -- -- $0 $R0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:833 0
	pcie[read_pci, $0, 0, <<8, b4, 1], sig_done[s1]
.826 00E000200006 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:833 0
	ctx_arb[s1, s2], all, defer[2]
.827 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:831 1
	nop
.828 00B040200002 common_code
	.%operands 264 1 0 -- -- a2 A2 b2 B2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:831 0
	alu[b2, --, B, a2]
.829 00A018101C00 common_code
	.%operands 264 1 0 -- -- b7 B7 $1 $W1 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:831 0
l_1965#:
	alu[$1, --, B, b7]
.830 00A4002C1C03 common_code
	.%operands 8 1 0 a3 A3 -- 7 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:834 0
	alu[a2, a3, AND, 7]
.831 008080280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:834 0
	alu_shf[a2, --, B, a2, <<24]
.832 000D20101B02 common_code
	.%operands 1 2 0 a2 A2 b6 B6 -- -- $1 $W1
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:834 0
	pcie[write, $1, a2, <<8, b6, 1], sig_done[s2]
.833 00A070000006 common_code
	.%operands 264 1 0 -- -- a6 A6 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:831 0
	alu[--, --, B, a6]
.%import_expr common_code 834 <40:40:13,34:22:0> &bp 839 +
.834 00D8D1C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:831 0 839
	beq[l_2030#]
.835 00AA180C0405 common_code
	.%operands 8 1 0 a5 A5 -- 1 $0 $W0 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:831 0
	alu[$0, a5, OR, 1]
.836 00AA00AC300A common_code
	.%operands 8 1 0 a10 A10 -- 12 a10 A10 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:831 0
	alu[a10, a10, OR, 12]
.837 040F1000830A common_code
	.%operands 1 1 0 -- 0 a10 A10 -- -- $0 $W0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:831 0
	pcie[write_pci, $0, 0, <<8, a10, 1], sig_done[s1]
.%import_expr common_code 838 <40:40:13,34:22:0> &bp 903 +
.838 00E0E1C40006 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:831 0 903
	ctx_arb[s1, s2], all, br[l_2261#]
.%import_expr common_code 839 <40:40:13,34:22:0> &bp 903 +
.839 00E0E1C40004 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:831 0 903
l_2030#:
	ctx_arb[s2], all, br[l_2261#]
.840 00F00023FF00 common_code
	.%operands 0 1 0 -- 512 -- -- @b127 @B127 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
l_2034#:
	immed[@b127, 512, <<0]
.841 00FC0963FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	local_csr_wr[active_lm_addr_2, @b127]
.842 00F0000C0408 common_code
	.%operands 0 1 0 -- 1 -- -- a8 A8 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	immed[a8, 1, <<0]
.843 008110200E00 common_code
	.%operands 264 1 0 -- -- b3 B3 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	alu_shf[a2, --, B, b3, <<15]
.844 00F002001300 common_code
	.%operands 0 1 0 -- 8192 -- -- b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	immed[b4, 8192, <<0]
.845 04A080280402 common_code
	.%operands 8 1 0 a2 A2 *l$index2[1] *L21 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	alu[a2, a2, +, *l$index2[1]]
.846 04A880380300 common_code
	.%operands 24 1 0 -- 0 *l$index2 *L20 a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	alu[a3, 0, +carry, *l$index2]
.847 00A080201002 common_code
	.%operands 8 1 0 a2 A2 b4 B4 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	alu[a2, a2, +, b4]
.848 00A8803C0003 common_code
	.%operands 24 1 0 a3 A3 -- 0 a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	alu[a3, a3, +carry, 0]
.849 0091C0401A00 common_code
	.%operands 264 1 0 -- -- b6 B6 b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	alu_shf[b4, --, B, b6, <<4]
.850 00B080601002 common_code
	.%operands 8 1 0 a2 A2 b4 B4 b6 B6 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	alu[b6, a2, +, b4]
.851 00A8804C0003 common_code
	.%operands 24 1 0 a3 A3 -- 0 a4 A4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	alu[a4, a3, +carry, 0]
.852 008080201B04 common_code
	.%operands 8 1 0 a4 A4 b6 B6 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:826 0
	dbl_shf[a2, a4, b6, >>8]
.853 00848027FE02 common_code
	.%operands 8 1 0 a2 A2 -- 255 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:826 0
	alu_shf[a2, a2, AND, 255, <<24]
.854 0081C207E200 common_code
	.%operands 264 1 0 -- -- -- 248 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:826 1
	alu_shf[--, --, B, 248, <<4]
.855 02431E041802 common_code
	.%operands 6 1 0 a2 A2 b6 B6 -- -- $0 $R0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:826 0
	mem[read8, $0, a2, <<8, b6, 16], ctx_swap[s1], indirect_ref
.856 00B000760000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b7 B7 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	alu[b7, --, B, $0]
.%import_expr common_code 857 <40:40:13,34:22:0> &bp 904 +
.857 00D0E2348483 common_code
	.%operands 0 1 3 -- -- $3 $R3 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 3 904
	br_bset[$3, 0, l_2262#], defer[3]
.858 00A000560400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a5 A5 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:824 2
	alu[a5, --, B, $1]
.859 00B000A60800 common_code
	.%operands 264 1 0 -- -- $2 $R2 b10 B10 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:824 1
	alu[b10, --, B, $2]
.860 00A000A60C00 common_code
	.%operands 264 1 0 -- -- $3 $R3 a10 A10 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:824 0
	alu[a10, --, B, $3]
.861 00A0C0300F40 common_code
	.%operands 8 1 0 b3 B3 -- 64 a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
	alu[a3, b3, +, 64]
.862 0081B0201F05 common_code
	.%operands 8 1 0 a5 A5 b7 B7 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:827 0
	dbl_shf[a2, a5, b7, >>27]
.863 00F00FF013FF common_code
	.%operands 0 1 0 -- 65535 -- -- b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:827 0
	immed[b4, 65535, <<0]
.864 00F44000131F common_code
	.%operands 0 1 0 b4 B4 -- 31 b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:827 0
	immed_w1[b4, 31]
.865 00A400201002 common_code
	.%operands 8 1 0 a2 A2 b4 B4 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:827 0
	alu[a2, a2, AND, b4]
.866 008A30208602 common_code
	.%operands 8 1 0 a2 A2 -- 1 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:827 0
	alu_shf[a2, a2, OR, 1, <<29]
.867 00C001181003 common_code
	.%operands 0 1 0 a3 A3 -- -- b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:827 0
	ld_field_w_clr[b4, 0001, a3, <<0]
.868 008AB0201202 common_code
	.%operands 8 1 0 a2 A2 b4 B4 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:827 0
	alu_shf[a2, a2, OR, b4, <<21]
.869 00AAF0000802 common_code
	.%operands 8 1 0 b2 B2 a2 A2 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	alu[--, b2, -, a2]
.%import_expr common_code 870 <40:40:13,34:22:0> &bp 889 +
.870 00D8DE408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0 889
	beq[l_2138#]
.871 00B04020000B common_code
	.%operands 264 1 0 -- -- a11 A11 b2 B2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	alu[b2, --, B, a11]
.872 00C088080A03 common_code
	.%operands 0 1 0 b2 B2 a3 A3 b2 B2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	ld_field[b2, 1000, a3, <<24]
.873 00A000B00800 common_code
	.%operands 264 1 0 -- -- b2 B2 a11 A11 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	alu[a11, --, B, b2]
.874 00F0001E000C common_code
	.%operands 0 1 0 -- 384 -- -- a12 A12 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:828 0
	immed[a12, 384, <<0]
.875 00F4400C0C0C common_code
	.%operands 0 1 0 a12 A12 -- 3 a12 A12 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:828 0
	immed_w1[a12, 3]
.876 0081B0301F05 common_code
	.%operands 8 1 0 a5 A5 b7 B7 a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:828 0
	dbl_shf[a3, a5, b7, >>27]
.877 00F00FF013FF common_code
	.%operands 0 1 0 -- 65535 -- -- b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:828 0
	immed[b4, 65535, <<0]
.878 00F44000131F common_code
	.%operands 0 1 0 b4 B4 -- 31 b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:828 0
	immed_w1[b4, 31]
.879 00A400301003 common_code
	.%operands 8 1 0 a3 A3 b4 B4 a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:828 0
	alu[a3, a3, AND, b4]
.880 008A30308603 common_code
	.%operands 8 1 0 a3 A3 -- 1 a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:828 0
	alu_shf[a3, a3, OR, 1, <<29]
.881 008180800900 common_code
	.%operands 264 1 0 -- -- b2 B2 a8 A8 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:828 0
	alu_shf[a8, --, B, b2, >>24]
.882 00C001180808 common_code
	.%operands 0 1 0 a8 A8 -- -- b2 B2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:828 0
	ld_field_w_clr[b2, 0001, a8, <<0]
.883 008AB8000A03 common_code
	.%operands 8 1 0 a3 A3 b2 B2 $0 $W0 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:828 0
	alu_shf[$0, a3, OR, b2, <<21]
.884 040F2000830C common_code
	.%operands 1 1 0 -- 0 a12 A12 -- -- $0 $W0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:828 0
	pcie[write_pci, $0, 0, <<8, a12, 1], sig_done[s2]
.885 040E1000830C common_code
	.%operands 2 1 0 -- 0 a12 A12 -- -- $0 $R0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:828 0
	pcie[read_pci, $0, 0, <<8, a12, 1], sig_done[s1]
.886 00E000200006 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:828 0
	ctx_arb[s1, s2], all, defer[2]
.887 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 1
	nop
.888 00B040200002 common_code
	.%operands 264 1 0 -- -- a2 A2 b2 B2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:824 0
	alu[b2, --, B, a2]
.889 00A018102800 common_code
	.%operands 264 1 0 -- -- b10 B10 $1 $W1 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
l_2138#:
	alu[$1, --, B, b10]
.890 00A4002C1C05 common_code
	.%operands 8 1 0 a5 A5 -- 7 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:829 0
	alu[a2, a5, AND, 7]
.891 008080280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:829 0
	alu_shf[a2, --, B, a2, <<24]
.892 000D20101F02 common_code
	.%operands 1 2 0 a2 A2 b7 B7 -- -- $1 $W1
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:829 0
	pcie[write, $1, a2, <<8, b7, 1], sig_done[s2]
.893 00A070000006 common_code
	.%operands 264 1 0 -- -- a6 A6 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	alu[--, --, B, a6]
.%import_expr common_code 894 <40:40:13,34:22:0> &bp 902 +
.894 00D8E1808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0 902
	beq[l_2260#]
.895 00AA180C040A common_code
	.%operands 8 1 0 a10 A10 -- 1 $0 $W0 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	alu[$0, a10, OR, 1]
.896 00B0C0401B0C common_code
	.%operands 8 1 0 b6 B6 -- 12 b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	alu[b4, b6, +, 12]
.897 00A8803C0004 common_code
	.%operands 24 1 0 a4 A4 -- 0 a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
	alu[a3, a4, +carry, 0]
.898 008080201303 common_code
	.%operands 8 1 0 a3 A3 b4 B4 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:830 0
	dbl_shf[a2, a3, b4, >>8]
.899 00848027FE02 common_code
	.%operands 8 1 0 a2 A2 -- 255 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:830 0
	alu_shf[a2, a2, AND, 255, <<24]
.900 004216001302 common_code
	.%operands 1 1 0 a2 A2 b4 B4 -- -- $0 $W0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:830 0
	mem[write8, $0, a2, <<8, b4, 4], sig_done[s1]
.%import_expr common_code 901 <40:40:13,34:22:0> &bp 903 +
.901 00E0E1C40006 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0 903
	ctx_arb[s1, s2], all, br[l_2261#]
.902 00E000000004 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
l_2260#:
	ctx_arb[s2], all
.903 00F0000C0008 common_code
	.%operands 0 1 0 -- 0 -- -- a8 A8 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:824 0
l_2261#:
	immed[a8, 0, <<0]
.904 00A070000008 common_code
	.%operands 264 1 0 -- -- a8 A8 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
l_2262#:
	alu[--, --, B, a8]
.%import_expr common_code 905 <40:40:13,34:22:0> &bp 932 +
.905 00D8E9008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0 932
	bne[l_2271#]
.906 00FC09600F00 common_code
	.%operands 0 1 0 b3 B3 -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 0
	local_csr_wr[active_lm_addr_2, b3]
.907 00FC09E02700 common_code
	.%operands 0 1 0 b9 B9 -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 0
	local_csr_wr[active_lm_addr_3, b9]
.908 106110008209 common_code
	.%operands 1 1 2 a9 A9 -- 0 -- -- $0 $W0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 2
	cls[write_be, $0, a9, 0, 1], ctx_swap[s1], defer[2]
.909 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:835 1
	immed[$0, 0, <<0]
.910 00A440200F03 common_code
	.%operands 8 1 0 b3 B3 -- 3 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:835 0
	alu[a2, b3, AND, 3]
.911 106110002220 common_code
	.%operands 1 1 2 b8 B8 -- 0 -- -- $0 $W0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 2
	cls[write_be, $0, b8, 0, 1], ctx_swap[s1], defer[2]
.912 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:815 1
	immed[$0, 0, <<0]
.913 00AAC02C0C02 common_code
	.%operands 8 1 0 -- 3 a2 A2 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:835 0
	alu[a2, 3, -, a2]
.914 0081D0280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 0
	alu_shf[a2, --, B, a2, <<3]
.915 00AA300C0002 common_code
	.%operands 8 1 0 a2 A2 -- 0 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 1
	alu[--, a2, OR, 0]
.916 049000414100 common_code
	.%operands 296 1 0 -- -- *l$index2 *L20 b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:835 0
	alu_shf[b4, --, B, *l$index2, >>indirect]
.917 00C001101002 common_code
	.%operands 0 1 0 b4 B4 -- -- a2 A2 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 0
	ld_field_w_clr[a2, 0001, b4, <<0]
.918 00A440302703 common_code
	.%operands 8 1 0 b9 B9 -- 3 a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 0
	alu[a3, b9, AND, 3]
.919 00AAC03C0C03 common_code
	.%operands 8 1 0 -- 3 a3 A3 a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 0
	alu[a3, 3, -, a3]
.920 0081D0380203 common_code
	.%operands 264 1 0 -- -- a3 A3 a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 0
	alu_shf[a3, --, B, a3, <<3]
.921 00AA300C0003 common_code
	.%operands 8 1 0 a3 A3 -- 0 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 1
	alu[--, a3, OR, 0]
.922 048000316100 common_code
	.%operands 296 1 0 -- -- *l$index3 *L30 a3 A3 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:835 0
	alu_shf[a3, --, B, *l$index3, >>indirect]
.923 00C001181003 common_code
	.%operands 0 1 0 a3 A3 -- -- b4 B4 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 0
	ld_field_w_clr[b4, 0001, a3, <<0]
.924 00AAB0001002 common_code
	.%operands 8 1 0 a2 A2 b4 B4 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 0
	alu[--, a2, -, b4]
.%import_expr common_code 925 <40:40:13,34:22:0> &bp 932 +
.925 00D8E9008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 0 932
	bne[l_2271#]
.926 00B0C00000DF common_code
	.%operands 8 1 0 b0 B0 @a95 @A95 b0 B0 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 0
	alu[b0, b0, +, @a95]
.927 106112000220 common_code
	.%operands 1 2 2 b0 B0 -- 0 -- -- $0 $W0
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 2
	cls[write_be, $0, b0, 0, 2], ctx_swap[s1], defer[2]
.928 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:835 1
	immed[$0, 0, <<0]
.929 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:835 0
	immed[$1, 0, <<0]
.%import_expr common_code 930 <40:40:13,34:22:0> &bp 932 +
.930 00D8E9008038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:835 0 932
	br[l_2271#]
.931 00F0000C0408 common_code
	.%operands 0 1 0 -- 1 -- -- a8 A8 -- --
	.%line 978 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:815 0
l_2269#:
	immed[a8, 1, <<0]
.932 00A070000008 common_code
	.%operands 264 1 0 -- -- a8 A8 -- -- -- --
	.%line 979 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/              if (!ret) {
l_2271#:
	alu[--, --, B, a8]
.%import_expr common_code 933 <40:40:13,34:22:0> &bp 955 +
.933 00D8EEC08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 979 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 955
	bne[l_2275#]
.934 00B0C0000CEF common_code
	.%operands 8 1 0 b3 B3 @a111 @A111 b0 B0 -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/                  if (msix_tx_entries[pcie_isl][qnum] ==
	alu[b0, b3, +, @a111]
.935 00FC06E00300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	local_csr_wr[active_lm_addr_1, b0]
.936 00FC09600F00 common_code
	.%operands 0 1 0 b3 B3 -- -- -- -- -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	local_csr_wr[active_lm_addr_2, b3]
.937 00A4683A0C00 common_code
	.%operands 8 1 0 n$3 N$3 a0 A0 n$3 N$3 -- --
	.%line 980 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/                  msix_tx_pending &= ~qmask;
	alu[n$3, n$3, AND, a0]
.938 00A428200682 common_code
	.%operands 8 1 0 n$2 N$2 b1 B1 n$2 N$2 -- --
	.%line 980 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[n$2, n$2, AND, b1]
.939 00B440000303 common_code
	.%operands 8 1 0 b0 B0 -- 3 b0 B0 -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/                  if (msix_tx_entries[pcie_isl][qnum] ==
	alu[b0, b0, AND, 3]
.940 00BA80000303 common_code
	.%operands 8 1 0 -- 3 b0 B0 b0 B0 -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[b0, 3, -, b0]
.941 0091D0000200 common_code
	.%operands 264 1 0 -- -- b0 B0 b0 B0 -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu_shf[b0, --, B, b0, <<3]
.942 00AA70000300 common_code
	.%operands 8 1 0 b0 B0 -- 0 -- -- -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 1
	alu[--, b0, OR, 0]
.943 008000216100 common_code
	.%operands 296 1 0 -- -- *l$index1 *L10 a2 A2 -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
	alu_shf[a2, --, B, *l$index1, >>indirect]
.944 00C001180002 common_code
	.%operands 0 1 0 a2 A2 -- -- b0 B0 -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	ld_field_w_clr[b0, 0001, a2, <<0]
.945 00A440200F03 common_code
	.%operands 8 1 0 b3 B3 -- 3 a2 A2 -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[a2, b3, AND, 3]
.946 00AAC02C0C02 common_code
	.%operands 8 1 0 -- 3 a2 A2 a2 A2 -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[a2, 3, -, a2]
.947 0081D0280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu_shf[a2, --, B, a2, <<3]
.948 00AA300C0002 common_code
	.%operands 8 1 0 a2 A2 -- 0 -- -- -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 1
	alu[--, a2, OR, 0]
.949 049000314100 common_code
	.%operands 296 1 0 -- -- *l$index2 *L20 b3 B3 -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:720 0
	alu_shf[b3, --, B, *l$index2, >>indirect]
.950 00C001100C02 common_code
	.%operands 0 1 0 b3 B3 -- -- a2 A2 -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	ld_field_w_clr[a2, 0001, b3, <<0]
.951 00AAF0000002 common_code
	.%operands 8 1 0 b0 B0 a2 A2 -- -- -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[--, b0, -, a2]
.%import_expr common_code 952 <40:40:13,34:22:0> &bp 955 +
.952 00D8EEC08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 981 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 955
	bne[l_2275#]
.953 00A4681A0400 common_code
	.%operands 8 1 0 n$1 N$1 a0 A0 n$1 N$1 -- --
	.%line 983 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/                      msix_rx_pending &= ~qmask;
	alu[n$1, n$1, AND, a0]
.954 00A428000680 common_code
	.%operands 8 1 0 n$0 N$0 b1 B1 n$0 N$0 -- --
	.%line 983 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
	alu[n$0, n$0, AND, b1]
.955 00AA70001407 common_code
	.%operands 8 1 0 b5 B5 a7 A7 -- -- -- --
	.%line 965 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0
/******/          while (pending) {
l_2275#:
	alu[--, b5, OR, a7]
.%import_expr common_code 956 <40:40:13,34:22:0> &bp 717 +
.956 00D8B3408121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 965 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:720 0 717
	bne[l_1698#]
.%import_expr common_code 957 <40:40:13,34:22:0> &bp 6 +
.957 00E001840001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 989 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:836 0 6
/******/          ctx_swap();
l_2277#:
	ctx_arb[voluntary], br[l_22#]
.%import_expr common_code 958 <27:20:8,17:10:0> nfd_cfg_base0 &v 32 >> 0xffff &
.958 00F0400C0200 common_code
	.%operands 0 1 0 *l$index0 *L00 -- -- *l$index0 *L00 -- --
	.%line 149 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
/******/          svc_cfg_bars[0] = (uint64_t)NFD_CFG_BASE_LINK(0);
l_2283#:
	immed_w0[*l$index0, nfd_cfg_base0]
.%import_expr common_code 959 <27:20:24,17:10:16> nfd_cfg_base0 &v 32 >> 0xffff0000 &
.959 00F4400C0200 common_code
	.%operands 0 1 0 *l$index0 *L00 -- -- *l$index0 *L00 -- --
	.%line 149 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w1[*l$index0, nfd_cfg_base0]
.%import_expr common_code 960 <27:20:8,17:10:0> nfd_cfg_base0 &v 0 + 0xffff &
.960 00F0400C0201 common_code
	.%operands 0 1 0 *l$index0[1] *L01 -- -- *l$index0[1] *L01 -- --
	.%line 149 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w0[*l$index0[1], nfd_cfg_base0]
.%import_expr common_code 961 <27:20:24,17:10:16> nfd_cfg_base0 &v 0 + 0xffff0000 &
.961 00F4400C0201 common_code
	.%operands 0 1 0 *l$index0[1] *L01 -- -- *l$index0[1] *L01 -- --
	.%line 149 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w1[*l$index0[1], nfd_cfg_base0]
.%import_expr common_code 962 <40:40:13,34:22:0> &bp 1403 +
.962 00D95EE08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 151 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 2 1403
/******/          msix_qmon_init(0);
	br[_msix_qmon_init#], defer[2]
.963 00F000000B00 common_code
	.%operands 0 1 0 -- 0 -- -- b2 B2 -- --
	.%line 150 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:903 1
/******/          nfd_cfg_init_cfg_msg(&nfd_cfg_sig_svc_me0, &cfg_msg0);
	immed[b2, 0, <<0]
.%import_expr common_code 964 <27:20:8,7:0:0> &bp 965 +
.964 00F0003007C5 common_code
	.%operands 0 1 0 -- -- -- -- b1 B1 -- --
	.%line 151 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:18 0
/******/          msix_qmon_init(0);
	load_addr[b1, l_7911#]
.%import_expr common_code 965 <27:20:8,17:10:0> nfd_cfg_ring_num04 &v 0 + 0xffff &
.965 00F0400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
/******/              CHECK_CFG_MSG(0);
l_7911#:
l_2289#:
	immed_w0[a0, nfd_cfg_ring_num04]
.%import_expr common_code 966 <27:20:24,17:10:16> nfd_cfg_ring_num04 &v 0 + 0xffff0000 &
.966 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w1[a0, nfd_cfg_ring_num04]
.%import_expr common_code 967 <40:40:13,34:22:0> &bp 979 +
.967 00D8F4C04233 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:900 0 979
	br_!signal[s1, l_2371#]
.%import_expr common_code 968 <40:40:13,34:22:0> &bp 979 +
.968 00D0F4C40820 common_code
	.%operands 0 1 0 -- -- b2 B2 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:900 0 979
	br_bset[b2, 31, l_2371#]
.%import_expr common_code 969 <27:20:8,7:0:0> __addr_emem0 &i 0 + 32 >> 0xffff &
.969 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:900 0
	immed_w0[b0, __addr_emem0]
.%import_expr common_code 970 <27:20:24,7:0:16> __addr_emem0 &i 0 + 32 >> 0xffff0000 &
.970 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:900 0
	immed_w1[b0, __addr_emem0]
.%import_expr common_code 971 <27:20:8,17:10:0> __addr_emem0 &i 0 + 0xffff &
.971 00F0400C0002 common_code
	.%operands 0 1 0 a2 A2 -- -- a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:900 0
	immed_w0[a2, __addr_emem0]
.%import_expr common_code 972 <27:20:24,17:10:16> __addr_emem0 &i 0 + 0xffff0000 &
.972 00F4400C0002 common_code
	.%operands 0 1 0 a2 A2 -- -- a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:900 0
	immed_w1[a2, __addr_emem0]
.973 009080180302 common_code
	.%operands 8 1 0 b0 B0 a2 A2 b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:900 0
	dbl_shf[b1, b0, a2, >>8]
.974 045520000700 common_code
	.%operands 2 1 0 b1 B1 a0 A0 -- -- $0 $R0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:902 0
	mem[get, $0, b1, <<8, a0, 1], sig_done[s2]
.975 00E000000004 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:901 0
	ctx_arb[s2], all
.%import_expr common_code 976 <40:40:13,34:22:0> &bp 978 +
.976 00D8F480C233 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:901 0 978
	br_!signal[s3, l_2367#]
.%import_expr common_code 977 <40:40:13,34:22:0> &bp 979 +
.977 00D8F4C08038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:900 0 979
	br[l_2371#]
.978 00B000260000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b2 B2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:900 0
l_2367#:
	alu[b2, --, B, $0]
.%import_expr common_code 979 <40:40:13,34:22:0> &bp 1385 +
.979 00D15A400820 common_code
	.%operands 0 1 0 -- -- b2 B2 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0 1385
l_2371#:
	br_bclr[b2, 31, l_3767#]
.980 00F207FE0000 common_code
	.%operands 0 1 0 -- 32640 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed[a0, 32640, <<8]
.981 008510000A00 common_code
	.%operands 8 1 0 a0 A0 b2 B2 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	alu_shf[a0, a0, AND, b2, <<15]
.982 00BA001C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 1
	alu[b1, a0, OR, 0]
.983 008DF0280100 common_code
	.%operands 136 1 0 a0 A0 -- -- a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:18 0
	asr[a2, a0, >>31]
.%import_expr common_code 984 <27:20:8,7:0:0> nfd_cfg_base0 &v 32 >> 0xffff &
.984 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w0[b0, nfd_cfg_base0]
.%import_expr common_code 985 <27:20:24,7:0:16> nfd_cfg_base0 &v 32 >> 0xffff0000 &
.985 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w1[b0, nfd_cfg_base0]
.%import_expr common_code 986 <27:20:8,17:10:0> nfd_cfg_base0 &v 0 + 0xffff &
.986 00F0400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w0[a0, nfd_cfg_base0]
.%import_expr common_code 987 <27:20:24,17:10:16> nfd_cfg_base0 &v 0 + 0xffff0000 &
.987 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w1[a0, nfd_cfg_base0]
.988 00A0C0300400 common_code
	.%operands 8 1 0 b1 B1 a0 A0 a3 A3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	alu[a3, b1, +, a0]
.989 00B880100002 common_code
	.%operands 24 1 0 a2 A2 b0 B0 b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	alu[b1, a2, +carry, b0]
.990 009080080703 common_code
	.%operands 8 1 0 b1 B1 a3 A3 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:899 0
	dbl_shf[b0, b1, a3, >>8]
.991 0094800C02FF common_code
	.%operands 8 1 0 b0 B0 -- 255 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:899 0
	alu_shf[b0, b0, AND, 255, <<24]
.992 044024100103 common_code
	.%operands 2 2 1 b0 B0 a3 A3 -- -- $1 $R1
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:899 1
	mem[read, $1, b0, <<8, a3, 3], ctx_swap[s2], defer[1]
.993 00F207FE0000 common_code
	.%operands 0 1 0 -- 32640 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:18 0
	immed[a0, 32640, <<8]
.994 009510000A00 common_code
	.%operands 8 1 0 a0 A0 b2 B2 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	alu_shf[b0, a0, AND, b2, <<15]
.995 00AA40000300 common_code
	.%operands 8 1 0 b0 B0 -- 0 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 1
	alu[a0, b0, OR, 0]
.996 008DF0200100 common_code
	.%operands 136 1 0 b0 B0 -- -- a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:18 0
	asr[a2, b0, >>31]
.%import_expr common_code 997 <27:20:8,7:0:0> nfd_cfg_base0 &v 32 >> 0xffff &
.997 00F040000700 common_code
	.%operands 0 1 0 b1 B1 -- -- b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w0[b1, nfd_cfg_base0]
.%import_expr common_code 998 <27:20:24,7:0:16> nfd_cfg_base0 &v 32 >> 0xffff0000 &
.998 00F440000700 common_code
	.%operands 0 1 0 b1 B1 -- -- b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w1[b1, nfd_cfg_base0]
.%import_expr common_code 999 <27:20:8,7:0:0> nfd_cfg_base0 &v 0 + 0xffff &
.999 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w0[b0, nfd_cfg_base0]
.%import_expr common_code 1000 <27:20:24,7:0:16> nfd_cfg_base0 &v 0 + 0xffff0000 &
.1000 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w1[b0, nfd_cfg_base0]
.1001 00A080300000 common_code
	.%operands 8 1 0 a0 A0 b0 B0 a3 A3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	alu[a3, a0, +, b0]
.1002 00A880800402 common_code
	.%operands 24 1 0 a2 A2 b1 B1 a8 A8 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	alu[a8, a2, +carry, b1]
.1003 0085B000A682 common_code
	.%operands 8 1 0 $2 $R2 -- 9 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	alu_shf[a0, $2, AND, 9, <<5]
.%import_expr common_code 1004 <40:40:13,34:22:0> &bp 1298 +
.1004 00D944B08120 common_code
	.%operands 16 1 3 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 3 1298
	beq[l_3251#], defer[3]
.1005 00C001100804 common_code
	.%operands 0 1 0 b2 B2 -- -- a4 A4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:18 2
	ld_field_w_clr[a4, 0001, b2, >>0]
.1006 00B000360400 common_code
	.%operands 264 1 0 -- -- $1 $R1 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:855 1
	alu[b3, --, B, $1]
.1007 00B000760800 common_code
	.%operands 264 1 0 -- -- $2 $R2 b7 B7 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:855 0
	alu[b7, --, B, $2]
.1008 00A440701F20 common_code
	.%operands 8 1 0 b7 B7 -- 32 a7 A7 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	alu[a7, b7, AND, 32]
.%import_expr common_code 1009 <40:40:13,34:22:0> &bp 1219 +
.1009 00D930C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0 1219
	beq[l_3050#]
.1010 00A440000F01 common_code
	.%operands 8 1 0 b3 B3 -- 1 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	alu[a0, b3, AND, 1]
.%import_expr common_code 1011 <40:40:13,34:22:0> &bp 1017 +
.1011 00D8FE408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0 1017
	beq[l_2453#]
.1012 00B000160C00 common_code
	.%operands 264 1 0 -- -- $3 $R3 b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	alu[b1, --, B, $3]
.1013 00F0000C0002 common_code
	.%operands 0 1 0 -- 0 -- -- a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed[a2, 0, <<0]
.%import_expr common_code 1014 <40:40:13,34:22:0> &bp 1024 +
.1014 00D900208038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 2 1024
	br[l_2456#], defer[2]
.1015 00A000061400 common_code
	.%operands 264 1 0 -- -- $5 $R5 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:855 1
	alu[a0, --, B, $5]
.1016 00F000000300 common_code
	.%operands 0 1 0 -- 0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:855 0
	immed[b0, 0, <<0]
.%import_expr common_code 1017 <40:40:13,34:22:0> &bp 1024 +
.1017 00D100001C21 common_code
	.%operands 0 1 0 -- -- b7 B7 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0 1024
l_2453#:
	br_bclr[b7, 0, l_2456#]
.1018 00A070000000 common_code
	.%operands 264 1 0 -- -- a0 A0 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	alu[--, --, B, a0]
.%import_expr common_code 1019 <40:40:13,34:22:0> &bp 1024 +
.1019 00D900008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0 1024
	bne[l_2456#]
.1020 00F0000C0002 common_code
	.%operands 0 1 0 -- 0 -- -- a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed[a2, 0, <<0]
.1021 00F000000700 common_code
	.%operands 0 1 0 -- 0 -- -- b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed[b1, 0, <<0]
.1022 00F000000300 common_code
	.%operands 0 1 0 -- 0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed[b0, 0, <<0]
.1023 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed[a0, 0, <<0]
.1024 00AAB00D0004 common_code
	.%operands 8 1 0 a4 A4 -- 64 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
l_2456#:
	alu[--, a4, -, 64]
.%import_expr common_code 1025 <40:40:13,34:22:0> &bp 1031 +
.1025 00D901C08125 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0 1031
	blo[l_2458#]
.1026 00F0000C0002 common_code
	.%operands 0 1 0 -- 0 -- -- a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed[a2, 0, <<0]
.1027 00F000000700 common_code
	.%operands 0 1 0 -- 0 -- -- b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed[b1, 0, <<0]
.%import_expr common_code 1028 <40:40:13,34:22:0> &bp 1035 +
.1028 00D902E08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 2 1035
	br[l_2459#], defer[2]
.1029 00F000000300 common_code
	.%operands 0 1 0 -- 0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:855 1
	immed[b0, 0, <<0]
.1030 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:855 0
	immed[a0, 0, <<0]
.1031 00B440100701 common_code
	.%operands 8 1 0 b1 B1 -- 1 b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
l_2458#:
	alu[b1, b1, AND, 1]
.1032 00A4002C0002 common_code
	.%operands 8 1 0 a2 A2 -- 0 a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	alu[a2, a2, AND, 0]
.1033 00A4000C0400 common_code
	.%operands 8 1 0 a0 A0 -- 1 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	alu[a0, a0, AND, 1]
.1034 00B440000300 common_code
	.%operands 8 1 0 b0 B0 -- 0 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	alu[b0, b0, AND, 0]
.%import_expr common_code 1035 <40:40:13,34:22:0> &bp 1038 +
.1035 00D103800C3B common_code
	.%operands 0 1 0 -- -- b3 B3 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0 1038
l_2459#:
	br_bclr[b3, 26, l_2461#]
.1036 00F0000C0002 common_code
	.%operands 0 1 0 -- 0 -- -- a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed[a2, 0, <<0]
.1037 00F000000700 common_code
	.%operands 0 1 0 -- 0 -- -- b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed[b1, 0, <<0]
.%import_expr common_code 1038 <40:40:13,34:22:0> &bp 1386 +
.1038 00D95AA08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 2 1386
l_2461#:
	br[__shl_64#], defer[2]
.1039 00A040600004 common_code
	.%operands 264 1 0 -- -- a4 A4 a6 A6 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:18 1
	alu[a6, --, B, a4]
.%import_expr common_code 1040 <27:20:8,7:0:0> &bp 1041 +
.1040 00F000401311 common_code
	.%operands 0 1 0 -- -- -- -- b4 B4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:18 0
	load_addr[b4, l_7912#]
.%import_expr common_code 1041 <40:40:13,34:22:0> &bp 1050 +
.1041 00D106A00C35 common_code
	.%operands 0 1 2 -- -- b3 B3 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 2 1050
l_7912#:
	br_bclr[b3, 20, l_2463#], defer[2]
.1042 00B000602800 common_code
	.%operands 264 1 0 -- -- b10 B10 b6 B6 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:18 1
	alu[b6, --, B, b10]
.1043 00B04050000A common_code
	.%operands 264 1 0 -- -- a10 A10 b5 B5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:18 0
	alu[b5, --, B, a10]
.%import_expr common_code 1044 <27:20:8,7:0:0> _msix_cls_automask &v 0 + 0xffff &
.1044 00F040A00F50 common_code
	.%operands 0 1 0 -- -- -- -- b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed_w0[b3, @_msix_cls_automask]
.%import_expr common_code 1045 <27:20:24,7:0:16> _msix_cls_automask &v 0 + 0xffff0000 &
.1045 00F440000F00 common_code
	.%operands 0 1 0 -- -- -- -- b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed_w1[b3, @_msix_cls_automask]
.1046 106022000C20 common_code
	.%operands 2 2 0 b3 B3 -- 0 -- -- $0 $R0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	cls[read_be, $0, b3, 0, 2], ctx_swap[s2]
.%import_expr common_code 1047 <40:40:13,34:22:0> &bp 1057 +
.1047 00D908608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 2 1057
	br[l_7899#], defer[2]
.1048 00AA18101581 common_code
	.%operands 8 1 0 $1 $R1 b5 B5 $1 $W1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:855 1
	alu[$1, $1, OR, b5]
.1049 00AA58001980 common_code
	.%operands 8 1 0 b6 B6 $0 $R0 $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:855 0
	alu[$0, b6, OR, $0]
.%import_expr common_code 1050 <27:20:8,7:0:0> _msix_cls_automask &v 0 + 0xffff &
.1050 00F040A00F50 common_code
	.%operands 0 1 0 -- -- -- -- b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
l_2463#:
	immed_w0[b3, @_msix_cls_automask]
.%import_expr common_code 1051 <27:20:24,7:0:16> _msix_cls_automask &v 0 + 0xffff0000 &
.1051 00F440000F00 common_code
	.%operands 0 1 0 -- -- -- -- b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed_w1[b3, @_msix_cls_automask]
.1052 106022000E20 common_code
	.%operands 2 2 2 b3 B3 -- 0 -- -- $0 $R0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 2
	cls[read_be, $0, b3, 0, 2], ctx_swap[s2], defer[2]
.1053 00B200401400 common_code
	.%operands 264 1 0 -- -- b5 B5 b4 B4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:855 1
	alu[b4, --, ~B, b5]
.1054 00A200501B00 common_code
	.%operands 264 1 0 -- 0 b6 B6 a5 A5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:855 0
	alu[a5, 0, ~B, b6]
.1055 00A458101181 common_code
	.%operands 8 1 0 b4 B4 $1 $R1 $1 $W1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	alu[$1, b4, AND, $1]
.1056 00A418060005 common_code
	.%operands 8 1 0 a5 A5 $0 $R0 $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	alu[$0, a5, AND, $0]
.%import_expr common_code 1057 <27:20:8,7:0:0> _msix_cls_automask &v 0 + 0xffff &
.1057 00F040A00F50 common_code
	.%operands 0 1 0 -- -- -- -- b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
l_7899#:
	immed_w0[b3, @_msix_cls_automask]
.%import_expr common_code 1058 <27:20:24,7:0:16> _msix_cls_automask &v 0 + 0xffff0000 &
.1058 00F440000F00 common_code
	.%operands 0 1 0 -- -- -- -- b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed_w1[b3, @_msix_cls_automask]
.1059 106122000C20 common_code
	.%operands 1 2 0 b3 B3 -- 0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	cls[write_be, $0, b3, 0, 2], ctx_swap[s2]
.1060 00AA30000000 common_code
	.%operands 8 1 0 a0 A0 b0 B0 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[--, a0, OR, b0]
.%import_expr common_code 1061 <40:40:13,34:22:0> &bp 1098 +
.1061 00D912808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0 1098
	beq[l_2753#]
.1062 00A070000000 common_code
	.%operands 264 1 0 -- -- a0 A0 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:857 0
l_2479#:
	alu[--, --, B, a0]
.%import_expr common_code 1063 <40:40:13,34:22:0> &bp 1066 +
.1063 00D90A808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:857 0 1066
	beq[l_2488#]
.%import_expr common_code 1064 <40:40:13,34:22:0> &bp 1072 +
.1064 00D90C108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:857 1 1072
	br[l_2495#], defer[1]
.1065 00B7403C0000 common_code
	.%operands 8 1 0 a0 A0 -- -- b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:858 0
	ffs[b3, a0]
.1066 009000300000 common_code
	.%operands 264 1 0 -- -- b0 B0 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:857 0
l_2488#:
	alu_shf[b3, --, B, b0, >>0]
.%import_expr common_code 1067 <40:40:13,34:22:0> &bp 1071 +
.1067 00D90BC08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:857 0 1071
	beq[l_2494#]
.%import_expr common_code 1068 <40:40:13,34:22:0> &bp 1072 +
.1068 00D90C208038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:857 2 1072
	br[l_2495#], defer[2]
.1069 00B700300F00 common_code
	.%operands 8 1 0 b3 B3 -- -- b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:859 1
	ffs[b3, b3]
.1070 00B0C0300F20 common_code
	.%operands 8 1 0 b3 B3 -- 32 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:857 0
	alu[b3, b3, +, 32]
.1071 00F080000F00 common_code
	.%operands 0 1 0 -- -1 -- 0 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:857 0
l_2494#:
	immed[b3, -1, 0]
.1072 00BA804C0400 common_code
	.%operands 8 1 0 a0 A0 -- 1 b4 B4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
l_2495#:
	alu[b4, a0, -, 1]
.1073 00A6C0500300 common_code
	.%operands 24 1 0 b0 B0 -- 0 a5 A5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[a5, b0, -carry, 0]
.1074 00A440001000 common_code
	.%operands 8 1 0 b4 B4 a0 A0 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[a0, b4, AND, a0]
.1075 00B400000005 common_code
	.%operands 8 1 0 a5 A5 b0 B0 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[b0, a5, AND, b0]
.1076 00A0C0600C04 common_code
	.%operands 8 1 0 b3 B3 a4 A4 a6 A6 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[a6, b3, +, a4]
.1077 00B0C0300C8F common_code
	.%operands 8 1 0 b3 B3 @a15 @A15 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[b3, b3, +, @a15]
.1078 00B0C0400C03 common_code
	.%operands 8 1 0 b3 B3 a3 A3 b4 B4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[b4, b3, +, a3]
.1079 00A8C05C0008 common_code
	.%operands 24 1 0 -- 0 a8 A8 a5 A5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[a5, 0, +carry, a8]
.1080 009080301305 common_code
	.%operands 8 1 0 a5 A5 b4 B4 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:861 0
	dbl_shf[b3, a5, b4, >>8]
.1081 0084805C0EFF common_code
	.%operands 8 1 0 b3 B3 -- 255 a5 A5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:861 0
	alu_shf[a5, b3, AND, 255, <<24]
.1082 005C20041005 common_code
	.%operands 2 1 0 a5 A5 b4 B4 -- -- $0 $R0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:861 0
	mem[read32_le, $0, a5, <<8, b4, 1], ctx_swap[s2]
.1083 00C001120005 common_code
	.%operands 0 1 0 $0 $R0 -- -- a5 A5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	ld_field_w_clr[a5, 0001, $0, <<0]
.1084 00B08043F806 common_code
	.%operands 8 1 0 a6 A6 @b126 @B126 b4 B4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[b4, a6, +, @b126]
.1085 106020001020 common_code
	.%operands 2 1 0 b4 B4 -- 0 -- -- $0 $R0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:864 0
	cls[read_be, $0, b4, 0, 1], ctx_swap[s2]
.1086 00C007180C80 common_code
	.%operands 0 1 0 $0 $R0 -- -- b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	ld_field_w_clr[b3, 0111, $0, <<0]
.1087 106120001220 common_code
	.%operands 1 1 2 b4 B4 -- 0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:867 2
	cls[write_be, $0, b4, 0, 1], ctx_swap[s2], defer[2]
.1088 008A88080E05 common_code
	.%operands 8 1 0 b3 B3 a5 A5 $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:856 1
	alu_shf[$0, b3, OR, a5, <<24]
.1089 009B60308E05 common_code
	.%operands 8 1 0 a5 A5 -- 3 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:856 0
	alu_shf[b3, a5, OR, 3, <<10]
.1090 00A0C0600C03 common_code
	.%operands 8 1 0 b3 B3 a3 A3 a6 A6 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[a6, b3, +, a3]
.1091 00B8C03C0008 common_code
	.%operands 24 1 0 -- 0 a8 A8 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[b3, 0, +carry, a8]
.1092 008080580F06 common_code
	.%operands 8 1 0 b3 B3 a6 A6 a5 A5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:869 0
	dbl_shf[a5, b3, a6, >>8]
.1093 00948037FE05 common_code
	.%operands 8 1 0 a5 A5 -- 255 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:869 0
	alu_shf[b3, a5, AND, 255, <<24]
.1094 044220040D06 common_code
	.%operands 1 1 1 b3 B3 a6 A6 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:869 1
	mem[write8_le, $0, b3, <<8, a6, 1], ctx_swap[s2], defer[1]
.1095 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:856 0
	immed[$0, 0, <<0]
.1096 00AA30000000 common_code
	.%operands 8 1 0 a0 A0 b0 B0 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[--, a0, OR, b0]
.%import_expr common_code 1097 <40:40:13,34:22:0> &bp 1062 +
.1097 00D909808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0 1062
	bne[l_2479#]
.%import_expr common_code 1098 <27:20:8,17:10:0> _msix_cls_rx_enabled &v 0 + 0xffff &
.1098 00F0408CC000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
l_2753#:
	immed_w0[a0, @_msix_cls_rx_enabled]
.%import_expr common_code 1099 <27:20:24,17:10:16> _msix_cls_rx_enabled &v 0 + 0xffff0000 &
.1099 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	immed_w1[a0, @_msix_cls_rx_enabled]
.1100 106022008000 common_code
	.%operands 2 2 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	cls[read_be, $0, a0, 0, 2], ctx_swap[s2]
.1101 00B000360000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[b3, --, B, $0]
.1102 00A000560400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a5 A5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[a5, --, B, $1]
.1103 00AA40001980 common_code
	.%operands 8 1 0 b6 B6 $0 $R0 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[a0, b6, OR, $0]
.1104 00AC18000C00 common_code
	.%operands 8 1 0 a0 A0 b3 B3 $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[$0, a0, XOR, b3]
.%import_expr common_code 1105 <27:20:8,17:10:0> _msix_cls_rx_new_enabled &v 0 + 0xffff &
.1105 00F041AE4000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	immed_w0[a0, @_msix_cls_rx_new_enabled]
.%import_expr common_code 1106 <27:20:24,17:10:16> _msix_cls_rx_new_enabled &v 0 + 0xffff0000 &
.1106 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	immed_w1[a0, @_msix_cls_rx_new_enabled]
.1107 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1108 00BA00001581 common_code
	.%operands 8 1 0 $1 $R1 b5 B5 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:856 1
	alu[b0, $1, OR, b5]
.1109 00AC58100005 common_code
	.%operands 8 1 0 b0 B0 a5 A5 $1 $W1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:856 0
	alu[$1, b0, XOR, a5]
.1110 00AAB00D0004 common_code
	.%operands 8 1 0 a4 A4 -- 64 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[--, a4, -, 64]
.%import_expr common_code 1111 <40:40:13,34:22:0> &bp 1115 +
.1111 00D916C08125 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0 1115
	blo[l_2755#]
.%import_expr common_code 1112 <40:40:13,34:22:0> &bp 1117 +
.1112 00D917608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 2 1117
	br[l_7900#], defer[2]
.1113 00F000000300 common_code
	.%operands 0 1 0 -- 0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:856 1
	immed[b0, 0, <<0]
.1114 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:856 0
	immed[a0, 0, <<0]
.1115 00F000000300 common_code
	.%operands 0 1 0 -- 0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
l_2755#:
	immed[b0, 0, <<0]
.1116 00F0000C0400 common_code
	.%operands 0 1 0 -- 1 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	immed[a0, 1, <<0]
.%import_expr common_code 1117 <40:40:13,34:22:0> &bp 1386 +
.1117 00D95AA08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 2 1386
l_7900#:
	br[__shl_64#], defer[2]
.1118 00A040600004 common_code
	.%operands 264 1 0 -- -- a4 A4 a6 A6 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:856 1
	alu[a6, --, B, a4]
.%import_expr common_code 1119 <27:20:8,7:0:0> &bp 1120 +
.1119 00F000401360 common_code
	.%operands 0 1 0 -- -- -- -- b4 B4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:856 0
	load_addr[b4, l_7913#]
.1120 00A200002B00 common_code
	.%operands 264 1 0 -- 0 b10 B10 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
l_7913#:
	alu[a0, 0, ~B, b10]
.1121 00A418000C00 common_code
	.%operands 8 1 0 a0 A0 b3 B3 $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	alu[$0, a0, AND, b3]
.%import_expr common_code 1122 <27:20:8,17:10:0> _msix_cls_rx_enabled &v 0 + 0xffff &
.1122 00F0408CC000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	immed_w0[a0, @_msix_cls_rx_enabled]
.%import_expr common_code 1123 <27:20:24,17:10:16> _msix_cls_rx_enabled &v 0 + 0xffff0000 &
.1123 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	immed_w1[a0, @_msix_cls_rx_enabled]
.1124 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1125 00B24000000A common_code
	.%operands 264 1 0 -- -- a10 A10 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:856 1
	alu[b0, --, ~B, a10]
.1126 00A458100005 common_code
	.%operands 8 1 0 b0 B0 a5 A5 $1 $W1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:856 0
	alu[$1, b0, AND, a5]
.%import_expr common_code 1127 <27:20:8,17:10:0> _msix_cls_rx_enabled &v 0 + 0xffff &
.1127 00F0408CC000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	immed_w0[a0, @_msix_cls_rx_enabled]
.%import_expr common_code 1128 <27:20:24,17:10:16> _msix_cls_rx_enabled &v 0 + 0xffff0000 &
.1128 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	immed_w1[a0, @_msix_cls_rx_enabled]
.1129 106022008200 common_code
	.%operands 2 2 2 a0 A0 -- 0 -- -- $0 $R0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 2
	cls[read_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1130 00A040500002 common_code
	.%operands 264 1 0 -- -- a2 A2 a5 A5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 1
	alu[a5, --, B, a2]
.1131 00B000300400 common_code
	.%operands 264 1 0 -- -- b1 B1 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 0
	alu[b3, --, B, b1]
.%import_expr common_code 1132 <27:20:8,17:10:0> _msix_cls_rx_enabled &v 0 + 0xffff &
.1132 00F0408CC000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	immed_w0[a0, @_msix_cls_rx_enabled]
.%import_expr common_code 1133 <27:20:24,17:10:16> _msix_cls_rx_enabled &v 0 + 0xffff0000 &
.1133 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 0
	immed_w1[a0, @_msix_cls_rx_enabled]
.1134 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:856 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1135 00AA18101581 common_code
	.%operands 8 1 0 $1 $R1 b5 B5 $1 $W1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:856 1
	alu[$1, $1, OR, b5]
.1136 00AA58001980 common_code
	.%operands 8 1 0 b6 B6 $0 $R0 $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:856 0
	alu[$0, b6, OR, $0]
.1137 00AA70000402 common_code
	.%operands 8 1 0 b1 B1 a2 A2 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[--, b1, OR, a2]
.%import_expr common_code 1138 <40:40:13,34:22:0> &bp 1175 +
.1138 00D925C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0 1175
	beq[l_3046#]
.1139 00A030000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:871 0
l_2772#:
	alu[--, --, B, b3]
.%import_expr common_code 1140 <40:40:13,34:22:0> &bp 1143 +
.1140 00D91DC08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:871 0 1143
	beq[l_2781#]
.%import_expr common_code 1141 <40:40:13,34:22:0> &bp 1149 +
.1141 00D91F508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:871 1 1149
	br[l_2788#], defer[1]
.1142 00B700000F00 common_code
	.%operands 8 1 0 b3 B3 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:872 0
	ffs[b0, b3]
.1143 008000080005 common_code
	.%operands 264 1 0 -- -- a5 A5 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:871 0
l_2781#:
	alu_shf[a0, --, B, a5, >>0]
.%import_expr common_code 1144 <40:40:13,34:22:0> &bp 1148 +
.1144 00D91F008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:871 0 1148
	beq[l_2787#]
.%import_expr common_code 1145 <40:40:13,34:22:0> &bp 1149 +
.1145 00D91F608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:871 2 1149
	br[l_2788#], defer[2]
.1146 00A7400C0000 common_code
	.%operands 8 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:873 1
	ffs[a0, a0]
.1147 00B0800C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:871 0
	alu[b0, a0, +, 32]
.1148 00F080000300 common_code
	.%operands 0 1 0 -- -1 -- 0 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:871 0
l_2787#:
	immed[b0, -1, 0]
.1149 00AAC0000F01 common_code
	.%operands 8 1 0 b3 B3 -- 1 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
l_2788#:
	alu[a0, b3, -, 1]
.1150 00B6804C0005 common_code
	.%operands 24 1 0 a5 A5 -- 0 b4 B4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[b4, a5, -carry, 0]
.1151 00B400300C00 common_code
	.%operands 8 1 0 a0 A0 b3 B3 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[b3, a0, AND, b3]
.1152 00A440501005 common_code
	.%operands 8 1 0 b4 B4 a5 A5 a5 A5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[a5, b4, AND, a5]
.1153 00A0C0000004 common_code
	.%operands 8 1 0 b0 B0 a4 A4 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[a0, b0, +, a4]
.1154 00B0C00000FE common_code
	.%operands 8 1 0 b0 B0 @a126 @A126 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[b0, b0, +, @a126]
.1155 00A0C0600003 common_code
	.%operands 8 1 0 b0 B0 a3 A3 a6 A6 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[a6, b0, +, a3]
.1156 00B8C00C0008 common_code
	.%operands 24 1 0 -- 0 a8 A8 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[b0, 0, +carry, a8]
.1157 009080480306 common_code
	.%operands 8 1 0 b0 B0 a6 A6 b4 B4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:875 0
	dbl_shf[b4, b0, a6, >>8]
.1158 0094800C12FF common_code
	.%operands 8 1 0 b4 B4 -- 255 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:875 0
	alu_shf[b0, b4, AND, 255, <<24]
.1159 045C20040006 common_code
	.%operands 2 1 0 b0 B0 a6 A6 -- -- $0 $R0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:875 0
	mem[read32_le, $0, b0, <<8, a6, 1], ctx_swap[s2]
.1160 00C001180080 common_code
	.%operands 0 1 0 $0 $R0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	ld_field_w_clr[b0, 0001, $0, <<0]
.1161 00B08043B800 common_code
	.%operands 8 1 0 a0 A0 @b110 @B110 b4 B4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[b4, a0, +, @b110]
.1162 106020001020 common_code
	.%operands 2 1 0 b4 B4 -- 0 -- -- $0 $R0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:878 0
	cls[read_be, $0, b4, 0, 1], ctx_swap[s2]
.1163 00C007120000 common_code
	.%operands 0 1 0 $0 $R0 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	ld_field_w_clr[a0, 0111, $0, <<0]
.1164 106120001220 common_code
	.%operands 1 1 2 b4 B4 -- 0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:881 2
	cls[write_be, $0, b4, 0, 1], ctx_swap[s2], defer[2]
.1165 008A88000200 common_code
	.%operands 8 1 0 a0 A0 b0 B0 $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 1
	alu_shf[$0, a0, OR, b0, <<24]
.1166 009B60080223 common_code
	.%operands 8 1 0 b0 B0 -- 3 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 0
	alu_shf[b0, b0, OR, 3, <<10]
.1167 00A0C0000003 common_code
	.%operands 8 1 0 b0 B0 a3 A3 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[a0, b0, +, a3]
.1168 00B8C04C0008 common_code
	.%operands 24 1 0 -- 0 a8 A8 b4 B4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[b4, 0, +carry, a8]
.1169 009080081300 common_code
	.%operands 8 1 0 b4 B4 a0 A0 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:883 0
	dbl_shf[b0, b4, a0, >>8]
.1170 0094800C02FF common_code
	.%operands 8 1 0 b0 B0 -- 255 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:883 0
	alu_shf[b0, b0, AND, 255, <<24]
.1171 044220040100 common_code
	.%operands 1 1 1 b0 B0 a0 A0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:883 1
	mem[write8_le, $0, b0, <<8, a0, 1], ctx_swap[s2], defer[1]
.1172 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 0
	immed[$0, 0, <<0]
.1173 00AA70000C05 common_code
	.%operands 8 1 0 b3 B3 a5 A5 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[--, b3, OR, a5]
.%import_expr common_code 1174 <40:40:13,34:22:0> &bp 1139 +
.1174 00D91CC08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0 1139
	bne[l_2772#]
.1175 00B040000002 common_code
	.%operands 264 1 0 -- -- a2 A2 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
l_3046#:
	alu[b0, --, B, a2]
.1176 00A000000400 common_code
	.%operands 264 1 0 -- -- b1 B1 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[a0, --, B, b1]
.%import_expr common_code 1177 <40:40:13,34:22:0> &bp 1386 +
.1177 00D95AA08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 2 1386
	br[__shl_64#], defer[2]
.1178 00A040600004 common_code
	.%operands 264 1 0 -- -- a4 A4 a6 A6 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 1
	alu[a6, --, B, a4]
.%import_expr common_code 1179 <27:20:8,7:0:0> &bp 1180 +
.1179 00F00040139C common_code
	.%operands 0 1 0 -- -- -- -- b4 B4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 0
	load_addr[b4, l_7914#]
.%import_expr common_code 1180 <27:20:8,17:10:0> _msix_cls_tx_enabled &v 0 + 0xffff &
.1180 00F0408C4000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
l_7914#:
	immed_w0[a0, @_msix_cls_tx_enabled]
.%import_expr common_code 1181 <27:20:24,17:10:16> _msix_cls_tx_enabled &v 0 + 0xffff0000 &
.1181 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	immed_w1[a0, @_msix_cls_tx_enabled]
.1182 106022008200 common_code
	.%operands 2 2 2 a0 A0 -- 0 -- -- $0 $R0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 2
	cls[read_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1183 00B000502800 common_code
	.%operands 264 1 0 -- -- b10 B10 b5 B5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 1
	alu[b5, --, B, b10]
.1184 00B04030000A common_code
	.%operands 264 1 0 -- -- a10 A10 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 0
	alu[b3, --, B, a10]
.1185 00A000560000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a5 A5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[a5, --, B, $0]
.1186 00A000260400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[a2, --, B, $1]
.1187 00BA4006040A common_code
	.%operands 8 1 0 $1 $R1 a10 A10 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[b0, $1, OR, a10]
.1188 00BA40102980 common_code
	.%operands 8 1 0 b10 B10 $0 $R0 b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[b1, b10, OR, $0]
.%import_expr common_code 1189 <27:20:8,17:10:0> _msix_cls_tx_new_enabled &v 0 + 0xffff &
.1189 00F0412DC000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	immed_w0[a0, @_msix_cls_tx_new_enabled]
.%import_expr common_code 1190 <27:20:24,17:10:16> _msix_cls_tx_new_enabled &v 0 + 0xffff0000 &
.1190 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	immed_w1[a0, @_msix_cls_tx_new_enabled]
.1191 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1192 00AC58100002 common_code
	.%operands 8 1 0 b0 B0 a2 A2 $1 $W1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 1
	alu[$1, b0, XOR, a2]
.1193 00AC58000405 common_code
	.%operands 8 1 0 b1 B1 a5 A5 $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 0
	alu[$0, b1, XOR, a5]
.1194 00AAB00D0004 common_code
	.%operands 8 1 0 a4 A4 -- 64 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[--, a4, -, 64]
.%import_expr common_code 1195 <40:40:13,34:22:0> &bp 1199 +
.1195 00D92BC08125 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0 1199
	blo[l_3048#]
.%import_expr common_code 1196 <40:40:13,34:22:0> &bp 1201 +
.1196 00D92C608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 2 1201
	br[l_7901#], defer[2]
.1197 00F000000300 common_code
	.%operands 0 1 0 -- 0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 1
	immed[b0, 0, <<0]
.1198 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 0
	immed[a0, 0, <<0]
.1199 00F000000300 common_code
	.%operands 0 1 0 -- 0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
l_3048#:
	immed[b0, 0, <<0]
.1200 00F0000C0400 common_code
	.%operands 0 1 0 -- 1 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	immed[a0, 1, <<0]
.%import_expr common_code 1201 <40:40:13,34:22:0> &bp 1386 +
.1201 00D95AA08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 2 1386
l_7901#:
	br[__shl_64#], defer[2]
.1202 00A040600004 common_code
	.%operands 264 1 0 -- -- a4 A4 a6 A6 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 1
	alu[a6, --, B, a4]
.%import_expr common_code 1203 <27:20:8,7:0:0> &bp 1204 +
.1203 00F0004013B4 common_code
	.%operands 0 1 0 -- -- -- -- b4 B4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 0
	load_addr[b4, l_7915#]
.1204 00B24000000A common_code
	.%operands 264 1 0 -- -- a10 A10 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
l_7915#:
	alu[b0, --, ~B, a10]
.1205 00B200102B00 common_code
	.%operands 264 1 0 -- 0 b10 B10 b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	alu[b1, 0, ~B, b10]
.%import_expr common_code 1206 <27:20:8,17:10:0> _msix_cls_tx_enabled &v 0 + 0xffff &
.1206 00F0408C4000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	immed_w0[a0, @_msix_cls_tx_enabled]
.%import_expr common_code 1207 <27:20:24,17:10:16> _msix_cls_tx_enabled &v 0 + 0xffff0000 &
.1207 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	immed_w1[a0, @_msix_cls_tx_enabled]
.1208 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1209 00A458100002 common_code
	.%operands 8 1 0 b0 B0 a2 A2 $1 $W1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 1
	alu[$1, b0, AND, a2]
.1210 00A458000405 common_code
	.%operands 8 1 0 b1 B1 a5 A5 $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 0
	alu[$0, b1, AND, a5]
.%import_expr common_code 1211 <27:20:8,17:10:0> _msix_cls_tx_enabled &v 0 + 0xffff &
.1211 00F0408C4000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	immed_w0[a0, @_msix_cls_tx_enabled]
.%import_expr common_code 1212 <27:20:24,17:10:16> _msix_cls_tx_enabled &v 0 + 0xffff0000 &
.1212 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	immed_w1[a0, @_msix_cls_tx_enabled]
.1213 106022008000 common_code
	.%operands 2 2 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	cls[read_be, $0, a0, 0, 2], ctx_swap[s2]
.%import_expr common_code 1214 <27:20:8,17:10:0> _msix_cls_tx_enabled &v 0 + 0xffff &
.1214 00F0408C4000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	immed_w0[a0, @_msix_cls_tx_enabled]
.%import_expr common_code 1215 <27:20:24,17:10:16> _msix_cls_tx_enabled &v 0 + 0xffff0000 &
.1215 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 0
	immed_w1[a0, @_msix_cls_tx_enabled]
.1216 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:870 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1217 00AA18100D81 common_code
	.%operands 8 1 0 $1 $R1 b3 B3 $1 $W1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 1
	alu[$1, $1, OR, b3]
.1218 00AA58001580 common_code
	.%operands 8 1 0 b5 B5 $0 $R0 $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:870 0
	alu[$0, b5, OR, $0]
.%import_expr common_code 1219 <40:40:13,34:22:0> &bp 1296 +
.1219 00D144001C29 common_code
	.%operands 0 1 0 -- -- b7 B7 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0 1296
l_3050#:
	br_bclr[b7, 8, l_3241#]
.1220 00B000160C00 common_code
	.%operands 264 1 0 -- -- $3 $R3 b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	alu[b1, --, B, $3]
.1221 00AA300C0185 common_code
	.%operands 8 1 0 $5 $R5 -- 0 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:884 0
	alu[--, $5, OR, 0]
.%import_expr common_code 1222 <40:40:13,34:22:0> &bp 1254 +
.1222 00D939B08120 common_code
	.%operands 16 1 3 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:884 3 1254
	beq[l_3144#], defer[3]
.1223 00F0000C0002 common_code
	.%operands 0 1 0 -- 0 -- -- a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:855 2
	immed[a2, 0, <<0]
.1224 00F0000C0005 common_code
	.%operands 0 1 0 -- 0 -- -- a5 A5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:884 1
	immed[a5, 0, <<0]
.1225 00B000361400 common_code
	.%operands 264 1 0 -- -- $5 $R5 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:884 0
	alu[b3, --, B, $5]
.1226 00A030000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:885 0
l_3059#:
	alu[--, --, B, b3]
.%import_expr common_code 1227 <40:40:13,34:22:0> &bp 1230 +
.1227 00D933808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:885 0 1230
	beq[l_3068#]
.%import_expr common_code 1228 <40:40:13,34:22:0> &bp 1236 +
.1228 00D935108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:885 1 1236
	br[l_3075#], defer[1]
.1229 00B700000F00 common_code
	.%operands 8 1 0 b3 B3 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:886 0
	ffs[b0, b3]
.1230 008000080005 common_code
	.%operands 264 1 0 -- -- a5 A5 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:885 0
l_3068#:
	alu_shf[a0, --, B, a5, >>0]
.%import_expr common_code 1231 <40:40:13,34:22:0> &bp 1235 +
.1231 00D934C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:885 0 1235
	beq[l_3074#]
.%import_expr common_code 1232 <40:40:13,34:22:0> &bp 1236 +
.1232 00D935208038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:885 2 1236
	br[l_3075#], defer[2]
.1233 00A7400C0000 common_code
	.%operands 8 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:887 1
	ffs[a0, a0]
.1234 00B0800C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:885 0
	alu[b0, a0, +, 32]
.1235 00F080000300 common_code
	.%operands 0 1 0 -- -1 -- 0 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:885 0
l_3074#:
	immed[b0, -1, 0]
.1236 00AAC0000F01 common_code
	.%operands 8 1 0 b3 B3 -- 1 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:884 0
l_3075#:
	alu[a0, b3, -, 1]
.1237 00B6804C0005 common_code
	.%operands 24 1 0 a5 A5 -- 0 b4 B4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:884 0
	alu[b4, a5, -carry, 0]
.1238 00B400300C00 common_code
	.%operands 8 1 0 a0 A0 b3 B3 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:884 0
	alu[b3, a0, AND, b3]
.1239 00B0C0500004 common_code
	.%operands 8 1 0 b0 B0 a4 A4 b5 B5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:884 0
	alu[b5, b0, +, a4]
.1240 0081E0000200 common_code
	.%operands 264 1 0 -- -- b0 B0 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:884 0
	alu_shf[a0, --, B, b0, <<2]
.1241 00B080027800 common_code
	.%operands 8 1 0 a0 A0 @b30 @B30 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:884 0
	alu[b0, a0, +, @b30]
.1242 00A0C0600003 common_code
	.%operands 8 1 0 b0 B0 a3 A3 a6 A6 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:884 0
	alu[a6, b0, +, a3]
.1243 00B8C00C0008 common_code
	.%operands 24 1 0 -- 0 a8 A8 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:884 0
	alu[b0, 0, +carry, a8]
.1244 008080080306 common_code
	.%operands 8 1 0 b0 B0 a6 A6 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:889 0
	dbl_shf[a0, b0, a6, >>8]
.1245 00948007FE00 common_code
	.%operands 8 1 0 a0 A0 -- 255 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:889 0
	alu_shf[b0, a0, AND, 255, <<24]
.1246 045C20040206 common_code
	.%operands 2 1 2 b0 B0 a6 A6 -- -- $0 $R0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:889 2
	mem[read32_le, $0, b0, <<8, a6, 1], ctx_swap[s2], defer[2]
.1247 00A440501005 common_code
	.%operands 8 1 0 b4 B4 a5 A5 a5 A5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:884 1
	alu[a5, b4, AND, a5]
.1248 0081E0001600 common_code
	.%operands 264 1 0 -- -- b5 B5 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:884 0
	alu_shf[a0, --, B, b5, <<2]
.1249 00A080033C00 common_code
	.%operands 8 1 0 a0 A0 @b79 @B79 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:884 0
	alu[a0, a0, +, @b79]
.1250 106120008100 common_code
	.%operands 1 1 1 a0 A0 -- 0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:884 1
	cls[write_be, $0, a0, 0, 1], ctx_swap[s2], defer[1]
.1251 00A018060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:884 0
	alu[$0, --, B, $0]
.1252 00AA70000C05 common_code
	.%operands 8 1 0 b3 B3 a5 A5 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:884 0
	alu[--, b3, OR, a5]
.%import_expr common_code 1253 <40:40:13,34:22:0> &bp 1226 +
.1253 00D932808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:884 0 1226
	bne[l_3059#]
.1254 00AA70000402 common_code
	.%operands 8 1 0 b1 B1 a2 A2 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 0
l_3144#:
	alu[--, b1, OR, a2]
.%import_expr common_code 1255 <40:40:13,34:22:0> &bp 1284 +
.1255 00D941008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 0 1284
	beq[l_3238#]
.1256 00A030000400 common_code
	.%operands 264 1 0 -- -- b1 B1 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:891 0
l_3153#:
	alu[--, --, B, b1]
.%import_expr common_code 1257 <40:40:13,34:22:0> &bp 1260 +
.1257 00D93B008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:891 0 1260
	beq[l_3162#]
.%import_expr common_code 1258 <40:40:13,34:22:0> &bp 1266 +
.1258 00D93C908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:891 1 1266
	br[l_3169#], defer[1]
.1259 00B700000700 common_code
	.%operands 8 1 0 b1 B1 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:892 0
	ffs[b0, b1]
.1260 008000080002 common_code
	.%operands 264 1 0 -- -- a2 A2 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:891 0
l_3162#:
	alu_shf[a0, --, B, a2, >>0]
.%import_expr common_code 1261 <40:40:13,34:22:0> &bp 1265 +
.1261 00D93C408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:891 0 1265
	beq[l_3168#]
.%import_expr common_code 1262 <40:40:13,34:22:0> &bp 1266 +
.1262 00D93CA08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:891 2 1266
	br[l_3169#], defer[2]
.1263 00A7400C0000 common_code
	.%operands 8 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:893 1
	ffs[a0, a0]
.1264 00B0800C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:891 0
	alu[b0, a0, +, 32]
.1265 00F080000300 common_code
	.%operands 0 1 0 -- -1 -- 0 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:891 0
l_3168#:
	immed[b0, -1, 0]
.1266 00AAC0000701 common_code
	.%operands 8 1 0 b1 B1 -- 1 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 0
l_3169#:
	alu[a0, b1, -, 1]
.1267 00B6803C0002 common_code
	.%operands 24 1 0 a2 A2 -- 0 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 0
	alu[b3, a2, -carry, 0]
.1268 00B400100400 common_code
	.%operands 8 1 0 a0 A0 b1 B1 b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 0
	alu[b1, a0, AND, b1]
.1269 00A440200C02 common_code
	.%operands 8 1 0 b3 B3 a2 A2 a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 0
	alu[a2, b3, AND, a2]
.1270 00B0C0400004 common_code
	.%operands 8 1 0 b0 B0 a4 A4 b4 B4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 0
	alu[b4, b0, +, a4]
.1271 0081E0000200 common_code
	.%operands 264 1 0 -- -- b0 B0 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 0
	alu_shf[a0, --, B, b0, <<2]
.1272 00B080023800 common_code
	.%operands 8 1 0 a0 A0 @b14 @B14 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 0
	alu[b0, a0, +, @b14]
.1273 00A0C0500003 common_code
	.%operands 8 1 0 b0 B0 a3 A3 a5 A5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 0
	alu[a5, b0, +, a3]
.1274 00B8C03C0008 common_code
	.%operands 24 1 0 -- 0 a8 A8 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 0
	alu[b3, 0, +carry, a8]
.1275 009080080F05 common_code
	.%operands 8 1 0 b3 B3 a5 A5 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:895 0
	dbl_shf[b0, b3, a5, >>8]
.1276 0094800C02FF common_code
	.%operands 8 1 0 b0 B0 -- 255 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:895 0
	alu_shf[b0, b0, AND, 255, <<24]
.1277 045C20040005 common_code
	.%operands 2 1 0 b0 B0 a5 A5 -- -- $0 $R0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:895 0
	mem[read32_le, $0, b0, <<8, a5, 1], ctx_swap[s2]
.1278 0081E0001200 common_code
	.%operands 264 1 0 -- -- b4 B4 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 0
	alu_shf[a0, --, B, b4, <<2]
.1279 00A08002FC00 common_code
	.%operands 8 1 0 a0 A0 @b63 @B63 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 0
	alu[a0, a0, +, @b63]
.1280 106120008100 common_code
	.%operands 1 1 1 a0 A0 -- 0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 1
	cls[write_be, $0, a0, 0, 1], ctx_swap[s2], defer[1]
.1281 00A018060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:890 0
	alu[$0, --, B, $0]
.1282 00AA70000402 common_code
	.%operands 8 1 0 b1 B1 a2 A2 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 0
	alu[--, b1, OR, a2]
.%import_expr common_code 1283 <40:40:13,34:22:0> &bp 1256 +
.1283 00D93A008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:890 0 1256
	bne[l_3153#]
.1284 00A070000007 common_code
	.%operands 264 1 0 -- -- a7 A7 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
l_3238#:
	alu[--, --, B, a7]
.%import_expr common_code 1285 <40:40:13,34:22:0> &bp 1296 +
.1285 00D944008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0 1296
	bne[l_3241#]
.%import_expr common_code 1286 <27:20:8,17:10:0> _msix_cls_rx_new_enabled &v 0 + 0xffff &
.1286 00F041AE4000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed_w0[a0, @_msix_cls_rx_new_enabled]
.%import_expr common_code 1287 <27:20:24,17:10:16> _msix_cls_rx_new_enabled &v 0 + 0xffff0000 &
.1287 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed_w1[a0, @_msix_cls_rx_new_enabled]
.1288 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1289 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:855 1
	immed[$0, 0, <<0]
.1290 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:855 0
	immed[$1, 0, <<0]
.%import_expr common_code 1291 <27:20:8,17:10:0> _msix_cls_tx_new_enabled &v 0 + 0xffff &
.1291 00F0412DC000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed_w0[a0, @_msix_cls_tx_new_enabled]
.%import_expr common_code 1292 <27:20:24,17:10:16> _msix_cls_tx_new_enabled &v 0 + 0xffff0000 &
.1292 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	immed_w1[a0, @_msix_cls_tx_new_enabled]
.1293 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1294 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:855 1
	immed[$0, 0, <<0]
.1295 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:855 0
	immed[$1, 0, <<0]
.1296 00FC10ADE779 common_code
	.%operands 0 1 0 -- 121 -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:897 0
l_3241#:
	local_csr_wr[same_me_signal, 121]
.1297 00E000008000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:855 0
	ctx_arb[s15], all
.%import_expr common_code 1298 <40:40:13,34:22:0> &bp 1363 +
.1298 00D154C0A082 common_code
	.%operands 0 1 0 -- -- $2 $R2 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0 1363
l_3251#:
	br_bclr[$2, 7, l_3601#]
.1299 00F207FE0000 common_code
	.%operands 0 1 0 -- 32640 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed[a0, 32640, <<8]
.1300 009510000A00 common_code
	.%operands 8 1 0 a0 A0 b2 B2 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	alu_shf[b0, a0, AND, b2, <<15]
.1301 00AA40000300 common_code
	.%operands 8 1 0 b0 B0 -- 0 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 1
	alu[a0, b0, OR, 0]
.1302 008DF0200100 common_code
	.%operands 136 1 0 b0 B0 -- -- a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:18 0
	asr[a2, b0, >>31]
.%import_expr common_code 1303 <27:20:8,7:0:0> nfd_cfg_base0 &v 32 >> 0xffff &
.1303 00F040000700 common_code
	.%operands 0 1 0 b1 B1 -- -- b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w0[b1, nfd_cfg_base0]
.%import_expr common_code 1304 <27:20:24,7:0:16> nfd_cfg_base0 &v 32 >> 0xffff0000 &
.1304 00F440000700 common_code
	.%operands 0 1 0 b1 B1 -- -- b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w1[b1, nfd_cfg_base0]
.%import_expr common_code 1305 <27:20:8,7:0:0> nfd_cfg_base0 &v 0 + 0xffff &
.1305 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w0[b0, nfd_cfg_base0]
.%import_expr common_code 1306 <27:20:24,7:0:16> nfd_cfg_base0 &v 0 + 0xffff0000 &
.1306 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w1[b0, nfd_cfg_base0]
.1307 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:848 0
	immed[$0, 0, <<0]
.1308 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:848 0
	immed[$1, 0, <<0]
.1309 00F0000C0182 common_code
	.%operands 0 1 0 -- 0 -- -- $2 $W2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:848 0
	immed[$2, 0, <<0]
.1310 00F0000C0183 common_code
	.%operands 0 1 0 -- 0 -- -- $3 $W3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:848 0
	immed[$3, 0, <<0]
.1311 00F0000C0184 common_code
	.%operands 0 1 0 -- 0 -- -- $4 $W4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:848 0
	immed[$4, 0, <<0]
.1312 00F0000C0185 common_code
	.%operands 0 1 0 -- 0 -- -- $5 $W5 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:848 0
	immed[$5, 0, <<0]
.1313 00F0000C0186 common_code
	.%operands 0 1 0 -- 0 -- -- $6 $W6 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:848 0
	immed[$6, 0, <<0]
.1314 00F0000C0187 common_code
	.%operands 0 1 0 -- 0 -- -- $7 $W7 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:848 0
	immed[$7, 0, <<0]
.1315 00F0000C0188 common_code
	.%operands 0 1 0 -- 0 -- -- $8 $W8 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:848 0
	immed[$8, 0, <<0]
.1316 00F0000C0189 common_code
	.%operands 0 1 0 -- 0 -- -- $9 $W9 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:848 0
	immed[$9, 0, <<0]
.1317 00F0000C018A common_code
	.%operands 0 1 0 -- 0 -- -- $10 $W10 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:848 0
	immed[$10, 0, <<0]
.1318 00F0000C018B common_code
	.%operands 0 1 0 -- 0 -- -- $11 $W11 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:848 0
	immed[$11, 0, <<0]
.1319 00F0000C018F common_code
	.%operands 0 1 0 -- 0 -- -- $15 $W15 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:848 0
	immed[$15, 0, <<0]
.1320 00B080000000 common_code
	.%operands 8 1 0 a0 A0 b0 B0 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	alu[b0, a0, +, b0]
.1321 00A880000402 common_code
	.%operands 24 1 0 a2 A2 b1 B1 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	alu[a0, a2, +carry, b1]
.1322 00A0C0400308 common_code
	.%operands 8 1 0 b0 B0 -- 8 a4 A4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:846 0
	alu[a4, b0, +, 8]
.1323 00B8803C0000 common_code
	.%operands 24 1 0 a0 A0 -- 0 b3 B3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:846 0
	alu[b3, a0, +carry, 0]
.1324 009080180F04 common_code
	.%operands 8 1 0 b3 B3 a4 A4 b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:850 0
	dbl_shf[b1, b3, a4, >>8]
.1325 0094801C06FF common_code
	.%operands 8 1 0 b1 B1 -- 255 b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:850 0
	alu_shf[b1, b1, AND, 255, <<24]
.1326 044128000604 common_code
	.%operands 1 2 2 b1 B1 a4 A4 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:850 2
	mem[write, $0, b1, <<8, a4, 5], ctx_swap[s2], defer[2]
.1327 00F0000C018D common_code
	.%operands 0 1 0 -- 0 -- -- $13 $W13 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:848 1
	immed[$13, 0, <<0]
.1328 00F0000C018E common_code
	.%operands 0 1 0 -- 0 -- -- $14 $W14 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:848 0
	immed[$14, 0, <<0]
.1329 00B0C0000350 common_code
	.%operands 8 1 0 b0 B0 -- 80 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:846 0
	alu[b0, b0, +, 80]
.1330 00A8800C0000 common_code
	.%operands 24 1 0 a0 A0 -- 0 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:846 0
	alu[a0, a0, +carry, 0]
.1331 008080200300 common_code
	.%operands 8 1 0 a0 A0 b0 B0 a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:852 0
	dbl_shf[a2, a0, b0, >>8]
.1332 00848027FE02 common_code
	.%operands 8 1 0 a2 A2 -- 255 a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:852 0
	alu_shf[a2, a2, AND, 255, <<24]
.1333 00412A000202 common_code
	.%operands 1 2 2 a2 A2 b0 B0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:852 2
	mem[write, $0, a2, <<8, b0, 6], ctx_swap[s2], defer[2]
.1334 00F0000C018C common_code
	.%operands 0 1 0 -- 0 -- -- $12 $W12 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:848 1
	immed[$12, 0, <<0]
.1335 00F0000CC004 common_code
	.%operands 0 1 0 -- 48 -- -- a4 A4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:846 0
	immed[a4, 48, <<0]
.1336 00B0C0000330 common_code
	.%operands 8 1 0 b0 B0 -- 48 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:846 0
	alu[b0, b0, +, 48]
.1337 00A8800C0000 common_code
	.%operands 24 1 0 a0 A0 -- 0 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:846 0
	alu[a0, a0, +carry, 0]
.1338 008080200300 common_code
	.%operands 8 1 0 a0 A0 b0 B0 a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:854 0
l_3437#:
	dbl_shf[a2, a0, b0, >>8]
.1339 00848027FE02 common_code
	.%operands 8 1 0 a2 A2 -- 255 a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:854 0
	alu_shf[a2, a2, AND, 255, <<24]
.1340 00412E000202 common_code
	.%operands 1 2 2 a2 A2 b0 B0 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:854 2
	mem[write, $0, a2, <<8, b0, 8], ctx_swap[s2], defer[2]
.1341 00F001F007B0 common_code
	.%operands 0 1 0 -- 8112 -- -- b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:846 1
	immed[b1, 8112, <<0]
.1342 00A0804D0004 common_code
	.%operands 8 1 0 a4 A4 -- 64 a4 A4 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:846 0
	alu[a4, a4, +, 64]
.1343 00B0C0000340 common_code
	.%operands 8 1 0 b0 B0 -- 64 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:846 0
	alu[b0, b0, +, 64]
.1344 00A8800C0000 common_code
	.%operands 24 1 0 a0 A0 -- 0 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:846 0
	alu[a0, a0, +carry, 0]
.1345 00AAB0000404 common_code
	.%operands 8 1 0 a4 A4 b1 B1 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:846 0
	alu[--, a4, -, b1]
.%import_expr common_code 1346 <40:40:13,34:22:0> &bp 1338 +
.1346 00D94E808125 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:846 0 1338
	blo[l_3437#]
.1347 00C001100800 common_code
	.%operands 0 1 0 b2 B2 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	ld_field_w_clr[a0, 0001, b2, >>0]
.1348 008BE0288A00 common_code
	.%operands 8 1 0 -- 2 a0 A0 a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:842 0
	alu_shf[a2, 2, OR, a0, <<2]
.1349 00F4081C1180 common_code
	.%operands 0 1 0 -- 33028 -- -- $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:843 0
	immed[$0, 33028, <<16]
.1350 00F4004C0181 common_code
	.%operands 0 1 0 -- 1024 -- -- $1 $W1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:843 0
	immed[$1, 1024, <<16]
.1351 00B080037C02 common_code
	.%operands 8 1 0 a2 A2 @b95 @B95 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:845 0
	alu[b0, a2, +, @b95]
.1352 009B50100228 common_code
	.%operands 8 1 0 -- 8 b0 B0 b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:845 0
	alu_shf[b1, 8, OR, b0, <<11]
.1353 000F30000720 common_code
	.%operands 1 1 0 -- 0 b1 B1 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:845 0
	pcie[write_pci, $0, 0, <<8, b1, 1], sig_done[s3]
.1354 009B5000022C common_code
	.%operands 8 1 0 -- 12 b0 B0 b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:844 0
	alu_shf[b0, 12, OR, b0, <<11]
.1355 000F20100320 common_code
	.%operands 1 1 0 -- 0 b0 B0 -- -- $1 $W1
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:844 0
	pcie[write_pci, $1, 0, <<8, b0, 1], sig_done[s2]
.1356 00E00020000C common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:843 0
	ctx_arb[s2, s3], all, defer[2]
.1357 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 1
	nop
.1358 00C001100802 common_code
	.%operands 0 1 0 b2 B2 -- -- a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:18 0
	ld_field_w_clr[a2, 0001, b2, >>0]
.1359 00AAB00D0002 common_code
	.%operands 8 1 0 a2 A2 -- 64 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	alu[--, a2, -, 64]
.%import_expr common_code 1360 <40:40:13,34:22:0> &bp 1363 +
.1360 00D954C08128 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0 1363
	bge[l_3601#]
.%import_expr common_code 1361 <40:40:13,34:22:0> &bp 1442 +
.1361 00D968908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 1 1442
	br[_nfd_flr_init_vf_ctrl_bar#], defer[1]
.%import_expr common_code 1362 <27:20:8,17:10:0> &bp 1363 +
.1362 00F0005D4C03 common_code
	.%operands 0 1 0 -- -- -- -- a3 A3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:18 0
	load_addr[a3, l_7916#]
.1363 009810280A21 common_code
	.%operands 8 1 0 b2 B2 -- 1 b2 B2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
l_7916#:
l_3601#:
	alu_shf[b2, b2, AND~, 1, <<31]
.%import_expr common_code 1364 <27:20:8,17:10:0> nfd_cfg_ring_num05 &v 0 + 0xffff &
.1364 00F0400C0003 common_code
	.%operands 0 1 0 a3 A3 -- -- a3 A3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w0[a3, nfd_cfg_ring_num05]
.%import_expr common_code 1365 <27:20:24,17:10:16> nfd_cfg_ring_num05 &v 0 + 0xffff0000 &
.1365 00F4400C0003 common_code
	.%operands 0 1 0 a3 A3 -- -- a3 A3 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w1[a3, nfd_cfg_ring_num05]
.%import_expr common_code 1366 <27:20:8,17:10:0> nfd_cfg_ring_num04 &v 0 + 0xffff &
.1366 00F0400C0002 common_code
	.%operands 0 1 0 a2 A2 -- -- a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w0[a2, nfd_cfg_ring_num04]
.%import_expr common_code 1367 <27:20:24,17:10:16> nfd_cfg_ring_num04 &v 0 + 0xffff0000 &
.1367 00F4400C0002 common_code
	.%operands 0 1 0 a2 A2 -- -- a2 A2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:18 0
	immed_w1[a2, nfd_cfg_ring_num04]
.%import_expr common_code 1368 <27:20:8,17:10:0> __addr_emem0 &i 0 + 32 >> 0xffff &
.1368 00F0400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:838 0
	immed_w0[a0, __addr_emem0]
.%import_expr common_code 1369 <27:20:24,17:10:16> __addr_emem0 &i 0 + 32 >> 0xffff0000 &
.1369 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:838 0
	immed_w1[a0, __addr_emem0]
.%import_expr common_code 1370 <27:20:8,7:0:0> __addr_emem0 &i 0 + 0xffff &
.1370 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:838 0
	immed_w0[b0, __addr_emem0]
.%import_expr common_code 1371 <27:20:24,7:0:16> __addr_emem0 &i 0 + 0xffff0000 &
.1371 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:838 0
	immed_w1[b0, __addr_emem0]
.1372 009080100300 common_code
	.%operands 8 1 0 a0 A0 b0 B0 b1 B1 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:838 0
	dbl_shf[b1, a0, b0, >>8]
.1373 00F0000FFC00 common_code
	.%operands 0 1 0 -- 255 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:838 0
	immed[a0, 255, <<0]
.1374 00F4440C0000 common_code
	.%operands 0 1 0 a0 A0 -- 16384 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:838 0
	immed_w1[a0, 16384]
.1375 00A440000800 common_code
	.%operands 8 1 0 b2 B2 a0 A0 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:838 0
	alu[a0, b2, AND, a0]
.1376 008A18008600 common_code
	.%operands 8 1 0 a0 A0 -- 1 $0 $W0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:838 0
	alu_shf[$0, a0, OR, 1, <<31]
.1377 045440080703 common_code
	.%operands 1 1 0 b1 B1 a3 A3 -- -- $0 $W0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:841 0
	mem[journal, $0, b1, <<8, a3, 1], sig_done[s4]
.1378 045520000702 common_code
	.%operands 2 1 0 b1 B1 a2 A2 -- -- $0 $R0
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:840 0
	mem[get, $0, b1, <<8, a2, 1], sig_done[s2]
.1379 00E000200014 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:838 2
	ctx_arb[s2, s4], all, defer[2]
.%import_expr common_code 1380 <27:20:8,17:10:0> 603987456  591 _nfd_cfg_sig_app_master0 &r 0 + 15 & 2 << | 0 | 65535 &
.1380 00F0000C0000 common_code
	.%operands 0 1 0 -- -- -- 0 a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:839 1
	immed[a0, (((603987456 | (((&remote(_nfd_cfg_sig_app_master0,591) + 0) & 15) << 2)) | 0) & 65535), 0]
.%import_expr common_code 1381 <27:20:8,17:10:0> 603987456  591 _nfd_cfg_sig_app_master0 &r 0 + 15 & 2 << | 0 | 16 >>
.1381 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:839 0
	immed_w1[a0, (((603987456 | (((&remote(_nfd_cfg_sig_app_master0,591) + 0) & 15) << 2)) | 0) >> 16)]
.%import_expr common_code 1382 <40:40:13,34:22:0> &bp 1384 +
.1382 00D95A00C232 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:838 0 1384
	br_signal[s3, l_7892#]
.1383 00B000260000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b2 B2 -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:838 0
	alu[b2, --, B, $0]
.1384 101C00088300 common_code
	.%operands 0 0 0 a0 A0 -- 0 -- -- -- --
	.%line 176 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:839 0
l_7892#:
	ct[interthread_signal, --, a0, 0, 1]
.%import_expr common_code 1385 <40:40:13,34:22:0> &bp 965 +
.1385 00E0F1440001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 191 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:837 0 965
/******/              ctx_swap();
l_3767#:
	ctx_arb[voluntary], br[l_2289#]
.1386 00A4006CFC06 common_code
	.%operands 8 1 0 a6 A6 -- 63 a6 A6 -- --
	.%line 315 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 1 fiid:596 0
/******/      y &= 63;
__shl_64#:
	alu[a6, a6, AND, 63]
.1387 00AAB00C8006 common_code
	.%operands 8 1 0 a6 A6 -- 32 -- -- -- --
	.%line 317 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 1 fiid:596 0
/******/      if (y >= thirtytwo) __asm
	alu[--, a6, -, 32]
.%import_expr common_code 1388 <40:40:13,34:22:0> &bp 1392 +
.1388 00D95C008125 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 317 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 1 fiid:596 0 1392
	blo[l_6884#]
.1389 00A400AC0006 common_code
	.%operands 8 1 0 a6 A6 -- 0 a10 A10 -- --
	.%line 320 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 1 fiid:596 1
/******/          alu         [result+4, y, AND, 0]
	alu[a10, a6, AND, 0]
.1390 009000A80200 common_code
	.%operands 296 1 0 -- -- a0 A0 b10 B10 -- --
	.%line 321 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 0 fiid:596 0
/******/          alu_shf     [result, --, B, x+4, <<indirect]
	alu_shf[b10, --, B, a0, <<indirect]
.%import_expr common_code 1391 <40:40:13,34:22:0> &bp 1402 +
.1391 00D95E808038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 321 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 1 fiid:596 0 1402
	br[l_6887#]
.1392 00A070000006 common_code
	.%operands 264 1 0 -- -- a6 A6 -- -- -- --
	.%line 323 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 1 fiid:596 0
/******/      else if (y != 0) __asm
l_6884#:
	alu[--, --, B, a6]
.%import_expr common_code 1393 <40:40:13,34:22:0> &bp 1400 +
.1393 00D95E008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 323 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 1 fiid:596 0 1400
	beq[l_6886#]
.1394 00BAC08C8006 common_code
	.%operands 8 1 0 -- 32 a6 A6 b8 B8 -- --
	.%line 325 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 1 fiid:596 0
/******/          alu         [y1, thirtytwo, -, y]
	alu[b8, 32, -, a6]
.1395 00AA70002300 common_code
	.%operands 8 1 0 b8 B8 -- 0 -- -- -- --
	.%line 326 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 1 fiid:596 1
/******/          alu         [--, y1, OR, 0]
	alu[--, b8, OR, 0]
.1396 009000A80300 common_code
	.%operands 40 1 0 b0 B0 a0 A0 b10 B10 -- --
	.%line 327 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 0 fiid:596 0
/******/          dbl_shf     [result, x, x+4, >>indirect]
	dbl_shf[b10, b0, a0, >>indirect]
.1397 00AA300C0006 common_code
	.%operands 8 1 0 a6 A6 -- 0 -- -- -- --
	.%line 328 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 1 fiid:596 1
/******/          alu         [--, y, OR, 0]
	alu[--, a6, OR, 0]
.1398 008000A80200 common_code
	.%operands 296 1 0 -- -- a0 A0 a10 A10 -- --
	.%line 329 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 0 fiid:596 0
/******/          alu_shf     [result+4, --, B, x+4, <<indirect]
	alu_shf[a10, --, B, a0, <<indirect]
.%import_expr common_code 1399 <40:40:13,34:22:0> &bp 1402 +
.1399 00D95E808038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 329 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 1 fiid:596 0 1402
	br[l_6887#]
.1400 00B000A00000 common_code
	.%operands 264 1 0 -- -- b0 B0 b10 B10 -- --
	.%line 333 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 1 fiid:596 0
/******/          result = x;
l_6886#:
	alu[b10, --, B, b0]
.1401 00A040A00000 common_code
	.%operands 264 1 0 -- -- a0 A0 a10 A10 -- --
	.%line 333 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 1 fiid:596 0
	alu[a10, --, B, a0]
.1402 00E800001300 common_code
	.%operands 0 1 0 b4 B4 -- -- -- -- -- --
	.%line 335 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" 1 fiid:596 0 0 B4
/******/      return result;
l_6887#:
	rtn[b4]
.1403 00F0800C0180 common_code
	.%operands 0 1 0 -- -1 -- 0 $0 $W0 -- --
	.%line 187 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
/******/      __xwrite int tmp = 0xffffffff;
_msix_qmon_init#:
	immed[$0, -1, 0]
.1404 00F0000C0002 common_code
	.%operands 0 1 0 -- 0 -- -- a2 A2 -- --
	.%line 189 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
/******/      for (i = 0; i < 64; i += 4) {
	immed[a2, 0, <<0]
.1405 00A08003F802 common_code
	.%operands 8 1 0 a2 A2 @b126 @B126 a0 A0 -- --
	.%line 190 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
/******/          cls_write(&tmp, r + i, sizeof(tmp));
	alu[a0, a2, +, @b126]
.1406 106120008000 common_code
	.%operands 1 1 0 a0 A0 -- 0 -- -- $0 $W0
	.%line 190 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:909 0
l_7904#:
	cls[write_be, $0, a0, 0, 1], ctx_swap[s2]
.1407 00A08003B802 common_code
	.%operands 8 1 0 a2 A2 @b110 @B110 a0 A0 -- --
	.%line 191 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
/******/          cls_write(&tmp, t + i, sizeof(tmp));
	alu[a0, a2, +, @b110]
.1408 106120008000 common_code
	.%operands 1 1 0 a0 A0 -- 0 -- -- $0 $W0
	.%line 191 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:906 0
	cls[write_be, $0, a0, 0, 1], ctx_swap[s2]
.1409 00A0802C1002 common_code
	.%operands 8 1 0 a2 A2 -- 4 a2 A2 -- --
	.%line 189 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
/******/      for (i = 0; i < 64; i += 4) {
	alu[a2, a2, +, 4]
.1410 00AAB00D0002 common_code
	.%operands 8 1 0 a2 A2 -- 64 -- -- -- --
	.%line 189 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
	alu[--, a2, -, 64]
.%import_expr common_code 1411 <40:40:13,34:22:0> &bp 1406 +
.1411 00D95F908129 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 189 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 1 1406
	blt[l_7904#], defer[1]
.1412 00A08003F802 common_code
	.%operands 8 1 0 a2 A2 @b126 @B126 a0 A0 -- --
	.%line 189 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:17 0
	alu[a0, a2, +, @b126]
.1413 00F0000C0002 common_code
	.%operands 0 1 0 -- 0 -- -- a2 A2 -- --
	.%line 195 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
/******/      for (i = 0; i < NFP_NET_RXR_MAX; i++)
	immed[a2, 0, <<0]
.1414 009BE0088202 common_code
	.%operands 8 1 0 -- 0 a2 A2 b0 B0 -- --
	.%line 196 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
/******/      msix_rx_irqc_cfg[pcie_isl][i] = MSIX_IRQC_DEFAULT_CFG;
	alu_shf[b0, 0, OR, a2, <<2]
.1415 00A0C00000AF common_code
	.%operands 8 1 0 b0 B0 @a47 @A47 a0 A0 -- --
	.%line 196 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
	alu[a0, b0, +, @a47]
.1416 00F4000C0580 common_code
	.%operands 0 1 0 -- 1 -- -- $0 $W0 -- --
	.%line 196 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
	immed[$0, 1, <<16]
.1417 00F4000C0581 common_code
	.%operands 0 1 0 -- 1 -- -- $1 $W1 -- --
	.%line 196 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
l_7905#:
	immed[$1, 1, <<16]
.1418 106126008200 common_code
	.%operands 1 4 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 196 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 2
	cls[write_be, $0, a0, 0, 4], ctx_swap[s2], defer[2]
.1419 00F4000C0582 common_code
	.%operands 0 1 0 -- 1 -- -- $2 $W2 -- --
	.%line 196 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:17 1
	immed[$2, 1, <<16]
.1420 00F4000C0583 common_code
	.%operands 0 1 0 -- 1 -- -- $3 $W3 -- --
	.%line 196 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:17 0
	immed[$3, 1, <<16]
.1421 00A0802C1002 common_code
	.%operands 8 1 0 a2 A2 -- 4 a2 A2 -- --
	.%line 195 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
/******/      for (i = 0; i < NFP_NET_RXR_MAX; i++)
	alu[a2, a2, +, 4]
.1422 00AAB00D0002 common_code
	.%operands 8 1 0 a2 A2 -- 64 -- -- -- --
	.%line 195 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
	alu[--, a2, -, 64]
.%import_expr common_code 1423 <40:40:13,34:22:0> &bp 1417 +
.1423 00D962708129 common_code
	.%operands 16 1 3 -- -- -- -- -- -- -- --
	.%line 195 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 3 1417
	blt[l_7905#], defer[3]
.1424 009BE0088202 common_code
	.%operands 8 1 0 -- 0 a2 A2 b0 B0 -- --
	.%line 195 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:17 2
	alu_shf[b0, 0, OR, a2, <<2]
.1425 00A0C00000AF common_code
	.%operands 8 1 0 b0 B0 @a47 @A47 a0 A0 -- --
	.%line 195 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:17 1
	alu[a0, b0, +, @a47]
.1426 00F4000C0580 common_code
	.%operands 0 1 0 -- 1 -- -- $0 $W0 -- --
	.%line 195 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:17 0
	immed[$0, 1, <<16]
.1427 00F0000C0002 common_code
	.%operands 0 1 0 -- 0 -- -- a2 A2 -- --
	.%line 199 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
/******/      for (i = 0; i < NFP_NET_TXR_MAX; i++)
	immed[a2, 0, <<0]
.1428 009BE0088202 common_code
	.%operands 8 1 0 -- 0 a2 A2 b0 B0 -- --
	.%line 200 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
/******/      msix_tx_irqc_cfg[pcie_isl][i] = MSIX_IRQC_DEFAULT_CFG;
	alu_shf[b0, 0, OR, a2, <<2]
.1429 00A0C000009F common_code
	.%operands 8 1 0 b0 B0 @a31 @A31 a0 A0 -- --
	.%line 200 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
	alu[a0, b0, +, @a31]
.1430 00F4000C0580 common_code
	.%operands 0 1 0 -- 1 -- -- $0 $W0 -- --
	.%line 200 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
	immed[$0, 1, <<16]
.1431 00F4000C0581 common_code
	.%operands 0 1 0 -- 1 -- -- $1 $W1 -- --
	.%line 200 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
l_7906#:
	immed[$1, 1, <<16]
.1432 106126008200 common_code
	.%operands 1 4 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 200 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 2
	cls[write_be, $0, a0, 0, 4], ctx_swap[s2], defer[2]
.1433 00F4000C0582 common_code
	.%operands 0 1 0 -- 1 -- -- $2 $W2 -- --
	.%line 200 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:17 1
	immed[$2, 1, <<16]
.1434 00F4000C0583 common_code
	.%operands 0 1 0 -- 1 -- -- $3 $W3 -- --
	.%line 200 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:17 0
	immed[$3, 1, <<16]
.1435 00A0802C1002 common_code
	.%operands 8 1 0 a2 A2 -- 4 a2 A2 -- --
	.%line 199 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
/******/      for (i = 0; i < NFP_NET_TXR_MAX; i++)
	alu[a2, a2, +, 4]
.1436 00AAB00D0002 common_code
	.%operands 8 1 0 a2 A2 -- 64 -- -- -- --
	.%line 199 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0
	alu[--, a2, -, 64]
.%import_expr common_code 1437 <40:40:13,34:22:0> &bp 1431 +
.1437 00D965F08129 common_code
	.%operands 16 1 3 -- -- -- -- -- -- -- --
	.%line 199 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 3 1431
	blt[l_7906#], defer[3]
.1438 009BE0088202 common_code
	.%operands 8 1 0 -- 0 a2 A2 b0 B0 -- --
	.%line 199 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:17 2
	alu_shf[b0, 0, OR, a2, <<2]
.1439 00A0C000009F common_code
	.%operands 8 1 0 b0 B0 @a31 @A31 a0 A0 -- --
	.%line 199 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:17 1
	alu[a0, b0, +, @a31]
.1440 00F4000C0580 common_code
	.%operands 0 1 0 -- 1 -- -- $0 $W0 -- --
	.%line 199 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 0 fiid:17 0
	immed[$0, 1, <<16]
.1441 00E800000700 common_code
	.%operands 0 1 0 b1 B1 -- -- -- -- -- --
	.%line 201 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" 1 fiid:17 0 0 B1
/******/  }
	rtn[b1]
.1442 00F0003C0180 common_code
	.%operands 0 1 0 -- 768 -- -- $0 $W0 -- --
	.%line 199 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
/******/      __xwrite unsigned int cfg[] = {NFD_CFG_VERSION, 0, NFD_CFG_VF_CAP,
_nfd_flr_init_vf_ctrl_bar#:
	immed[$0, 768, <<0]
.1443 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 199 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	immed[$1, 0, <<0]
.1444 00A018233800 common_code
	.%operands 264 1 0 -- -- @b78 @B78 $2 $W2 -- --
	.%line 199 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	alu[$2, --, B, @b78]
.1445 00F0000C0583 common_code
	.%operands 0 1 0 -- 1 -- -- $3 $W3 -- --
	.%line 199 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	immed[$3, 1, <<0]
.1446 00F0000C0584 common_code
	.%operands 0 1 0 -- 1 -- -- $4 $W4 -- --
	.%line 199 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	immed[$4, 1, <<0]
.1447 00F0024C0185 common_code
	.%operands 0 1 0 -- 9216 -- -- $5 $W5 -- --
	.%line 199 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	immed[$5, 9216, <<0]
.1448 00F0000C0586 common_code
	.%operands 0 1 0 -- 1 -- -- $6 $W6 -- --
	.%line 202 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
/******/                                     NFD_NATQ2QC(q_base, NFD_IN_TX_QUEUE),
	immed[$6, 1, <<0]
.1449 00F0000C0187 common_code
	.%operands 0 1 0 -- 0 -- -- $7 $W7 -- --
	.%line 203 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
/******/                                     NFD_NATQ2QC(q_base, NFD_OUT_FL_QUEUE)};
	immed[$7, 0, <<0]
.1450 008110280200 common_code
	.%operands 264 1 0 -- -- a0 A0 a2 A2 -- --
	.%line 210 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
/******/      mem_write64(&cfg, NFD_CFG_BAR(isl_base, vf) + NFP_NET_CFG_VERSION,
	alu_shf[a2, --, B, a0, <<15]
.%import_expr common_code 1451 <27:20:8,7:0:0> nfd_cfg_base0 &v 32 >> 0xffff &
.1451 00F040000700 common_code
	.%operands 0 1 0 b1 B1 -- -- b1 B1 -- --
	.%line 210 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	immed_w0[b1, nfd_cfg_base0]
.%import_expr common_code 1452 <27:20:24,7:0:16> nfd_cfg_base0 &v 32 >> 0xffff0000 &
.1452 00F440000700 common_code
	.%operands 0 1 0 b1 B1 -- -- b1 B1 -- --
	.%line 210 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	immed_w1[b1, nfd_cfg_base0]
.%import_expr common_code 1453 <27:20:8,7:0:0> nfd_cfg_base0 &v 0 + 0xffff &
.1453 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 210 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	immed_w0[b0, nfd_cfg_base0]
.%import_expr common_code 1454 <27:20:24,7:0:16> nfd_cfg_base0 &v 0 + 0xffff0000 &
.1454 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 210 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	immed_w1[b0, nfd_cfg_base0]
.1455 00B080000002 common_code
	.%operands 8 1 0 a2 A2 b0 B0 b0 B0 -- --
	.%line 210 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	alu[b0, a2, +, b0]
.1456 00B880100700 common_code
	.%operands 24 1 0 -- 0 b1 B1 b1 B1 -- --
	.%line 210 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	alu[b1, 0, +carry, b1]
.1457 00B0C0500330 common_code
	.%operands 8 1 0 b0 B0 -- 48 b5 B5 -- --
	.%line 210 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	alu[b5, b0, +, 48]
.1458 00A8C0200700 common_code
	.%operands 24 1 0 b1 B1 -- 0 a2 A2 -- --
	.%line 210 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	alu[a2, b1, +carry, 0]
.1459 009080301702 common_code
	.%operands 8 1 0 a2 A2 b5 B5 b3 B3 -- --
	.%line 210 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:991 0
	dbl_shf[b3, a2, b5, >>8]
.1460 0084804C0EFF common_code
	.%operands 8 1 0 b3 B3 -- 255 a4 A4 -- --
	.%line 210 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:991 0
	alu_shf[a4, b3, AND, 255, <<24]
.1461 004126001604 common_code
	.%operands 1 2 2 a4 A4 b5 B5 -- -- $0 $W0
	.%line 210 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:991 2
	mem[write, $0, a4, <<8, b5, 4], ctx_swap[s2], defer[2]
.1462 00F0800C0189 common_code
	.%operands 0 1 0 -- -1 -- 0 $9 $W9 -- --
	.%line 204 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 0 fiid:10 1
/******/      __xwrite unsigned int exn_lsc = 0xffffffff;
	immed[$9, -1, 0]
.1463 00F0000C0188 common_code
	.%operands 0 1 0 -- 0 -- -- $8 $W8 -- --
	.%line 205 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 0 fiid:10 0
/******/      __xwrite unsigned int rx_off = NFD_OUT_RX_OFFSET;
	immed[$8, 0, <<0]
.1464 00B0C0500320 common_code
	.%operands 8 1 0 b0 B0 -- 32 b5 B5 -- --
	.%line 213 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
/******/      mem_write8(&exn_lsc, NFD_CFG_BAR(isl_base, vf) + NFP_NET_CFG_LSC,
	alu[b5, b0, +, 32]
.1465 00A8C0200700 common_code
	.%operands 24 1 0 b1 B1 -- 0 a2 A2 -- --
	.%line 213 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	alu[a2, b1, +carry, 0]
.1466 009080301702 common_code
	.%operands 8 1 0 a2 A2 b5 B5 b3 B3 -- --
	.%line 213 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:989 0
	dbl_shf[b3, a2, b5, >>8]
.1467 0084804C0EFF common_code
	.%operands 8 1 0 b3 B3 -- 255 a4 A4 -- --
	.%line 213 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:989 0
	alu_shf[a4, b3, AND, 255, <<24]
.1468 004226901404 common_code
	.%operands 1 1 0 a4 A4 b5 B5 -- -- $9 $W9
	.%line 213 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:989 0
	mem[write8, $9, a4, <<8, b5, 4], ctx_swap[s2]
.1469 00A0C0500350 common_code
	.%operands 8 1 0 b0 B0 -- 80 a5 A5 -- --
	.%line 216 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
/******/      mem_write8(&rx_off, NFD_CFG_BAR(isl_base, vf) + NFP_NET_CFG_RX_OFFSET,
	alu[a5, b0, +, 80]
.1470 00B8C0400700 common_code
	.%operands 24 1 0 b1 B1 -- 0 b4 B4 -- --
	.%line 216 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	alu[b4, b1, +carry, 0]
.1471 009080381305 common_code
	.%operands 8 1 0 b4 B4 a5 A5 b3 B3 -- --
	.%line 216 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:987 0
	dbl_shf[b3, b4, a5, >>8]
.1472 0094803C0EFF common_code
	.%operands 8 1 0 b3 B3 -- 255 b3 B3 -- --
	.%line 216 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:987 0
	alu_shf[b3, b3, AND, 255, <<24]
.1473 044226800C05 common_code
	.%operands 1 1 0 b3 B3 a5 A5 -- -- $8 $W8
	.%line 216 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:987 0
	mem[write8, $8, b3, <<8, a5, 4], ctx_swap[s2]
.1474 0081D0280200 common_code
	.%operands 264 1 0 -- -- a0 A0 a2 A2 -- --
	.%line 219 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
/******/      mem_read8(&vf_cfg_rd, NFD_VF_CFG_ADDR(vf_cfg_base, vf),
	alu_shf[a2, --, B, a0, <<3]
.%import_expr common_code 1475 <27:20:8,7:0:0> _pf0_net_vf_cfg1 &v 32 >> 0xffff &
.1475 00F040001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 219 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	immed_w0[b4, _pf0_net_vf_cfg1]
.%import_expr common_code 1476 <27:20:24,7:0:16> _pf0_net_vf_cfg1 &v 32 >> 0xffff0000 &
.1476 00F440001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 219 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	immed_w1[b4, _pf0_net_vf_cfg1]
.%import_expr common_code 1477 <27:20:8,7:0:0> _pf0_net_vf_cfg1 &v 0 + 0xffff &
.1477 00F040000F00 common_code
	.%operands 0 1 0 b3 B3 -- -- b3 B3 -- --
	.%line 219 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	immed_w0[b3, _pf0_net_vf_cfg1]
.%import_expr common_code 1478 <27:20:24,7:0:16> _pf0_net_vf_cfg1 &v 0 + 0xffff0000 &
.1478 00F440000F00 common_code
	.%operands 0 1 0 b3 B3 -- -- b3 B3 -- --
	.%line 219 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	immed_w1[b3, _pf0_net_vf_cfg1]
.1479 00A080400C02 common_code
	.%operands 8 1 0 a2 A2 b3 B3 a4 A4 -- --
	.%line 219 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	alu[a4, a2, +, b3]
.1480 00B880301300 common_code
	.%operands 24 1 0 -- 0 b4 B4 b3 B3 -- --
	.%line 219 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	alu[b3, 0, +carry, b4]
.1481 008080080F04 common_code
	.%operands 8 1 0 b3 B3 a4 A4 a0 A0 -- --
	.%line 219 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:985 0
	dbl_shf[a0, b3, a4, >>8]
.1482 00948037FE00 common_code
	.%operands 8 1 0 a0 A0 -- 255 b3 B3 -- --
	.%line 219 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:985 0
	alu_shf[b3, a0, AND, 255, <<24]
.1483 04432A040C04 common_code
	.%operands 2 1 0 b3 B3 a4 A4 -- -- $0 $R0
	.%line 219 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:985 0
	mem[read8, $0, b3, <<8, a4, 6], ctx_swap[s2]
.1484 00A018060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 $0 $W0 -- --
	.%line 221 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:983 0
/******/      reg_cp(vf_cfg_wr, vf_cfg_rd, sizeof vf_cfg_rd);
	alu[$0, --, B, $0]
.1485 00A018160400 common_code
	.%operands 264 1 0 -- -- $1 $R1 $1 $W1 -- --
	.%line 221 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:983 0
	alu[$1, --, B, $1]
.1486 00B0C0300324 common_code
	.%operands 8 1 0 b0 B0 -- 36 b3 B3 -- --
	.%line 222 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
/******/      mem_write8(&vf_cfg_wr, NFD_CFG_BAR(isl_base, vf) + NFP_NET_CFG_MACADDR,
	alu[b3, b0, +, 36]
.1487 00A8C0000700 common_code
	.%operands 24 1 0 b1 B1 -- 0 a0 A0 -- --
	.%line 222 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0
	alu[a0, b1, +carry, 0]
.1488 009080000F00 common_code
	.%operands 8 1 0 a0 A0 b3 B3 b0 B0 -- --
	.%line 222 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:982 0
	dbl_shf[b0, a0, b3, >>8]
.1489 0084802C02FF common_code
	.%operands 8 1 0 b0 B0 -- 255 a2 A2 -- --
	.%line 222 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:982 0
	alu_shf[a2, b0, AND, 255, <<24]
.1490 00422A000C02 common_code
	.%operands 1 1 0 a2 A2 b3 B3 -- -- $0 $W0
	.%line 222 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:982 0
	mem[write8, $0, a2, <<8, b3, 6], ctx_swap[s2]
.1491 00E8000C0003 common_code
	.%operands 0 1 0 a3 A3 -- -- -- -- -- --
	.%line 226 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:10 0 0 A3
/******/  }
	rtn[a3]
.%type U4
.%type A16 2
.%type U1
.%type A32768 2
.%type A16 2
.%type A2048 2
.%type A16 2
.%type A2048 2
.%type A16 2
.%type A2048 2
.%type A41943040 2
.%type A10485760 2
.%type A272 13
.%type P2 2
.%type A32 15
.%type U8
.%type S4 {
__reserved_16 0:16:16 0;
source 0:4:12 0;
type 0:0:4 0;
}
.%type S4 {
__reserved_21 0:21:11 0;
overflow 0:20:1 0;
hwm 0:16:4 0;
__reserved_12 0:12:4 0;
read 0:8:4 0;
__reserved_4 0:4:4 0;
write 0:0:4 0;
}
.%type S4 {
__reserved_5 0:5:27 0;
msi_vec_num 0:0:5 0;
}
.%type S4 {
__reserved_8 0:8:24 0;
msix_vec_num 0:0:8 0;
}
.%type A32 15
.%type A32 15
.%type A32 15
.%type A32 15
.%type A32 15
.%type A256 26
.%type A64 2
.%type A256 28
.%type A64 2
.%type A1024 30
.%type A256 0
.%type A1024 32
.%type A256 0
.%type A256 34
.%type A64 2
.%type A256 36
.%type A64 2
.%type A1024 38
.%type A256 0
.%type A1024 40
.%type A256 0
.%type A2048 42
.%type A512 43
.%type S8 msix_irq_coalesce{
usecs 0 0;
frames 4 0;
}
.%type A2048 45
.%type A512 43
.%type I4
.%type A24 0
.%type S4 nfd_cfg_msg{
__unnamed 0 49;
}
.%type S4 {
__unnamed 0 50;
__raw 0 0;
}
.%type S4 {
msg_valid 0:31:1 0;
error 0:30:1 0;
interested 0:29:1 0;
up_bit 0:28:1 0;
spare 0:16:12 0;
queue 0:8:8 0;
vnic 0:0:8 0;
}
.%type P3 2
.%type A64 0
.%type S20 qc_queue_config{
watermark 0 54;
size 4 55;
event_data 8 0;
event_type 12 56;
ptr 16 0;
}
.%type E4 pcie_qc_watermark{
PCIE_QC_WM_4 0;
PCIE_QC_WM_8 1;
PCIE_QC_WM_16 2;
PCIE_QC_WM_32 3;
PCIE_QC_WM_64 4;
PCIE_QC_WM_128 5;
PCIE_QC_WM_256 6;
PCIE_QC_WM_512 7;
}
.%type E4 pcie_qc_q_size{
PCIE_QC_SZ_256 0;
PCIE_QC_SZ_512 1;
PCIE_QC_SZ_1k 2;
PCIE_QC_SZ_2k 3;
PCIE_QC_SZ_4k 4;
PCIE_QC_SZ_8k 5;
PCIE_QC_SZ_16k 6;
PCIE_QC_SZ_32k 7;
PCIE_QC_SZ_64k 8;
PCIE_QC_SZ_128k 9;
PCIE_QC_SZ_256k 10;
}
.%type E4 pcie_qc_event{
PCIE_QC_EVENT_NO_EVENT 0;
PCIE_QC_EVENT_NOT_EMPTY 1;
PCIE_QC_EVENT_GE_MARK 2;
PCIE_QC_EVENT_LT_MARK 3;
}
.%type P2 0
.%type P3 2
.%type P2 0
.%type A8 0
.%type A8 0
.%type A8 0
.%type A8 0
.%type A16 0
.%type A16 0
.%type P12 2
.%type P2 0
.%type A64 0
.%type A32 0
.%type A8 0
.%type A8 0
.%type U4
.%type S4 {
__reserved_16 0:16:16 72;
source 0:4:12 72;
type 0:0:4 72;
}
.%type S4 {
__reserved_21 0:21:11 72;
overflow 0:20:1 72;
hwm 0:16:4 72;
__reserved_12 0:12:4 72;
read 0:8:4 72;
__reserved_4 0:4:4 72;
write 0:0:4 72;
}
.%type S4 {
__reserved_5 0:5:27 72;
msi_vec_num 0:0:5 72;
}
.%type S4 {
__reserved_8 0:8:24 72;
msix_vec_num 0:0:8 72;
}
.%type P2 78
.%type U4
.%type P12 78
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 82
.%type I4
.%type S4 nfp_mecsr_prev_alu{
__unnamed 0 84;
}
.%type S4 {
__unnamed 0 85;
__raw 0 72;
}
.%type S4 {
data16 0:16:16 72;
res 0:15:1 72;
ov_sig_ctx 0:14:1 72;
ov_sig_num 0:13:1 72;
length 0:8:5 72;
ov_len 0:7:1 72;
ov_bm_csr 0:6:1 72;
ove_data 0:3:3 72;
ove_master 0:1:2 72;
ov_sm 0:0:1 72;
}
.%type P2 78
.%type P2 78
.%type A32 72
.%type A32 72
.%type U2
.%type P3 92
.%type S96 macstats_head_drop_accum{
ports_drop 0 93;
}
.%type A96 94
.%type U8
.%type A16 94
.%type S4 nfp_mecsr_active_ctx_sts{
__unnamed 0 97;
}
.%type S4 {
__unnamed 0 98;
__raw 0 72;
}
.%type S4 {
ab0 0:31:1 72;
il_id 0:25:6 72;
actxpc 0:8:17 72;
__reserved_7 0:7:1 72;
me_id 0:3:4 72;
acno 0:0:3 72;
}
.%type E4 {
kill 0;
voluntary 1;
bpt 2;
}
.%type E4 {
crc_bytes_0_3 0;
crc_bytes_0_2 1;
crc_bytes_0_1 2;
crc_byte_0 3;
crc_bytes_1_3 4;
crc_bytes_2_3 5;
crc_byte_3 6;
}
.%type P3 78
.%type P2 103
.%type S8 SIGNAL_PAIR{
even 0 82;
odd 4 82;
}
.%type P2 105
.%type S8 mem_cam_8bit{
__unnamed 0 106;
}
.%type S8 {
search 0 107;
result 0 108;
}
.%type S8 {
value 0 72;
__pad 4 72;
}
.%type S8 {
__unnamed 0 109;
mask 0 94;
}
.%type S8 {
mask_lo 0 72;
mask_hi 4 72;
}
.%type P3 78
.%type P2 112
.%type S8 mem_cam_16bit{
__unnamed 0 113;
}
.%type S8 {
search 0 114;
result 0 115;
}
.%type S8 {
value 0 72;
__pad 4 72;
}
.%type S8 {
__pad 0:8:24 72;
match 0:0:8 72;
mask 4 72;
}
.%type P2 117
.%type S4 mem_cam_24bit{
__unnamed 0 118;
}
.%type S4 {
search 0 119;
result 0 120;
}
.%type S4 {
value 0 72;
}
.%type S4 {
mask 0:16:16 72;
data 0:8:8 72;
match 0:0:8 72;
}
.%type P2 122
.%type S4 mem_cam_32bit{
__unnamed 0 123;
}
.%type S4 {
search 0 124;
result 0 125;
}
.%type S4 {
value 0 72;
}
.%type S4 {
mask 0:16:16 72;
data 0:8:8 72;
match 0:0:8 72;
}
.%type P3 78
.%type S4 nfp_mecsr_cmd_indirect_ref_0{
__unnamed 0 128;
}
.%type S4 {
__unnamed 0 129;
__raw 0 72;
}
.%type S4 {
__reserved_30 0:30:2 72;
island 0:24:6 72;
master 0:20:4 72;
signal_master 0:16:4 72;
signal_ctx 0:13:3 72;
signal_num 0:9:4 72;
__reserved_8 0:8:1 72;
byte_mask 0:0:8 72;
}
.%type P3 78
.%type S16 nfp_memring_t2{
ring_size 0:28:4 72;
reserved1 0:26:2 72;
head_ptr 0:2:24 72;
eop 0:1:1 72;
zero 0:0:1 72;
tail_ptr 4:2:30 72;
ring_type 4:0:2 72;
q_loc 8:30:2 72;
reserved2 8:26:4 72;
q_page 8:24:2 72;
q_count 8:0:24 72;
reserved3 12:4:28 72;
reserved4 12:0:4 72;
}
.%type U1
.%type S4 pcie_dma_cfg_one{
__unnamed 0 134;
}
.%type S4 {
__unnamed 0 135;
__raw 0 90;
}
.%type S4 {
__reserved 0:29:3 72;
signal_only 0:28:1 72;
end_pad 0:26:2 72;
start_pad 0:24:2 72;
id_based_order 0:23:1 72;
relaxed_order 0:22:1 72;
no_snoop 0:21:1 72;
target_64 0:20:1 72;
cpp_target 0:16:4 72;
}
.%type S4 _pcie_dma_cfg_word_access{
__unnamed 0 137;
}
.%type S4 {
__unnamed 0 138;
__raw 0 72;
}
.%type S4 {
odd 0 90;
even 2 90;
}
.%type P2 140
.%type S4 nfp_pcie_dma_cfg{
__unnamed 0 141;
}
.%type S4 {
__unnamed 0 142;
__raw 0 72;
}
.%type S4 {
__reserved_29 0:29:3 72;
signal_only_odd 0:28:1 72;
end_pad_odd 0:26:2 72;
start_pad_odd 0:24:2 72;
id_based_order_odd 0:23:1 72;
relaxed_order_odd 0:22:1 72;
no_snoop_odd 0:21:1 72;
target_64_odd 0:20:1 72;
cpp_target_odd 0:16:4 72;
__reserved_13 0:13:3 72;
signal_only_even 0:12:1 72;
end_pad_even 0:10:2 72;
start_pad_even 0:8:2 72;
id_based_order_even 0:7:1 72;
relaxed_order_even 0:6:1 72;
no_snoop_even 0:5:1 72;
target_64_even 0:4:1 72;
cpp_target_even 0:0:4 72;
}
.%type P2 78
.%type P2 145
.%type S16 nfp_pcie_dma_cmd{
__unnamed 0 146;
}
.%type S16 {
__unnamed 0 147;
__raw 0 148;
}
.%type S16 {
cpp_addr_lo 0:0:32 72;
mode_sel 4:30:2 72;
dma_mode 4:14:16 72;
cpp_token 4:12:2 72;
dma_cfg_index 4:8:4 72;
cpp_addr_hi 4:0:8 72;
pcie_addr_lo 8:0:32 72;
length 12:20:12 72;
rid 12:12:8 72;
rid_override 12:11:1 72;
trans_class 12:8:3 72;
pcie_addr_hi 12:0:8 72;
}
.%type A16 72
.%type P2 145
.%type P2 72
.%type P3 152
.%type S256 macstats_port{
RxPIfInOctetsLo 0 72;
RxPIfInOctetsHi 4 132;
RxPIfInOctetsHi_res 5 153;
RxFrameTooLongErrors 8 72;
RxInRangeLengthErrors 12 72;
RxVlanReceivedOK 16 72;
RxPIfInErrors 20 72;
RxPIfInBroadCastPkts 24 72;
RxPStatsDropEvents 28 72;
RxAlignmentErrors 32 72;
RxPauseMacCtlFrames 36 72;
RxFramesReceivedOK 40 72;
RxFrameCheckSequenceErrors 44 72;
RxPIfInUniCastPkts 48 72;
RxPIfInMultiCastPkts 52 72;
RxPStatsPkts 56 72;
RxPStatsUndersizePkts 60 72;
RxPStatsPkts64octets 64 72;
RxPStatsPkts65to127octets 68 72;
RxPStatsPkts512to1023octets 72 72;
RxPStatsPkts1024to1518octets 76 72;
RxPStatsJabbers 80 72;
RxPStatsFragments 84 72;
RxCBFCPauseFramesReceived2 88 72;
RxCBFCPauseFramesReceived3 92 72;
RxPStatsPkts128to255octets 96 72;
RxPStatsPkts256to511octets 100 72;
RxPStatsPkts1519toMaxoctets 104 72;
RxPStatsOversizePkts 108 72;
RxCBFCPauseFramesReceived0 112 72;
RxCBFCPauseFramesReceived1 116 72;
RxCBFCPauseFramesReceived4 120 72;
RxCBFCPauseFramesReceived5 124 72;
RxCBFCPauseFramesReceived6 128 72;
RxCBFCPauseFramesReceived7 132 72;
RxMacCtlFramesReceived 136 72;
unused0 140 72;
unused1 144 72;
unused2 148 72;
unused3 152 72;
unused4 156 72;
TxPIfOutOctetsLo 160 72;
TxPIfOutOctetsHi 164 132;
TxPIfOutOctetsHi_res 165 154;
TxVlanTransmittedOK 168 72;
TxPIfOutErrors 172 72;
TxPIfOutBroadCastPkts 176 72;
TxPStatsPkts64octets 180 72;
TxPStatsPkts256to511octets 184 72;
TxPStatsPkts512to1023octets 188 72;
TxPauseMacCtlFramesTransmitted 192 72;
TxFramesTransmittedOK 196 72;
TxPIfOutUniCastPkts 200 72;
TxPIfOutMultiCastPkts 204 72;
TxPStatsPkts65to127octets 208 72;
TxPStatsPkts128to255octets 212 72;
TxPStatsPkts1024to1518octets 216 72;
TxPStatsPkts1518toMAXoctets 220 72;
TxCBFCPauseFramesTransmitted0 224 72;
TxCBFCPauseFramesTransmitted1 228 72;
TxCBFCPauseFramesTransmitted4 232 72;
TxCBFCPauseFramesTransmitted5 236 72;
TxCBFCPauseFramesTransmitted2 240 72;
TxCBFCPauseFramesTransmitted3 244 72;
TxCBFCPauseFramesTransmitted6 248 72;
TxCBFCPauseFramesTransmitted7 252 72;
}
.%type A3 132
.%type A3 132
.%type P3 156
.%type S512 macstats_port_accum{
RxPIfInOctets 0 94;
RxPIfInOctets_unused 8 94;
RxFrameTooLongErrors 16 94;
RxInRangeLengthErrors 24 94;
RxVlanReceivedOK 32 94;
RxPIfInErrors 40 94;
RxPIfInBroadCastPkts 48 94;
RxPStatsDropEvents 56 94;
RxAlignmentErrors 64 94;
RxPauseMacCtlFrames 72 94;
RxFramesReceivedOK 80 94;
RxFrameCheckSequenceErrors 88 94;
RxPIfInUniCastPkts 96 94;
RxPIfInMultiCastPkts 104 94;
RxPStatsPkts 112 94;
RxPStatsUndersizePkts 120 94;
RxPStatsPkts64octets 128 94;
RxPStatsPkts65to127octets 136 94;
RxPStatsPkts512to1023octets 144 94;
RxPStatsPkts1024to1518octets 152 94;
RxPStatsJabbers 160 94;
RxPStatsFragments 168 94;
RxCBFCPauseFramesReceived2 176 94;
RxCBFCPauseFramesReceived3 184 94;
RxPStatsPkts128to255octets 192 94;
RxPStatsPkts256to511octets 200 94;
RxPStatsPkts1519toMaxoctets 208 94;
RxPStatsOversizePkts 216 94;
RxCBFCPauseFramesReceived0 224 94;
RxCBFCPauseFramesReceived1 232 94;
RxCBFCPauseFramesReceived4 240 94;
RxCBFCPauseFramesReceived5 248 94;
RxCBFCPauseFramesReceived6 256 94;
RxCBFCPauseFramesReceived7 264 94;
RxMacCtlFramesReceived 272 94;
unused0 280 94;
unused1 288 94;
unused2 296 94;
unused3 304 94;
unused4 312 94;
TxPIfOutOctets 320 94;
TxPIfOutOctets_unused 328 94;
TxVlanTransmittedOK 336 94;
TxPIfOutErrors 344 94;
TxPIfOutBroadCastPkts 352 94;
TxPStatsPkts64octets 360 94;
TxPStatsPkts256to511octets 368 94;
TxPStatsPkts512to1023octets 376 94;
TxPauseMacCtlFramesTransmitted 384 94;
TxFramesTransmittedOK 392 94;
TxPIfOutUniCastPkts 400 94;
TxPIfOutMultiCastPkts 408 94;
TxPStatsPkts65to127octets 416 94;
TxPStatsPkts128to255octets 424 94;
TxPStatsPkts1024to1518octets 432 94;
TxPStatsPkts1518toMAXoctets 440 94;
TxCBFCPauseFramesTransmitted0 448 94;
TxCBFCPauseFramesTransmitted1 456 94;
TxCBFCPauseFramesTransmitted4 464 94;
TxCBFCPauseFramesTransmitted5 472 94;
TxCBFCPauseFramesTransmitted2 480 94;
TxCBFCPauseFramesTransmitted3 488 94;
TxCBFCPauseFramesTransmitted6 496 94;
TxCBFCPauseFramesTransmitted7 504 94;
}
.%type P3 158
.%type S128 macstats_channel{
RxCIfInOctetsLo 0 72;
RxCIfInOctetsHi 4 132;
RxCIfInOctetsHi_res 5 159;
RxCStatsOctetsLo 8 72;
RxCStatsOctetsHi 12 132;
RxCStatsOctetsHi_res 13 160;
RxCIfInErrors 16 72;
RxCIfInUniCastPkts 20 72;
RxCIfInMultiCastPkts 24 72;
RxCIfInBroadCastPkts 28 72;
RxCStatsPkts 32 72;
RxCStatsPkts64octets 36 72;
RxCStatsPkts65to127octets 40 72;
RxCStatsPkts128to255octets 44 72;
RxCStatsPkts256to511octets 48 72;
RxCStatsPkts512to1023octets 52 72;
RxCStatsPkts1024to1518octets 56 72;
RxCStatsPkts1519toMaxoctets 60 72;
RxChanFramesReceivedOK 64 72;
RxChanVlanReceivedOK 68 72;
unused0 72 72;
unused1 76 72;
unused2 80 72;
unused3 84 72;
unused4 88 72;
unused5 92 72;
TxCIfOutOctetsLo 96 72;
TxCIfOutOctetsHi 100 132;
TxCIfOutOctetsHi_res 101 161;
TxCIfOutErrors 104 72;
TxCIfOutUniCastPkts 108 72;
TxChanFramesTransmittedOK 112 72;
TxChanVlanTransmittedOK 116 72;
TxCIfOutMultiCastPkts 120 72;
TxCIfOutBroadCastPkts 124 72;
}
.%type A3 132
.%type A3 132
.%type A3 132
.%type P3 163
.%type S256 macstats_channel_accum{
RxCIfInOctets 0 94;
RxCIfInOctets_unused 8 94;
RxCStatsOctets 16 94;
RxCStatsOctets_unused 24 94;
RxCIfInErrors 32 94;
RxCIfInUniCastPkts 40 94;
RxCIfInMultiCastPkts 48 94;
RxCIfInBroadCastPkts 56 94;
RxCStatsPkts 64 94;
RxCStatsPkts64octets 72 94;
RxCStatsPkts65to127octets 80 94;
RxCStatsPkts128to255octets 88 94;
RxCStatsPkts256to511octets 96 94;
RxCStatsPkts512to1023octets 104 94;
RxCStatsPkts1024to1518octets 112 94;
RxCStatsPkts1519toMaxoctets 120 94;
RxChanFramesReceivedOK 128 94;
RxChanVlanReceivedOK 136 94;
unused0 144 94;
unused1 152 94;
unused2 160 94;
unused3 168 94;
unused4 176 94;
unused5 184 94;
TxCIfOutOctets 192 94;
TxCIfOutOctets_unused 200 94;
TxCIfOutErrors 208 94;
TxCIfOutUniCastPkts 216 94;
TxChanFramesTransmittedOK 224 94;
TxChanVlanTransmittedOK 232 94;
TxCIfOutMultiCastPkts 240 94;
TxCIfOutBroadCastPkts 248 94;
}
.%type U4
.%type S4 {
__reserved_16 0:16:16 164;
source 0:4:12 164;
type 0:0:4 164;
}
.%type S4 {
__reserved_21 0:21:11 164;
overflow 0:20:1 164;
hwm 0:16:4 164;
__reserved_12 0:12:4 164;
read 0:8:4 164;
__reserved_4 0:4:4 164;
write 0:0:4 164;
}
.%type P3 168
.%type U4
.%type S4 nfp_mecsr_prev_alu{
__unnamed 0 170;
}
.%type S4 {
__unnamed 0 171;
__raw 0 164;
}
.%type S4 {
data16 0:16:16 164;
res 0:15:1 164;
ov_sig_ctx 0:14:1 164;
ov_sig_num 0:13:1 164;
length 0:8:5 164;
ov_len 0:7:1 164;
ov_bm_csr 0:6:1 164;
ove_data 0:3:3 164;
ove_master 0:1:2 164;
ov_sm 0:0:1 164;
}
.%type A8 164
.%type I4
.%type P12 168
.%type U8
.%type A8 164
.%type P3 168
.%type S8 pkt_cntr_addr{
hi 0 164;
lo 4 164;
}
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 173
.%type S4 stats_push_cmd{
__unnamed 0 182;
__raw 0 164;
}
.%type S4 {
base 0:30:2 164;
addrs 0:3:19 164;
}
.%type U2
.%type S4 stats_log_cmd{
__unnamed 0 185;
__raw 0 164;
}
.%type S4 {
pack 0:16:2 186;
bytes 0:0:16 164;
}
.%type E4 stats_addr_pack{
STATS_ALL_16_BIT_PACKED 1;
STATS_ALL_32_BIT_UNPACKED 2;
STATS_FIRST_32_BIT_UNPACKED_ONLY 3;
}
.%type S4 stats_addr{
__unnamed 0 188;
__raw 0 164;
}
.%type S4 {
base 0:30:2 164;
addrs 0:0:19 164;
}
.%type P2 164
.%type P2 175
.%type P12 192
.%type S4 event_cls_filter{
}
.%type S4 nfp_em_filter_status{
__unnamed 0 194;
}
.%type S4 {
count32 0 195;
count16 0 196;
bitmask32 0 197;
bitmask16 0 198;
event 0 199;
__raw 0 164;
}
.%type S4 {
cnt32 0:0:32 164;
}
.%type S4 {
tmout 0:29:3 164;
upcnt 0:23:6 164;
__reserved_22 0:22:1 164;
override 0:16:6 164;
cnt16 0:0:16 164;
}
.%type S4 {
mask32 0:0:32 164;
}
.%type S4 {
tmout 0:29:3 164;
upcnt 0:23:6 164;
override 0:20:3 164;
cnt4 0:16:4 164;
mask16 0:0:16 164;
}
.%type S4 {
tmout 0:29:3 164;
upcnt 0:23:6 164;
__reserved_22 0:22:1 164;
cnt2 0:20:2 164;
event 0:0:20 164;
}
.%type P12 201
.%type U1
.%type P2 168
.%type P2 164
.%type P2 164
.%type A40 164
.%type P3 207
.%type S4 synch_cnt{
value 0 164;
}
.%type P12 209
.%type S8 sem{
next_credit 0 173;
last_complete 4 173;
}
.%type P2 168
.%type A64 175
.%type P2 168
.%type U4
.%type U1
.%type P2 216
.%type U4
.%type I4
.%type P2 219
.%type S4 pkt_status_t{
__unnamed 0 220;
__raw 0 213;
}
.%type S4 {
error 0:31:1 213;
last_seg_rcvd 0:30:1 213;
first_seg_rcvd 0:29:1 213;
sent_to_me 0:28:1 213;
not_valid 0:27:1 213;
owned_by_me 0:26:1 213;
owner 0:24:2 213;
resv_0 0:18:6 213;
size 0:16:2 213;
resv_1 0:10:6 213;
ctm_addr_div256 0:0:10 213;
}
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 217
.%type E4 PKT_CTM_SIZE{
PKT_CTM_SIZE_256 0;
PKT_CTM_SIZE_512 1;
PKT_CTM_SIZE_1024 2;
PKT_CTM_SIZE_2048 3;
}
.%type P2 216
.%type P2 213
.%type P2 213
.%type S4 pkt_ms_info{
off_enc 0 228;
len_adj 2 228;
}
.%type U2
.%type A8 213
.%type P2 216
.%type P2 227
.%type S4 pkt_iref_csr0{
__unnamed 0 233;
}
.%type S4 {
__unnamed 0 234;
__raw 0 213;
}
.%type S4 {
resv0 0:30:2 213;
seq 0:16:14 213;
resv1 0:8:8 213;
seqr 0:0:8 213;
}
.%type S4 pkt_iref_palu{
__unnamed 0 236;
}
.%type S4 {
__unnamed 0 237;
__raw 0 213;
}
.%type S4 {
resv0 0:30:2 213;
nbi 0:28:2 213;
resv1 0:26:2 213;
txq 0:16:10 213;
resv2 0:13:3 213;
ms_off 0:8:5 213;
magic 0:0:8 213;
}
.%type P12 239
.%type S8 ctm_pkt_credits{
pkts 0 213;
bufs 4 213;
}
.%type S4 pe_pkt_alloc_res{
__unnamed 0 241;
}
.%type S4 {
__unnamed 0 242;
__raw 0 213;
}
.%type S4 {
resv 0:30:2 213;
pnum 0:20:10 213;
pkt_credit 0:9:11 213;
buf_credit 0:0:9 213;
}
.%type S4 pe_credit_get_res{
__unnamed 0 244;
}
.%type S4 {
__unnamed 0 245;
__raw 0 213;
}
.%type S4 {
resv 0:20:12 213;
pkt_credit 0:9:11 213;
buf_credit 0:0:9 213;
}
.%type P3 247
.%type U4
.%type P3 247
.%type U4
.%type S8 sem{
next_credit 0 251;
last_complete 4 251;
}
.%type I4
.%type U4
.%type P2 254
.%type U4
.%type P2 252
.%type P2 254
.%type I4
.%type A64 252
.%type A40 252
.%type S4 _ip6_ext{
nh 0 261;
len 1 261;
pad0 2 262;
}
.%type U1
.%type U2
.%type U4
.%type A16 265
.%type U1
.%type A32768 265
.%type A16 265
.%type A2048 265
.%type A16 265
.%type A2048 265
.%type A16 265
.%type A2048 265
.%type A41943040 265
.%type A10485760 265
.%type P2 263
.%type P2 277
.%type S8 SIGNAL_PAIR{
even 0 278;
odd 4 278;
}
.%type I4
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 263
.%type P2 278
.%type U4
.%type S4 {
__reserved_16 0:16:16 282;
source 0:4:12 282;
type 0:0:4 282;
}
.%type S4 {
__reserved_21 0:21:11 282;
overflow 0:20:1 282;
hwm 0:16:4 282;
__reserved_12 0:12:4 282;
read 0:8:4 282;
__reserved_4 0:4:4 282;
write 0:0:4 282;
}
.%type S4 {
__reserved_5 0:5:27 282;
msi_vec_num 0:0:5 282;
}
.%type S4 {
__reserved_8 0:8:24 282;
msix_vec_num 0:0:8 282;
}
.%type A16 288
.%type U1
.%type A32768 288
.%type A16 288
.%type A2048 288
.%type A16 288
.%type A2048 288
.%type A16 288
.%type A2048 288
.%type A41943040 288
.%type A10485760 288
.%type P12 299
.%type U4
.%type P12 288
.%type I4
.%type P2 299
.%type P2 301
.%type P2 299
.%type P3 299
.%type S4 nfp_ctm_ring_base{
__unnamed 0 307;
}
.%type S4 {
__unnamed 0 308;
__raw 0 282;
}
.%type S4 {
size 0:29:3 282;
status_type 0:28:1 282;
__reserved_18 0:18:10 282;
base 0:9:9 282;
__reserved_0 0:0:9 282;
}
.%type P2 282
.%type S4 nfp_em_filter_status{
__unnamed 0 311;
}
.%type S4 {
count32 0 312;
count16 0 313;
bitmask32 0 314;
bitmask16 0 315;
event 0 316;
__raw 0 282;
}
.%type S4 {
cnt32 0:0:32 282;
}
.%type S4 {
tmout 0:29:3 282;
upcnt 0:23:6 282;
__reserved_22 0:22:1 282;
override 0:16:6 282;
cnt16 0:0:16 282;
}
.%type S4 {
mask32 0:0:32 282;
}
.%type S4 {
tmout 0:29:3 282;
upcnt 0:23:6 282;
override 0:20:3 282;
cnt4 0:16:4 282;
mask16 0:0:16 282;
}
.%type S4 {
tmout 0:29:3 282;
upcnt 0:23:6 282;
__reserved_22 0:22:1 282;
cnt2 0:20:2 282;
event 0:0:20 282;
}
.%type P12 318
.%type S4 event_cls_filter{
}
.%type P2 282
.%type P2 299
.%type P2 322
.%type S16 nfp_pcie_dma_cmd{
__unnamed 0 323;
}
.%type S16 {
__unnamed 0 324;
__raw 0 325;
}
.%type S16 {
cpp_addr_lo 0:0:32 282;
mode_sel 4:30:2 282;
dma_mode 4:14:16 282;
cpp_token 4:12:2 282;
dma_cfg_index 4:8:4 282;
cpp_addr_hi 4:0:8 282;
pcie_addr_lo 8:0:32 282;
length 12:20:12 282;
rid 12:12:8 282;
rid_override 12:11:1 282;
trans_class 12:8:3 282;
pcie_addr_hi 12:0:8 282;
}
.%type A16 282
.%type P2 282
.%type P2 328
.%type S16 qc_bitmask{
bmsk_lo 0 282;
bmsk_hi 4 282;
proc 8 282;
curr 12 282;
}
.%type P2 330
.%type S20 qc_queue_config{
watermark 0 331;
size 4 332;
event_data 8 282;
event_type 12 333;
ptr 16 282;
}
.%type E4 pcie_qc_watermark{
PCIE_QC_WM_4 0;
PCIE_QC_WM_8 1;
PCIE_QC_WM_16 2;
PCIE_QC_WM_32 3;
PCIE_QC_WM_64 4;
PCIE_QC_WM_128 5;
PCIE_QC_WM_256 6;
PCIE_QC_WM_512 7;
}
.%type E4 pcie_qc_q_size{
PCIE_QC_SZ_256 0;
PCIE_QC_SZ_512 1;
PCIE_QC_SZ_1k 2;
PCIE_QC_SZ_2k 3;
PCIE_QC_SZ_4k 4;
PCIE_QC_SZ_8k 5;
PCIE_QC_SZ_16k 6;
PCIE_QC_SZ_32k 7;
PCIE_QC_SZ_64k 8;
PCIE_QC_SZ_128k 9;
PCIE_QC_SZ_256k 10;
}
.%type E4 pcie_qc_event{
PCIE_QC_EVENT_NO_EVENT 0;
PCIE_QC_EVENT_NOT_EMPTY 1;
PCIE_QC_EVENT_GE_MARK 2;
PCIE_QC_EVENT_LT_MARK 3;
}
.%type P2 335
.%type S32 qc_xfers{
x0 0 282;
x1 4 282;
x2 8 282;
x3 12 282;
x4 16 282;
x5 20 282;
x6 24 282;
x7 28 282;
}
.%type P2 301
.%type P2 328
.%type P2 339
.%type S8 qc_bmsk_updates{
bmsk_lo 0 282;
bmsk_hi 4 282;
}
.%type P2 341
.%type S28 check_queues_consts{
pcie_isl 0 282;
max_retries 4 282;
batch_sz 8 282;
queue_type 12 282;
pending_test 16 282;
event_data 20 282;
event_type 24 282;
}
.%type P6 343
.%type S32 queue_info{
wptr 0 282;
sptr 4 282;
ring_sz_msk 8 282;
dummy 12 344;
}
.%type A20 282
.%type S4 nfp_qc_sts_hi{
__unnamed 0 346;
}
.%type S4 {
__unnamed 0 347;
__raw 0 282;
}
.%type S4 {
__reserved_31 0:31:1 282;
overflowed 0:30:1 282;
underflowed 0:29:1 282;
wmreached 0:28:1 282;
full 0:27:1 282;
empty 0:26:1 282;
__reserved_25 0:25:1 282;
watermark 0:22:3 282;
size 0:18:4 282;
writeptr 0:0:18 282;
}
.%type E4 qc_ptr_type{
QC_RPTR 0;
QC_WPTR 1;
}
.%type P2 282
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 282
.%type S4 nfp_qc_sts_lo{
__unnamed 0 353;
}
.%type S4 {
__unnamed 0 354;
__raw 0 282;
}
.%type S4 {
rptr_enable 0:31:1 282;
overflowed 0:30:1 282;
underflowed 0:29:1 282;
wmreached 0:28:1 282;
full 0:27:1 282;
empty 0:26:1 282;
event_data 0:20:6 282;
event_type 0:18:2 282;
readptr 0:0:18 282;
}
.%type S4 nfp_qc_add_rptr{
__unnamed 0 356;
}
.%type S4 {
__unnamed 0 357;
__raw 0 282;
}
.%type S4 {
__reserved_18 0:18:14 282;
val 0:0:18 282;
}
.%type U4
.%type A16 360
.%type U1
.%type A32768 360
.%type A16 360
.%type A2048 360
.%type A16 360
.%type A2048 360
.%type A16 360
.%type A2048 360
.%type A41943040 360
.%type A10485760 360
.%type P2 371
.%type I4
.%type P2 373
.%type S4 nfd_cfg_msg{
__unnamed 0 374;
}
.%type S4 {
__unnamed 0 375;
__raw 0 358;
}
.%type S4 {
msg_valid 0:31:1 358;
error 0:30:1 358;
interested 0:29:1 358;
up_bit 0:28:1 358;
spare 0:16:12 358;
queue 0:8:8 358;
vnic 0:0:8 358;
}
.%type P3 360
.%type P3 378
.%type U4
.%type P3 360
.%type P2 371
.%type S8 SIGNAL_PAIR{
even 0 371;
odd 4 371;
}
.%type I4
.%type P6 384
.%type U1
.%type P12 386
.%type I1
.%type U4
.%type P2 385
.%type P2 383
.%type P12 391
.%type U4
.%type P6 391
.%type U8
.%type P3 386
.%type P2 394
.%type P3 391
.%type P2 398
.%type U4
.%type P2 398
.%type U4
.%type S8 generic_ind_t{
alu_ind 0 402;
csr_ind 4 404;
}
.%type S4 override_alu_ind_t{
__unnamed 0 403;
value 0 400;
}
.%type S4 {
data16 0:16:16 400;
reserved 0:15:1 400;
override_signal_ctx 0:14:1 400;
override_signal_num 0:13:1 400;
ref_count 0:8:5 400;
override_length 0:7:1 400;
override_bytemask_csr 0:6:1 400;
override_data 0:3:3 400;
override_master 0:1:2 400;
override_signal_master 0:0:1 400;
}
.%type S4 override_csr_ind_t{
__unnamed 0 405;
value 0 400;
}
.%type S4 {
reserved_1 0:30:2 400;
island 0:24:6 400;
master 0:20:4 400;
signal_master 0:16:4 400;
signal_ctx 0:13:3 400;
signal_num 0:9:4 400;
reserved_2 0:8:1 400;
byte_mask 0:0:8 400;
}
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 408
.%type I4
.%type P3 410
.%type S16 host_comm_struct{
data 0 400;
thread 4 400;
command 8 400;
reserved 12 400;
}
.%type E4 {
local_csr_ustore_address 0;
local_csr_ustore_data_lower 1;
local_csr_ustore_data_upper 2;
local_csr_ustore_error_status 3;
local_csr_alu_out 4;
local_csr_ctx_arb_cntl 5;
local_csr_ctx_enables 6;
local_csr_cc_enable 7;
local_csr_csr_ctx_pointer 8;
local_csr_pc_breakpoint_0 9;
local_csr_pc_breakpoint_1 10;
local_csr_pc_breakpoint_status 11;
local_csr_lm_register_error_status 12;
local_csr_lm_error_status 13;
local_csr_lm_error_mask 14;
local_csr_indirect_ctx_sts 16;
local_csr_active_ctx_sts 17;
local_csr_indirect_ctx_sig_events 18;
local_csr_active_ctx_sig_events 19;
local_csr_indirect_ctx_wakeup_events 20;
local_csr_active_ctx_wakeup_events 21;
local_csr_indirect_ctx_future_count 22;
local_csr_active_ctx_future_count 23;
local_csr_byte_index 28;
local_csr_t_index 29;
local_csr_indirect_future_count_signal 30;
local_csr_active_future_count_signal 31;
local_csr_nn_put 32;
local_csr_nn_get 33;
local_csr_indirect_lm_addr_0 24;
local_csr_active_lm_addr_0 25;
local_csr_indirect_lm_addr_1 26;
local_csr_active_lm_addr_1 27;
local_csr_indirect_lm_addr_2 36;
local_csr_active_lm_addr_2 37;
local_csr_indirect_lm_addr_3 38;
local_csr_active_lm_addr_3 39;
local_csr_indirect_lm_addr_0_byte_index 56;
local_csr_active_lm_addr_0_byte_index 57;
local_csr_indirect_lm_addr_1_byte_index 58;
local_csr_active_lm_addr_1_byte_index 59;
local_csr_indirect_lm_addr_2_byte_index 40;
local_csr_active_lm_addr_2_byte_index 41;
local_csr_indirect_lm_addr_3_byte_index 42;
local_csr_active_lm_addr_3_byte_index 43;
local_csr_indirect_predicate_cc 44;
local_csr_t_index_byte_index 61;
local_csr_timestamp_low 48;
local_csr_timestamp_high 49;
local_csr_next_neighbor_signal 64;
local_csr_prev_neighbor_signal 65;
local_csr_same_me_signal 66;
local_csr_crc_remainder 80;
local_csr_profile_count 81;
local_csr_pseudo_random_number 82;
local_csr_misc_control 88;
pc_breakpoint_0_mask 89;
pc_breakpoint_1_mask 90;
local_csr_mailbox0 92;
local_csr_mailbox1 93;
local_csr_mailbox2 94;
local_csr_mailbox3 95;
local_csr_mailbox_0 92;
local_csr_mailbox_1 93;
local_csr_mailbox_2 94;
local_csr_mailbox_3 95;
local_csr_cmd_indirect_ref0 100;
local_csr_cmd_indirect_ref1 101;
local_csr_cmd_indirect_ref_0 100;
local_csr_cmd_indirect_ref_1 101;
local_csr_reserved 255;
}
.%type S8 lohi{
hi 0 400;
lo 4 400;
}
.%type U8
.%type I8
.%type S8 two_ints{
i 0 416;
ll 0 414;
}
.%type S8 {
hi 0 408;
lo 4 408;
}
.%type P6 398
.%type P6 400
.%type P6 400
.%type P12 398
.%type P12 400
.%type S16 threelong{
__unnamed 0 423;
ll 0 414;
}
.%type S12 {
a 0 400;
b 4 400;
c 8 400;
}
.%type P2 398
.%type P2 400
.%type P6 413
.%type P2 413
.%type P12 413
.%type P6 430
.%type I1
.%type P2 430
.%type P12 430
.%type P2 400
.%type P3 398
.%type P3 398
.%type A8 400
.%type P3 438
.%type U1
.%type A8 400
.%type P3 441
.%type U2
.%type S16 fourlong{
__unnamed 0 443;
ll 0 414;
}
.%type S16 {
a 0 408;
b 4 408;
c 8 408;
d 12 408;
}
.%type S8 {
__unnamed 0 445;
ll 0 414;
}
.%type S8 {
a 0 408;
b 4 408;
}
.%type P3 413
.%type P3 400
.%type P3 430
.%type P3 408
.%type P3 438
.%type P3 441
.%type P3 400
.%type P3 413
.%scope global
.%var BLM_NBI8_BLQ0_EMU_QD_BASE 1 S _BLM_NBI8_BLQ0_EMU_QD_BASE
.%var BLM_NBI8_BLQ0_EMU_Q_BASE 3 S _BLM_NBI8_BLQ0_EMU_Q_BASE
.%var BLM_NBI8_BLQ1_EMU_QD_BASE 4 S _BLM_NBI8_BLQ1_EMU_QD_BASE
.%var BLM_NBI8_BLQ1_EMU_Q_BASE 5 S _BLM_NBI8_BLQ1_EMU_Q_BASE
.%var BLM_NBI8_BLQ2_EMU_QD_BASE 6 S _BLM_NBI8_BLQ2_EMU_QD_BASE
.%var BLM_NBI8_BLQ2_EMU_Q_BASE 7 S _BLM_NBI8_BLQ2_EMU_Q_BASE
.%var BLM_NBI8_BLQ3_EMU_QD_BASE 8 S _BLM_NBI8_BLQ3_EMU_QD_BASE
.%var BLM_NBI8_BLQ3_EMU_Q_BASE 9 S _BLM_NBI8_BLQ3_EMU_Q_BASE
.%var BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE 10 S _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE
.%var BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE 11 S _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE
.%var svc_cfg_bars 14 S _svc_cfg_bars
.%var nfp_cls_autopush_user_event 16 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event_status 17 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msi_sw_gen 18 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msix_sw_gen 19 R
.%liverange 0 -- 
.%var msix_cls_rx_enabled 20 S _msix_cls_rx_enabled
.%var msix_cls_tx_enabled 21 S _msix_cls_tx_enabled
.%var msix_cls_rx_new_enabled 22 S _msix_cls_rx_new_enabled
.%var msix_cls_tx_new_enabled 23 S _msix_cls_tx_new_enabled
.%var msix_cls_automask 24 S _msix_cls_automask
.%var msix_cls_rx_entries 25 S _msix_cls_rx_entries
.%var msix_cls_tx_entries 27 S _msix_cls_tx_entries
.%var msix_rx_irqc_cfg 29 S _msix_rx_irqc_cfg
.%var msix_tx_irqc_cfg 31 S _msix_tx_irqc_cfg
.%var msix_rx_entries 33 S _msix_rx_entries
.%var msix_tx_entries 35 S _msix_tx_entries
.%var msix_prev_rx_cnt 37 S _msix_prev_rx_cnt
.%var msix_prev_tx_cnt 39 S _msix_prev_tx_cnt
.%var msix_rx_irqc_state 41 S _msix_rx_irqc_state
.%var msix_tx_irqc_state 44 S _msix_tx_irqc_state
.%var nfd_cfg_sig_svc_me0 46 R
.%liverange 0 G1 962:1491
.%var nfd_cfg_sig_app_master0 46 R
.%liverange 0 -- 
.%var cfg_bar_data0 47 R
.%liverange 0 $R1 992:1006
.%liverange 4 $R2 992:1298 1386:1402
.%liverange 8 $R3 992:1220 1386:1402
.%liverange 12 $R4 992:992
.%liverange 16 $R5 992:1225 1386:1402
.%liverange 20 $R6 992:992
.%var cfg_msg0 48 R
.%liverange 0 B2 963:1402 1442:1491
.%var nfp_cls_autopush_user_event 73 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event_status 74 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msi_sw_gen 75 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msix_sw_gen 76 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event 165 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event_status 166 R
.%liverange 0 -- 
.%var libpktdma_sem_sem 250 S _libpktdma_sem_sem
.%var BLM_NBI8_BLQ0_EMU_QD_BASE 264 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_Q_BASE 266 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_QD_BASE 267 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_Q_BASE 268 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_QD_BASE 269 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_Q_BASE 270 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_QD_BASE 271 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_Q_BASE 272 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE 273 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE 274 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event 283 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event_status 284 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msi_sw_gen 285 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msix_sw_gen 286 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_QD_BASE 287 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_Q_BASE 289 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_QD_BASE 290 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_Q_BASE 291 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_QD_BASE 292 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_Q_BASE 293 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_QD_BASE 294 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_Q_BASE 295 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE 296 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE 297 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_QD_BASE 359 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_Q_BASE 361 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_QD_BASE 362 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_Q_BASE 363 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_QD_BASE 364 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_Q_BASE 365 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_QD_BASE 366 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_Q_BASE 367 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE 368 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE 369 R
.%liverange 0 -- 
.%var host_comm 409 R
.%liverange 0 -- 
.%var comm_ready 400 R
.%liverange 0 -- 
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%var nfd_in_lso_cntr_names 12 R
.%liverange 0 -- 
.%var msix_cur_cpp2pci_addr 0 R
.%liverange 0 B2 0:3 6:255 266:308 326:569 580:622 640:817 828:870 888:957 1386:1402
.%var msix_rx_enabled 15 R
.%liverange 0 N$6 0:3 6:6 132:957 1386:1402
.%liverange 4 N$7 0:3 6:6 133:957 1386:1402
.%var msix_tx_enabled 15 R
.%liverange 0 N$8 0:3 6:6 137:957 1386:1402
.%liverange 4 N$9 0:3 6:6 138:957 1386:1402
.%var msix_rx_pending 15 R
.%liverange 0 N$0 0:3 6:957 1386:1402
.%liverange 4 N$1 0:3 6:957 1386:1402
.%var msix_tx_pending 15 R
.%liverange 0 N$2 0:3 6:957 1386:1402
.%liverange 4 N$3 0:3 6:957 1386:1402
.%var msix_automask 15 R
.%liverange 0 N$4 87:87
.%liverange 4 N$5 0:3 6:6 88:957 1386:1402
.%scope function nfd_flr_init_vf_ctrl_bar _nfd_flr_init_vf_ctrl_bar "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" fiid:10 191 226 1442 1491 A3
.%var isl_base 51 R
.%liverange 0 --
.%liverange 4 --
.%var vf_cfg_base 51 R
.%liverange 0 --
.%liverange 4 --
.%var vf 0 R
.%liverange 0 A0 1442:1474
.%var q_base 0 R
.%liverange 0 -- 
.%var cfg 69 R
.%liverange 0 $W0 1442:1461
.%liverange 4 $W1 1443:1461
.%liverange 8 $W2 1444:1461
.%liverange 12 $W3 1445:1461
.%liverange 16 $W4 1446:1461
.%liverange 20 $W5 1447:1461
.%liverange 24 $W6 1448:1461
.%liverange 28 $W7 1449:1461
.%var exn_lsc 0 R
.%liverange 0 $W9 1462:1468
.%var rx_off 0 R
.%liverange 0 $W8 1463:1473
.%var vf_cfg_rd 70 R
.%liverange 0 $R0 1483:1484
.%liverange 4 $R1 1483:1485
.%var vf_cfg_wr 71 R
.%liverange 0 $W0 1484:1490
.%liverange 4 $W1 1485:1490
.%scope function mem_write8 _mem_write8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:981 431 436 1488 1490 -- 1491 222
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R 222
.%liverange 0 A0 1488:1488
.%liverange 4 B3 1488:1490
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 222
.%liverange 0 G2 1490:1490
.%scope function __mem_write8 ___mem_write8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:982 421 428 1488 1490 -- 1491 435
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 427 427
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 222
.%liverange 0 --
.%var addr_lo 72 R 222
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function reg_cp _reg_cp "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/reg_utils.c" fiid:983 270 315 1484 1485 -- 1486 221
.%var d 202 R
.%liverange 0 -- 
.%var s 202 R
.%liverange 0 -- 
.%var n 164 R
.%liverange 0 -- 
.%scope end
.%scope function mem_read8 _mem_read8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:984 258 263 1481 1483 -- 1484 219
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R 219
.%liverange 0 B3 1481:1481
.%liverange 4 A4 1481:1483
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 219
.%liverange 0 G2 1483:1483
.%scope function __mem_read8 ___mem_read8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:985 248 255 1481 1483 -- 1484 262
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 254 254
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 219
.%liverange 0 --
.%var addr_lo 72 R 219
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_write8 _mem_write8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:986 431 436 1471 1473 -- 1474 216
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R 216
.%liverange 0 B4 1471:1471
.%liverange 4 A5 1471:1473
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 216
.%liverange 0 G2 1473:1473
.%scope function __mem_write8 ___mem_write8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:987 421 428 1471 1473 -- 1474 435
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 427 427
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 216
.%liverange 0 --
.%var addr_lo 72 R 216
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_write8 _mem_write8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:988 431 436 1466 1468 -- 1469 213
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R 213
.%liverange 0 A2 1466:1466
.%liverange 4 B5 1466:1468
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 213
.%liverange 0 G2 1468:1468
.%scope function __mem_write8 ___mem_write8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:989 421 428 1466 1468 -- 1469 435
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 427 427
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 213
.%liverange 0 --
.%var addr_lo 72 R 213
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_write64 _mem_write64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:990 278 283 1459 1461 -- 1462 210
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R 210
.%liverange 0 A2 1459:1459
.%liverange 4 B5 1459:1461
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 210
.%liverange 0 G2 1461:1461
.%scope function __mem_write64 ___mem_write64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:991 267 275 1459 1461 -- 1462 282
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 274 274
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 210
.%liverange 0 --
.%var addr_lo 72 R 210
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function msix_qmon_init _msix_qmon_init "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:17 182 201 1403 1441 B1
.%var pcie_isl 0 R
.%liverange 0 --
.%var i 46 R
.%liverange 0 A2 1404:1440
.%var r 66 R
.%liverange 0 -- 
.%var t 66 R
.%liverange 0 -- 
.%var tmp 46 R
.%liverange 0 $W0 1403:1412
.%scope function cls_write _cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:904 182 185 1408 1408 -- 1409 191
.%var data 86 R
.%liverange 0 -- 
.%var addr 79 R 191
.%liverange 0 A0 1408:1408
.%var size 72 R
.%liverange 0 -- 
.%scope function cls_write_be _cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:905 113 118 1408 1408 -- 1409 184
.%var data 86 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 191
.%liverange 0 G2 1408:1408
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:906 104 110 1408 1408 -- 1409 117
.%var data 86 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function cls_write _cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:907 182 185 1406 1406 -- 1407 190
.%var data 86 R
.%liverange 0 -- 
.%var addr 79 R 190
.%liverange 0 A0 1406:1406
.%var size 72 R
.%liverange 0 -- 
.%scope function cls_write_be _cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:908 113 118 1406 1406 -- 1407 184
.%var data 86 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 190
.%liverange 0 G2 1406:1406
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:909 104 110 1406 1406 -- 1407 117
.%var data 86 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function main _main "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc_me.c" fiid:18 141 219 0 1385 -- NIL
.%scope block 144 193
.%var ncfg 46 R
.%liverange 0 -- 
.%scope function ctx_wait _ctx_wait "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:837 40 50 1385 1385 -- 965,1386 191
.%var sig 99 R
.%liverange 0 -- 
.%scope end
.%scope function nfd_cfg_svc_complete_cfg_msg _nfd_cfg_svc_complete_cfg_msg "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\shared\nfd_cfg.c" fiid:838 219 252 1368 1384 -- 1385 176
.%var cfg_msg 372 R
.%liverange 0 -- 
.%var cfg_sig_remote 380 R
.%liverange 0 -- 
.%var next_me 358 R
.%liverange 0 -- 
.%var rnum_out 358 R
.%liverange 0 -- 
.%var rnum_in 358 R
.%liverange 0 -- 
.%var cfg_msg_tmp 373 R 176
.%liverange 0 --
.%var cfg_msg_wr 373 R 176
.%liverange 0 $W0 1376:1379
.%var cfg_msg_rd 373 R 176
.%liverange 0 $R0 1378:1383
.%var ring_addr 358 R 176
.%liverange 0 --
.%var journal_sig 371 R 176
.%liverange 0 G4 1377:1379 1382:1382
.%var get_sig 381 R 176
.%liverange 0 G2 1378:1379 1382:1382
.%liverange 4 G3 1378:1382
.%scope function __mem_ring_journal ___mem_ring_journal "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_ring.c" fiid:841 347 354 1377 1377 -- 1378 240
.%var rnum 72 R
.%liverange 0 -- 
.%var raddr 72 R
.%liverange 0 -- 
.%var data 86 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 353 353
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%scope block 353 353
.%var max_count 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function __mem_ring_get ___mem_ring_get "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_ring.c" fiid:840 237 245 1378 1378 -- 1379 242
.%var rnum 72 R
.%liverange 0 -- 
.%var raddr 72 R
.%liverange 0 -- 
.%var data 77 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sigpair 102 R
.%liverange 0 -- 
.%scope block 243 243
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%scope block 243 243
.%var max_count 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function send_interthread_sig _send_interthread_sig "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\shared\nfd_cfg.c" fiid:839 45 56 1380 1384 -- 1385 250
.%var dst_me 358 R
.%liverange 0 -- 
.%var ctx 358 R
.%liverange 0 -- 
.%var sig_no 358 R
.%liverange 0 -- 
.%var addr 358 R 176
.%liverange 0 --
.%scope end
.%scope end
.%scope function nfd_flr_init_cfg_queue _nfd_flr_init_cfg_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" fiid:842 128 146 1348 1356 -- 1357 176
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var vnic 0 R 176
.%liverange 0 --
.%var event_type 0 R
.%liverange 0 -- 
.%var nfd_cfg_queue 53 R
.%liverange 0 -- 
.%scope function qc_init_queue _qc_init_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:843 93 127 1349 1356 -- 1357 144
.%var pcie_isl 288 R
.%liverange 0 -- 
.%var queue 282 R 176
.%liverange 0 A2 1349:1351
.%var cfg 329 R
.%liverange 0 -- 
.%var queue_base_addr 282 R
.%liverange 0 -- 
.%var config_hi_tmp 345 R
.%liverange 0 -- 
.%var config_hi 345 R 176
.%liverange 0 $W1 1350:1356
.%var config_lo_tmp 352 R
.%liverange 0 -- 
.%var config_lo 352 R 176
.%liverange 0 $W0 1349:1356
.%var s1 301 R 176
.%liverange 0 G3 1353:1356
.%var s2 301 R 176
.%liverange 0 G2 1355:1356
.%scope function __qc_write ___qc_write "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:845 70 89 1351 1353 -- 1354 123
.%var pcie_isl 288 R
.%liverange 0 -- 
.%var queue 282 R
.%liverange 0 -- 
.%var value 351 R
.%liverange 0 -- 
.%var offset 282 R
.%liverange 0 -- 
.%var sync 350 R
.%liverange 0 -- 
.%var sig 303 R
.%liverange 0 -- 
.%var addr_hi 282 R
.%liverange 0 -- 
.%var queue_base_addr 282 R 176
.%liverange 0 B1 1352:1353
.%scope end
.%scope function __qc_write ___qc_write "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:844 70 89 1354 1355 -- 1356 124
.%var pcie_isl 288 R
.%liverange 0 -- 
.%var queue 282 R
.%liverange 0 -- 
.%var value 351 R
.%liverange 0 -- 
.%var offset 282 R
.%liverange 0 -- 
.%var sync 350 R
.%liverange 0 -- 
.%var sig 303 R
.%liverange 0 -- 
.%var addr_hi 282 R
.%liverange 0 -- 
.%var queue_base_addr 282 R 176
.%liverange 0 B0 1354:1355
.%scope end
.%scope end
.%scope end
.%scope function nfd_flr_clr_bar _nfd_flr_clr_bar "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" fiid:846 84 112 1307 1346 -- 1347 176
.%var addr 51 R 176
.%liverange 0 A0 1321:1346
.%liverange 4 B0 1320:1346
.%var zero 52 R 176
.%liverange 0 $W0 1307:1346
.%liverange 4 $W1 1308:1346
.%liverange 8 $W2 1309:1346
.%liverange 12 $W3 1310:1346
.%liverange 16 $W4 1311:1346
.%liverange 20 $W5 1312:1346
.%liverange 24 $W6 1313:1346
.%liverange 28 $W7 1314:1346
.%liverange 32 $W8 1315:1346
.%liverange 36 $W9 1316:1346
.%liverange 40 $W10 1317:1346
.%liverange 44 $W11 1318:1346
.%liverange 48 $W12 1334:1346
.%liverange 52 $W13 1327:1346
.%liverange 56 $W14 1328:1346
.%liverange 60 $W15 1319:1346
.%var copied_bytes 0 R 176
.%liverange 0 A4 1335:1346
.%scope function reg_zero _reg_zero "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/reg_utils.c" fiid:847 264 267 1307 1334 -- 1335 93
.%var s 202 R
.%liverange 0 -- 
.%var n 164 R
.%liverange 0 -- 
.%scope function reg_set _reg_set "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/reg_utils.c" fiid:848 235 261 1307 1334 -- 1335 266
.%var d 202 R
.%liverange 0 -- 
.%var s_val 164 R
.%liverange 0 -- 
.%var n 164 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function mem_write64 _mem_write64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:849 278 283 1324 1326 -- 1327 96
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R 176
.%liverange 0 B3 1324:1324
.%liverange 4 A4 1324:1326
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 176
.%liverange 0 G2 1326:1326
.%scope function __mem_write64 ___mem_write64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:850 267 275 1324 1326 -- 1327 282
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 274 274
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 176
.%liverange 0 --
.%var addr_lo 72 R 176
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_write64 _mem_write64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:851 278 283 1331 1333 -- 1334 104
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 176
.%liverange 0 G2 1333:1333
.%scope function __mem_write64 ___mem_write64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:852 267 275 1331 1333 -- 1334 282
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 274 274
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 176
.%liverange 0 --
.%var addr_lo 72 R 176
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_write64 _mem_write64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:853 278 283 1338 1340 -- 1341 110
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 176
.%liverange 0 G2 1340:1340
.%scope function __mem_write64 ___mem_write64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:854 267 275 1338 1340 -- 1341 282
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 274 274
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 176
.%liverange 0 --
.%var addr_lo 72 R 176
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function msix_qmon_reconfig _msix_qmon_reconfig "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:855 398 487 1003 1297 -- 1038,1298 176
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var vnic 0 R 176
.%liverange 0 A4 1005:1283
.%var cfg_bar 58 R 176
.%liverange 0 A8 1003:1283
.%liverange 4 A3 1003:1283
.%var cfg_bar_data 67 R
.%liverange 0 -- 
.%var control 0 R 176
.%liverange 0 B3 1006:1041
.%var update 0 R 176
.%liverange 0 B7 1007:1219
.%var vf_tx_rings_new 15 R 176
.%liverange 0 A2 1003:1011 1013:1219 1223:1297
.%liverange 4 B1 1003:1019 1021:1025 1027:1035 1037:1297
.%var vf_rx_rings_new 15 R 176
.%liverange 0 B0 1003:1011 1016:1019 1022:1025 1029:1097 1113:1117 1175:1177 1197:1297
.%liverange 4 A0 1003:1011 1015:1019 1023:1025 1030:1097 1114:1114 1116:1117 1176:1177 1198:1198 1200:1297
.%var queues 15 R
.%liverange 0 -- 
.%var ack_sig 46 R 176
.%liverange 0 G15 1297:1297
.%scope function msix_reconfig_rings _msix_reconfig_rings.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:856 221 319 1060 1136 -- 1137 464
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var vnic 0 R
.%liverange 0 -- 
.%var cfg_bar 58 R
.%liverange 0 -- 
.%var rx_rings 46 R
.%liverange 0 -- 
.%var vf_rings 15 R
.%liverange 0 -- 
.%var qnum 0 R 176
.%liverange 0 A6 1076:1084
.%var rings 15 R 176
.%liverange 0 B0 1060:1097 1113:1117
.%liverange 4 A0 1060:1097 1114:1114 1116:1117
.%var ring 0 R
.%liverange 0 -- 
.%var entry 0 R 176
.%liverange 0 A5 1083:1089
.%var entry_r 0 R 176
.%liverange 0 $R0 1082:1083
.%var tmp_r 0 R 176
.%liverange 0 $R0 1085:1086
.%var tmp_w 0 R 176
.%liverange 0 $W0 1060:1136
.%var cls_addr 66 R 176
.%liverange 0 --
.%var entry_addr 58 R 176
.%liverange 0 A5 1079:1080
.%liverange 4 B4 1078:1082
.%var queues 15 R
.%liverange 0 -- 
.%var new_queues_en 15 R
.%liverange 0 -- 
.%var vf_queue_mask 15 R 176
.%liverange 0 B10 1118:1120
.%liverange 4 A10 1118:1125
.%scope function ffs64 _ffs64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:857 152 167 1062 1071 -- 1072 241
.%var data 94 R
.%liverange 0 -- 
.%var hi 72 R 176
.%liverange 0 B3 1066:1069
.%var result 72 R 176
.%liverange 0 B3 1065:1065 1070:1071
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:859 144 149 1069 1069 -- 1070 162
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 176
.%liverange 0 B3 1069:1069
.%scope end
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:858 144 149 1065 1065 -- 1066 158
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 176
.%liverange 0 B3 1065:1065
.%scope end
.%scope end
.%scope function mem_read32_le _mem_read32_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:860 201 206 1080 1082 -- 1083 263
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 176
.%liverange 0 G2 1082:1082
.%scope function __mem_read32_le ___mem_read32_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:861 190 198 1080 1082 -- 1083 205
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 197 197
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 176
.%liverange 0 --
.%var addr_lo 72 R 176
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function cls_read _cls_read "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:862 169 172 1085 1085 -- 1086 267
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%scope function cls_read_be _cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:863 96 101 1085 1085 -- 1086 171
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 176
.%liverange 0 G2 1085:1085
.%scope function __cls_read_be ___cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:864 87 93 1085 1085 -- 1086 100
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function cls_write _cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:865 182 185 1087 1087 -- 1088 269
.%var data 86 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%scope function cls_write_be _cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:866 113 118 1087 1087 -- 1088 184
.%var data 86 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 176
.%liverange 0 G2 1087:1087
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:867 104 110 1087 1087 -- 1088 117
.%var data 86 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function mem_write8_le _mem_write8_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:868 449 454 1092 1094 -- 1095 273
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R 176
.%liverange 0 B3 1092:1092
.%liverange 4 A6 1092:1094
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 176
.%liverange 0 G2 1094:1094
.%scope function __mem_write8_le ___mem_write8_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:869 439 446 1092 1094 -- 1095 453
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 445 445
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 176
.%liverange 0 --
.%var addr_lo 72 R 176
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function msix_reconfig_rings _msix_reconfig_rings.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:870 221 319 1130 1218 -- 1219 465
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var vnic 0 R
.%liverange 0 -- 
.%var cfg_bar 58 R
.%liverange 0 -- 
.%var rx_rings 46 R
.%liverange 0 -- 
.%var vf_rings 15 R
.%liverange 0 -- 
.%var qnum 0 R 176
.%liverange 0 A0 1153:1161
.%var rings 15 R 176
.%liverange 0 A5 1130:1174
.%liverange 4 B3 1131:1174
.%var ring 0 R
.%liverange 0 -- 
.%var entry 0 R 176
.%liverange 0 B0 1160:1166
.%var entry_r 0 R 176
.%liverange 0 $R0 1159:1160
.%var tmp_r 0 R 176
.%liverange 0 $R0 1162:1163
.%var tmp_w 0 R 176
.%liverange 0 $W0 1130:1218
.%var cls_addr 66 R 176
.%liverange 0 --
.%var entry_addr 58 R 176
.%liverange 0 B0 1156:1157
.%liverange 4 A6 1155:1159
.%var queues 15 R 176
.%liverange 0 B5 1183:1218
.%liverange 4 B3 1184:1217
.%var new_queues_en 15 R
.%liverange 0 -- 
.%var vf_queue_mask 15 R 176
.%liverange 0 B10 1178:1188 1202:1205
.%liverange 4 A10 1178:1187 1202:1204
.%scope function ffs64 _ffs64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:871 152 167 1139 1148 -- 1149 241
.%var data 94 R
.%liverange 0 -- 
.%var hi 72 R 176
.%liverange 0 A0 1143:1146
.%var result 72 R 176
.%liverange 0 B0 1142:1142 1147:1148
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:873 144 149 1146 1146 -- 1147 162
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 176
.%liverange 0 A0 1146:1146
.%scope end
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:872 144 149 1142 1142 -- 1143 158
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 176
.%liverange 0 B0 1142:1142
.%scope end
.%scope end
.%scope function mem_read32_le _mem_read32_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:874 201 206 1157 1159 -- 1160 263
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 176
.%liverange 0 G2 1159:1159
.%scope function __mem_read32_le ___mem_read32_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:875 190 198 1157 1159 -- 1160 205
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 197 197
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 176
.%liverange 0 --
.%var addr_lo 72 R 176
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function cls_read _cls_read "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:876 169 172 1162 1162 -- 1163 267
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%scope function cls_read_be _cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:877 96 101 1162 1162 -- 1163 171
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 176
.%liverange 0 G2 1162:1162
.%scope function __cls_read_be ___cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:878 87 93 1162 1162 -- 1163 100
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function cls_write _cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:879 182 185 1164 1164 -- 1165 269
.%var data 86 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%scope function cls_write_be _cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:880 113 118 1164 1164 -- 1165 184
.%var data 86 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 176
.%liverange 0 G2 1164:1164
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:881 104 110 1164 1164 -- 1165 117
.%var data 86 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function mem_write8_le _mem_write8_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:882 449 454 1169 1171 -- 1172 273
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R 176
.%liverange 0 B4 1169:1169
.%liverange 4 A0 1169:1171
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 176
.%liverange 0 G2 1171:1171
.%scope function __mem_write8_le ___mem_write8_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:883 439 446 1169 1171 -- 1172 453
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 445 445
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 176
.%liverange 0 --
.%var addr_lo 72 R 176
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function msix_reconfig_irq_mod _msix_reconfig_irq_mod.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:884 339 380 1221 1253 -- 1254 473
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var vnic 0 R
.%liverange 0 -- 
.%var cfg_bar 58 R
.%liverange 0 -- 
.%var rx_rings 46 R
.%liverange 0 -- 
.%var vf_rings 15 R
.%liverange 0 -- 
.%var qnum 0 R 176
.%liverange 0 B5 1239:1248
.%var rings 15 R 176
.%liverange 0 A5 1224:1253
.%liverange 4 B3 1225:1253
.%var ring 0 R
.%liverange 0 -- 
.%var entry_r 0 R 176
.%liverange 0 $R0 1246:1251
.%var entry_addr 58 R 176
.%liverange 0 B0 1243:1244
.%liverange 4 A6 1242:1246
.%scope function ffs64 _ffs64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:885 152 167 1226 1235 -- 1236 352
.%var data 94 R
.%liverange 0 -- 
.%var hi 72 R 176
.%liverange 0 A0 1230:1233
.%var result 72 R 176
.%liverange 0 B0 1229:1229 1234:1235
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:887 144 149 1233 1233 -- 1234 162
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 176
.%liverange 0 A0 1233:1233
.%scope end
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:886 144 149 1229 1229 -- 1230 158
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 176
.%liverange 0 B0 1229:1229
.%scope end
.%scope end
.%scope function mem_read32_le _mem_read32_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:888 201 206 1244 1246 -- 1247 373
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 176
.%liverange 0 G2 1246:1246
.%scope function __mem_read32_le ___mem_read32_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:889 190 198 1244 1246 -- 1247 205
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 197 197
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 176
.%liverange 0 --
.%var addr_lo 72 R 176
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function msix_reconfig_irq_mod _msix_reconfig_irq_mod.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:890 339 380 1254 1283 -- 1284 474
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var vnic 0 R
.%liverange 0 -- 
.%var cfg_bar 58 R
.%liverange 0 -- 
.%var rx_rings 46 R
.%liverange 0 -- 
.%var vf_rings 15 R
.%liverange 0 -- 
.%var qnum 0 R 176
.%liverange 0 B4 1270:1278
.%var rings 15 R 176
.%liverange 0 A2 1254:1283
.%liverange 4 B1 1254:1283
.%var ring 0 R
.%liverange 0 -- 
.%var entry_r 0 R 176
.%liverange 0 $R0 1277:1281
.%var entry_addr 58 R 176
.%liverange 0 B3 1274:1275
.%liverange 4 A5 1273:1277
.%scope function ffs64 _ffs64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:891 152 167 1256 1265 -- 1266 352
.%var data 94 R
.%liverange 0 -- 
.%var hi 72 R 176
.%liverange 0 A0 1260:1263
.%var result 72 R 176
.%liverange 0 B0 1259:1259 1264:1265
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:893 144 149 1263 1263 -- 1264 162
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 176
.%liverange 0 A0 1263:1263
.%scope end
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:892 144 149 1259 1259 -- 1260 158
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 176
.%liverange 0 B0 1259:1259
.%scope end
.%scope end
.%scope function mem_read32_le _mem_read32_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:894 201 206 1275 1277 -- 1278 373
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 176
.%liverange 0 G2 1277:1277
.%scope function __mem_read32_le ___mem_read32_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:895 190 198 1275 1277 -- 1278 205
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 197 197
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 176
.%liverange 0 --
.%var addr_lo 72 R 176
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function signal_ctx _signal_ctx "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:896 62 67 1296 1296 -- 1297 484
.%var ctx 72 R
.%liverange 0 -- 
.%var sig_no 72 R
.%liverange 0 -- 
.%scope function local_csr_write _local_csr_write "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:897 4430 4437 1296 1296 -- 1297 64
.%var lcsr 411 R
.%liverange 0 -- 
.%var data 400 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function mem_read64 _mem_read64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:898 105 110 990 992 -- 993 176
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R 176
.%liverange 0 B1 990:990
.%liverange 4 A3 990:992
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 176
.%liverange 0 G2 992:992
.%scope function __mem_read64 ___mem_read64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:899 94 102 990 992 -- 993 109
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 101 101
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 176
.%liverange 0 --
.%var addr_lo 72 R 176
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function nfd_cfg_check_cfg_msg _nfd_cfg_check_cfg_msg "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\shared\nfd_cfg.c" fiid:900 59 86 967 978 -- 979 176
.%var cfg_msg 372 R
.%liverange 0 -- 
.%var cfg_sig 370 R
.%liverange 0 -- 
.%var rnum 358 R
.%liverange 0 -- 
.%scope block 63 85
.%var ret 371 R
.%liverange 0 -- 
.%var cfg_msg_rd 373 R 176
.%liverange 0 $R0 974:976 978:978
.%var ring_addr 358 R 176
.%liverange 0 --
.%scope function mem_ring_get _mem_ring_get "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_ring.c" fiid:901 248 263 974 976 -- 978,977 79
.%var rnum 72 R
.%liverange 0 -- 
.%var raddr 72 R
.%liverange 0 -- 
.%var data 77 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sigpair 103 R 176
.%liverange 0 G2 974:976
.%liverange 4 G3 974:976
.%scope function __mem_ring_get ___mem_ring_get "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_ring.c" fiid:902 237 245 974 974 -- 975 253
.%var rnum 72 R
.%liverange 0 -- 
.%var raddr 72 R
.%liverange 0 -- 
.%var data 77 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sigpair 102 R
.%liverange 0 -- 
.%scope block 243 243
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%scope block 243 243
.%var max_count 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function nfd_cfg_init_cfg_msg _nfd_cfg_init_cfg_msg "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\shared\nfd_cfg.c" fiid:903 37 42 963 963 -- 964 150
.%var cfg_sig 370 R
.%liverange 0 -- 
.%var cfg_msg 372 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function ctx_wait _ctx_wait "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:719 40 50 4 5 -- 6 217
.%var sig 99 R
.%liverange 0 -- 
.%scope end
.%scope function msix_qmon_loop _msix_qmon_loop "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:720 870 991 6 957 -- 958 197
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var qnum 46 R
.%liverange 0 -- 
.%var count 0 R 929
.%liverange 0 A3 429:435 743:747
.%var newpkts 0 R
.%liverange 0 -- 
.%var qmask 15 R 923
.%liverange 0 B10 165:374 416:465 485:490 730:737
.%liverange 4 A10 165:373 416:464 485:534 730:782
.%var enabled 15 R 893
.%liverange 0 A5 148:467
.%liverange 4 B6 149:398 400:467
.%var pending 15 R 944
.%liverange 0 A7 468:709 713:956
.%liverange 4 B5 469:709 714:956
.%var ret 46 R
.%liverange 0 -- 
.%var reconfig_sig 46 R 0
.%liverange 0 G15 6:957
.%scope function msix_local_reconfig _msix_local_reconfig.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:721 549 607 7 147 -- 148 886
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var new_enabled 15 R 886
.%liverange 0 A2 17:43 54:80
.%liverange 4 B0 10:43 47:80
.%var tmp64 15 R 886
.%liverange 0 $R0 9:17 46:54 86:87
.%liverange 4 $R1 9:11 46:48 86:88
.%var qnum 46 R
.%liverange 0 -- 
.%var entries 68 R 886
.%liverange 0 $R0 92:93 112:113
.%liverange 4 $R1 92:94 112:114
.%liverange 8 $R2 92:95 112:115
.%liverange 12 $R3 92:96 112:116
.%liverange 16 $R4 92:97 112:117
.%liverange 20 $R5 92:98 112:118
.%liverange 24 $R6 92:99 112:119
.%liverange 28 $R7 92:100 112:120
.%liverange 32 $R8 92:101 112:121
.%liverange 36 $R9 92:102 112:122
.%liverange 40 $R10 92:103 112:123
.%liverange 44 $R11 92:104 112:124
.%liverange 48 $R12 92:105 112:125
.%liverange 52 $R13 92:106 112:126
.%liverange 56 $R14 92:107 112:127
.%liverange 60 $R15 92:108 112:128
.%scope function cls_read _cls_read "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:722 169 172 7 9 -- 10 565
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%scope function cls_read_be _cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:723 96 101 7 9 -- 10 171
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 886
.%liverange 0 G1 9:9
.%scope function __cls_read_be ___cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:724 87 93 7 9 -- 10 100
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function ffs64 _ffs64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:725 152 167 18 27 -- 28 569
.%var data 94 R
.%liverange 0 -- 
.%var hi 72 R 886
.%liverange 0 A0 22:25
.%var result 72 R 886
.%liverange 0 A0 21:21 26:27
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:727 144 149 25 25 -- 26 162
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 886
.%liverange 0 A0 25:25
.%scope end
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:726 144 149 21 21 -- 22 158
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 886
.%liverange 0 A0 21:21
.%scope end
.%scope end
.%scope function cls_read _cls_read "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:728 169 172 44 46 -- 47 576
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%scope function cls_read_be _cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:729 96 101 44 46 -- 47 171
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 886
.%liverange 0 G1 46:46
.%scope function __cls_read_be ___cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:730 87 93 44 46 -- 47 100
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function ffs64 _ffs64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:731 152 167 55 64 -- 65 580
.%var data 94 R
.%liverange 0 -- 
.%var hi 72 R 886
.%liverange 0 A0 59:62
.%var result 72 R 886
.%liverange 0 A0 58:58 63:64
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:733 144 149 62 62 -- 63 162
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 886
.%liverange 0 A0 62:62
.%scope end
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:732 144 149 58 58 -- 59 158
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 886
.%liverange 0 A0 58:58
.%scope end
.%scope end
.%scope function cls_read _cls_read "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:734 169 172 81 86 -- 87 588
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%scope function cls_read_be _cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:735 96 101 81 86 -- 87 171
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 886
.%liverange 0 G1 86:86
.%scope function __cls_read_be ___cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:736 87 93 84 86 -- 87 100
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function cls_read _cls_read "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:737 169 172 89 92 -- 93 592
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%scope function cls_read_be _cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:738 96 101 89 92 -- 93 171
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 886
.%liverange 0 G1 92:92
.%scope function __cls_read_be ___cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:739 87 93 89 92 -- 93 100
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function reg_cp _reg_cp "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/reg_utils.c" fiid:740 270 315 93 108 -- 109 593
.%var d 202 R
.%liverange 0 -- 
.%var s 202 R
.%liverange 0 -- 
.%var n 164 R
.%liverange 0 -- 
.%scope end
.%scope function cls_read _cls_read "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:741 169 172 109 112 -- 113 594
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%scope function cls_read_be _cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:742 96 101 109 112 -- 113 171
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 886
.%liverange 0 G1 112:112
.%scope function __cls_read_be ___cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:743 87 93 109 112 -- 113 100
.%var data 77 R
.%liverange 0 -- 
.%var addr 79 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function reg_cp _reg_cp "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/reg_utils.c" fiid:744 270 315 113 128 -- 129 595
.%var d 202 R
.%liverange 0 -- 
.%var s 202 R
.%liverange 0 -- 
.%var n 164 R
.%liverange 0 -- 
.%scope end
.%scope function signal_ctx _signal_ctx "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:745 62 67 143 143 -- 144 606
.%var ctx 72 R
.%liverange 0 -- 
.%var sig_no 72 R
.%liverange 0 -- 
.%scope function local_csr_write _local_csr_write "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:746 4430 4437 143 143 -- 144 64
.%var lcsr 411 R
.%liverange 0 -- 
.%var data 400 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function ffs64 _ffs64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:747 152 167 152 162 -- 163 895
.%var data 94 R
.%liverange 0 -- 
.%var hi 72 R 895
.%liverange 0 A0 157:160
.%var result 72 R 895
.%liverange 0 B5 156:156 161:162
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:749 144 149 160 160 -- 161 162
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 895
.%liverange 0 A0 160:160
.%scope end
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:748 144 149 156 156 -- 157 158
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 895
.%liverange 0 B5 156:156
.%scope end
.%scope end
.%scope function msix_get_rx_queue_cnt _msix_get_rx_queue_cnt.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:750 638 654 167 171 -- 172 900
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var queue 0 R
.%liverange 0 -- 
.%var addr_hi 0 R 900
.%liverange 0 A2 167:171
.%var addr_lo 0 R 900
.%liverange 0 B0 168:171
.%var rdata 0 R 900
.%liverange 0 $R0 171:171
.%var rsig 46 R 900
.%liverange 0 G1 171:171
.%scope end
.%scope function msix_update_packet_count _msix_update_packet_count.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:751 769 791 183 184 -- 185 903
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var qnum 46 R
.%liverange 0 -- 
.%var rx_queue 46 R
.%liverange 0 -- 
.%var count 0 R
.%liverange 0 -- 
.%var oldpkts 0 R
.%liverange 0 -- 
.%var newpkts 0 R 903
.%liverange 0 B4 183:184
.%scope end
.%scope function msix_send_q_irq _msix_send_q_irq.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:752 809 864 185 370 -- 371 906
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var qnum 46 R
.%liverange 0 -- 
.%var rx_queue 46 R
.%liverange 0 -- 
.%var count 0 R
.%liverange 0 -- 
.%var automask 0 R 906
.%liverange 0 A9 220:271 278:331
.%var entry 0 R 906
.%liverange 0 A3 222:242 278:287
.%var fn 46 R
.%liverange 0 -- 
.%var cfg_bar 15 R 906
.%liverange 0 B4 229:233
.%liverange 4 A2 228:238
.%var mask_r 0 R 906
.%liverange 0 $R0 235:236
.%var mask_w 0 R 906
.%liverange 0 $W0 185:370
.%var ret 46 R 906
.%liverange 0 A6 244:249 280:298 341:370
.%scope function msix_imod_check_can_send _msix_imod_check_can_send.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:753 671 725 185 213 -- 370,202,214 822
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var qnum 46 R
.%liverange 0 -- 
.%var rx_queue 46 R
.%liverange 0 -- 
.%var newpkts 0 R
.%liverange 0 -- 
.%var current_ts 0 R
.%liverange 0 -- 
.%var ts 0 R 906
.%liverange 0 B3 191:198 201:204
.%var pcnt 0 R 906
.%liverange 0 A3 195:212
.%var ticks 0 R 906
.%liverange 0 B3 204:208
.%var cfg_irqc_ticks 0 R 906
.%liverange 0 A2 205:208
.%var cfg_irqc_pkts 0 R 906
.%liverange 0 B4 207:212
.%scope function me_tsc_read _me_tsc_read "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:754 254 262 185 186 -- 187 681
.%var lo 72 R
.%liverange 0 -- 
.%var hi 72 R
.%liverange 0 -- 
.%scope function local_csr_read _local_csr_read "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:756 4414 4427 185 186 -- 187 258
.%var lcsr 411 R
.%liverange 0 -- 
.%var result 400 R 906
.%liverange 0 A3 186:186
.%scope end
.%scope function local_csr_read _local_csr_read "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:755 4414 4427 -1 -1 -- NIL 259
.%var lcsr 411 R
.%liverange 0 -- 
.%var result 400 R 906
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_read32_le _mem_read32_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:757 201 206 233 235 -- 236 843
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 906
.%liverange 0 G1 235:235
.%scope function __mem_read32_le ___mem_read32_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:758 190 198 233 235 -- 236 205
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 197 197
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function mem_write8_le _mem_write8_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:759 449 454 238 238 -- 239 849
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 906
.%liverange 0 G1 238:238
.%scope function __mem_write8_le ___mem_write8_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:760 439 446 238 238 -- 239 453
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 445 445
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function msix_vf_send _msix_vf_send "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix.c" fiid:761 257 322 278 341 -- 342 855
.%var pcie_nr 0 R
.%liverange 0 -- 
.%var bar_nr 0 R
.%liverange 0 -- 
.%var vf_nr 0 R
.%liverange 0 -- 
.%var entry_nr 0 R
.%liverange 0 -- 
.%var mask_en 0 R
.%liverange 0 -- 
.%var addr_hi 0 R 906
.%liverange 0 A4 296:328
.%var addr_lo 0 R 906
.%liverange 0 B4 294:330
.%var data 0 R 906
.%liverange 0 A12 297:327
.%var flags 0 R 906
.%liverange 0 B9 298:333
.%var bar_addr 0 R
.%liverange 0 -- 
.%var msix_table_addr 51 R 906
.%liverange 0 A4 284:289
.%liverange 4 A2 283:288
.%var tmp 65 R 906
.%liverange 0 $R0 293:294
.%liverange 4 $R1 293:296
.%liverange 8 $R2 293:297
.%liverange 12 $R3 293:298
.%var msix_data 0 R 906
.%liverange 0 $W1 327:340
.%var flags_w 0 R 906
.%liverange 0 $W0 333:339
.%var msix_sig 46 R 906
.%liverange 0 G2 330:341
.%var mask_sig 46 R 906
.%liverange 0 G1 338:339 341:341
.%var ret 46 R 906
.%liverange 0 A6 280:298 341:341
.%scope function mem_read8 _mem_read8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:762 258 263 290 293 -- 294 281
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R 906
.%liverange 0 A3 290:293
.%liverange 4 B3 290:293
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 906
.%liverange 0 G1 293:293
.%scope function __mem_read8 ___mem_read8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:763 248 255 290 293 -- 294 262
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 254 254
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 906
.%liverange 0 --
.%var addr_lo 72 R 906
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function pcie_c2p_barcfg_addr _pcie_c2p_barcfg_addr.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix.c" fiid:764 98 113 300 306 -- 307 293
.%var addr_hi 0 R
.%liverange 0 -- 
.%var addr_lo 0 R
.%liverange 0 -- 
.%var req_id 0 R
.%liverange 0 -- 
.%var tmp 0 R 906
.%liverange 0 A2 300:306
.%scope end
.%scope function pcie_c2p_barcfg_set _pcie_c2p_barcfg_set "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:765 32 60 312 324 -- 325 295
.%var pcie_isl 72 R
.%liverange 0 -- 
.%var bar_idx 132 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%var req_id 132 R 906
.%liverange 0 B12 312:324
.%var isl 72 R
.%liverange 0 -- 
.%var bar_addr 72 R 906
.%liverange 0 A13 312:323
.%var tmp 72 R 906
.%liverange 0 A6 314:321
.%var wr_val 72 R 906
.%liverange 0 $W0 321:324
.%var rd_val 72 R 906
.%liverange 0 $R0 323:324
.%var wr_sig 82 R 906
.%liverange 0 G2 322:324
.%var rd_sig 82 R 906
.%liverange 0 G1 323:324
.%scope end
.%scope function __pcie_write ___pcie_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:766 149 157 328 330 -- 331 303
.%var data 86 R
.%liverange 0 -- 
.%var pcie_isl 72 R
.%liverange 0 -- 
.%var bar_idx 132 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 155 155
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr 72 R 906
.%liverange 0 --
.%scope end
.%scope end
.%scope function __mem_write8 ___mem_write8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:767 421 428 336 338 -- 339 308
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R 906
.%liverange 0 B3 336:336
.%liverange 4 A4 336:338
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 427 427
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 906
.%liverange 0 --
.%var addr_lo 72 R 906
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function msix_pf_send _msix_pf_send "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix.c" fiid:768 153 224 242 277 -- 341,342,278 853
.%var pcie_nr 0 R
.%liverange 0 -- 
.%var bar_nr 0 R
.%liverange 0 -- 
.%var entry_nr 0 R
.%liverange 0 -- 
.%var mask_en 0 R
.%liverange 0 -- 
.%var entry_addr_hi 0 R
.%liverange 0 -- 
.%var entry_addr_lo 0 R 906
.%liverange 0 B9 242:275
.%var addr_hi 0 R 906
.%liverange 0 A3 247:268
.%var addr_lo 0 R 906
.%liverange 0 B4 245:270
.%var data 0 R 906
.%liverange 0 B7 248:267
.%var flags 0 R 906
.%liverange 0 A7 249:273
.%var bar_addr 0 R
.%liverange 0 -- 
.%var tmp 64 R 906
.%liverange 0 $R0 243:245
.%liverange 4 $R1 243:247
.%liverange 8 $R2 243:248
.%liverange 12 $R3 243:249
.%var msix_data 0 R 906
.%liverange 0 $W1 267:277
.%var flags_w 0 R 906
.%liverange 0 $W0 273:276
.%var msix_sig 46 R 906
.%liverange 0 G2 243:243 270:277
.%var mask_sig 46 R 906
.%liverange 0 G1 275:276
.%var ret 46 R 906
.%liverange 0 A6 244:249
.%scope function pcie_c2p_barcfg_addr _pcie_c2p_barcfg_addr.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix.c" fiid:769 98 113 250 253 -- 254 195
.%var addr_hi 0 R
.%liverange 0 -- 
.%var addr_lo 0 R
.%liverange 0 -- 
.%var req_id 0 R
.%liverange 0 -- 
.%var tmp 0 R 906
.%liverange 0 A2 250:253
.%scope end
.%scope function pcie_c2p_barcfg_set _pcie_c2p_barcfg_set "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:770 32 60 256 264 -- 265 197
.%var pcie_isl 72 R
.%liverange 0 -- 
.%var bar_idx 132 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%var req_id 132 R
.%liverange 0 -- 
.%var isl 72 R
.%liverange 0 -- 
.%var bar_addr 72 R 906
.%liverange 0 B3 256:263
.%var tmp 72 R 906
.%liverange 0 A4 258:261
.%var wr_val 72 R 906
.%liverange 0 $W0 261:264
.%var rd_val 72 R 906
.%liverange 0 $R0 263:264
.%var wr_sig 82 R 906
.%liverange 0 G2 262:264
.%var rd_sig 82 R 906
.%liverange 0 G1 263:264
.%scope end
.%scope function __pcie_write ___pcie_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:771 149 157 268 270 -- 271 204
.%var data 86 R
.%liverange 0 -- 
.%var pcie_isl 72 R
.%liverange 0 -- 
.%var bar_idx 132 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 155 155
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr 72 R 906
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function msix_imod_irq_issued _msix_imod_irq_issued.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:772 735 756 344 369 -- 371,370 860
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var qnum 46 R
.%liverange 0 -- 
.%var rx_queue 46 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function ffs64 _ffs64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:773 152 167 403 413 -- 414 922
.%var data 94 R
.%liverange 0 -- 
.%var hi 72 R 922
.%liverange 0 A0 408:411
.%var result 72 R 922
.%liverange 0 B1 407:407 412:413
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:775 144 149 411 411 -- 412 162
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 922
.%liverange 0 A0 411:411
.%scope end
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:774 144 149 407 407 -- 408 158
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 922
.%liverange 0 B1 407:407
.%scope end
.%scope end
.%scope function qc_read _qc_read "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:776 58 65 421 423 -- 424 927
.%var pcie_isl 288 R
.%liverange 0 -- 
.%var queue 282 R 927
.%liverange 0 A0 421:421
.%var ptr 348 R
.%liverange 0 -- 
.%var xfer 282 R 927
.%liverange 0 $R0 423:423
.%var sig 301 R 927
.%liverange 0 G1 423:423
.%scope function __qc_read ___qc_read "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:777 29 55 421 423 -- 424 63
.%var pcie_isl 288 R
.%liverange 0 -- 
.%var queue 282 R
.%liverange 0 -- 
.%var ptr 348 R
.%liverange 0 -- 
.%var value 349 R
.%liverange 0 -- 
.%var sync 350 R
.%liverange 0 -- 
.%var sig 303 R
.%liverange 0 -- 
.%var addr_hi 282 R
.%liverange 0 -- 
.%var queue_base_addr 282 R 927
.%liverange 0 A0 422:423
.%var offset 282 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function msix_update_packet_count _msix_update_packet_count.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:778 769 791 434 435 -- 436 931
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var qnum 46 R
.%liverange 0 -- 
.%var rx_queue 46 R
.%liverange 0 -- 
.%var count 0 R
.%liverange 0 -- 
.%var oldpkts 0 R
.%liverange 0 -- 
.%var newpkts 0 R 931
.%liverange 0 A4 434:435
.%scope end
.%scope function msix_imod_check_can_send _msix_imod_check_can_send.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:779 671 725 436 463 -- 453,464 932
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var qnum 46 R
.%liverange 0 -- 
.%var rx_queue 46 R
.%liverange 0 -- 
.%var newpkts 0 R
.%liverange 0 -- 
.%var current_ts 0 R
.%liverange 0 -- 
.%var ts 0 R 932
.%liverange 0 A0 442:449 452:455
.%var pcnt 0 R 932
.%liverange 0 B0 446:463
.%var ticks 0 R 932
.%liverange 0 A0 455:459
.%var cfg_irqc_ticks 0 R 932
.%liverange 0 B1 456:459
.%var cfg_irqc_pkts 0 R 932
.%liverange 0 A2 458:463
.%scope function me_tsc_read _me_tsc_read "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:780 254 262 436 437 -- 438 681
.%var lo 72 R
.%liverange 0 -- 
.%var hi 72 R
.%liverange 0 -- 
.%scope function local_csr_read _local_csr_read "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:782 4414 4427 436 437 -- 438 258
.%var lcsr 411 R
.%liverange 0 -- 
.%var result 400 R 932
.%liverange 0 B0 437:437
.%scope end
.%scope function local_csr_read _local_csr_read "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:781 4414 4427 -1 -1 -- NIL 259
.%var lcsr 411 R
.%liverange 0 -- 
.%var result 400 R 932
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function ffs64 _ffs64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:783 152 167 472 482 -- 483 946
.%var data 94 R
.%liverange 0 -- 
.%var hi 72 R 946
.%liverange 0 A0 477:480
.%var result 72 R 946
.%liverange 0 A5 476:476 481:482
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:785 144 149 480 480 -- 481 162
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 946
.%liverange 0 A0 480:480
.%scope end
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:784 144 149 476 476 -- 477 158
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 946
.%liverange 0 A5 476:476
.%scope end
.%scope end
.%scope function msix_get_rx_queue_cnt _msix_get_rx_queue_cnt.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:786 638 654 487 491 -- 492 951
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var queue 0 R
.%liverange 0 -- 
.%var addr_hi 0 R 951
.%liverange 0 A2 487:491
.%var addr_lo 0 R 951
.%liverange 0 B0 488:491
.%var rdata 0 R 951
.%liverange 0 $R0 491:491
.%var rsig 46 R 951
.%liverange 0 G1 491:491
.%scope end
.%scope function msix_update_packet_count _msix_update_packet_count.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:787 769 791 496 501 -- 502 952
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var qnum 46 R
.%liverange 0 -- 
.%var rx_queue 46 R
.%liverange 0 -- 
.%var count 0 R
.%liverange 0 -- 
.%var oldpkts 0 R
.%liverange 0 -- 
.%var newpkts 0 R 952
.%liverange 0 B3 500:501
.%scope end
.%scope function msix_send_q_irq _msix_send_q_irq.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:788 809 864 497 684 -- 685 955
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var qnum 46 R
.%liverange 0 -- 
.%var rx_queue 46 R
.%liverange 0 -- 
.%var count 0 R
.%liverange 0 -- 
.%var automask 0 R 955
.%liverange 0 B7 534:585 592:645
.%var entry 0 R 955
.%liverange 0 A2 536:556 592:601
.%var fn 46 R
.%liverange 0 -- 
.%var cfg_bar 15 R 955
.%liverange 0 B3 543:547
.%liverange 4 A3 542:552
.%var mask_r 0 R 955
.%liverange 0 $R0 549:550
.%var mask_w 0 R 955
.%liverange 0 $W0 497:684
.%var ret 46 R 955
.%liverange 0 A6 558:563 594:612 655:684
.%scope function msix_imod_check_can_send _msix_imod_check_can_send.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:789 671 725 497 527 -- 684,516,528 822
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var qnum 46 R
.%liverange 0 -- 
.%var rx_queue 46 R
.%liverange 0 -- 
.%var newpkts 0 R
.%liverange 0 -- 
.%var current_ts 0 R
.%liverange 0 -- 
.%var ts 0 R 955
.%liverange 0 A4 505:512 515:521
.%var pcnt 0 R 955
.%liverange 0 A3 509:526
.%var ticks 0 R 955
.%liverange 0 A2 521:522
.%var cfg_irqc_ticks 0 R 955
.%liverange 0 B6 518:522
.%var cfg_irqc_pkts 0 R 955
.%liverange 0 B3 520:526
.%scope function me_tsc_read _me_tsc_read "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:790 254 262 497 498 -- 499 681
.%var lo 72 R
.%liverange 0 -- 
.%var hi 72 R
.%liverange 0 -- 
.%scope function local_csr_read _local_csr_read "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:792 4414 4427 497 498 -- 499 258
.%var lcsr 411 R
.%liverange 0 -- 
.%var result 400 R 955
.%liverange 0 A3 498:498
.%scope end
.%scope function local_csr_read _local_csr_read "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:791 4414 4427 -1 -1 -- NIL 259
.%var lcsr 411 R
.%liverange 0 -- 
.%var result 400 R 955
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_read32_le _mem_read32_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:793 201 206 547 549 -- 550 843
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 955
.%liverange 0 G1 549:549
.%scope function __mem_read32_le ___mem_read32_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:794 190 198 547 549 -- 550 205
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 197 197
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function mem_write8_le _mem_write8_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:795 449 454 552 552 -- 553 849
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 955
.%liverange 0 G1 552:552
.%scope function __mem_write8_le ___mem_write8_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:796 439 446 552 552 -- 553 453
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 445 445
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function msix_vf_send _msix_vf_send "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix.c" fiid:797 257 322 592 655 -- 656 855
.%var pcie_nr 0 R
.%liverange 0 -- 
.%var bar_nr 0 R
.%liverange 0 -- 
.%var vf_nr 0 R
.%liverange 0 -- 
.%var entry_nr 0 R
.%liverange 0 -- 
.%var mask_en 0 R
.%liverange 0 -- 
.%var addr_hi 0 R 955
.%liverange 0 A4 610:642
.%var addr_lo 0 R 955
.%liverange 0 B4 608:644
.%var data 0 R 955
.%liverange 0 A10 611:641
.%var flags 0 R 955
.%liverange 0 B9 612:647
.%var bar_addr 0 R
.%liverange 0 -- 
.%var msix_table_addr 51 R 955
.%liverange 0 A4 598:603
.%liverange 4 A3 597:602
.%var tmp 65 R 955
.%liverange 0 $R0 607:608
.%liverange 4 $R1 607:610
.%liverange 8 $R2 607:611
.%liverange 12 $R3 607:612
.%var msix_data 0 R 955
.%liverange 0 $W1 641:654
.%var flags_w 0 R 955
.%liverange 0 $W0 647:653
.%var msix_sig 46 R 955
.%liverange 0 G2 644:655
.%var mask_sig 46 R 955
.%liverange 0 G1 652:653 655:655
.%var ret 46 R 955
.%liverange 0 A6 594:612 655:655
.%scope function mem_read8 _mem_read8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:798 258 263 604 607 -- 608 281
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R 955
.%liverange 0 B3 604:607
.%liverange 4 A3 604:607
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 955
.%liverange 0 G1 607:607
.%scope function __mem_read8 ___mem_read8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:799 248 255 604 607 -- 608 262
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 254 254
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 955
.%liverange 0 --
.%var addr_lo 72 R 955
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function pcie_c2p_barcfg_addr _pcie_c2p_barcfg_addr.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix.c" fiid:800 98 113 614 620 -- 621 293
.%var addr_hi 0 R
.%liverange 0 -- 
.%var addr_lo 0 R
.%liverange 0 -- 
.%var req_id 0 R
.%liverange 0 -- 
.%var tmp 0 R 955
.%liverange 0 A2 614:620
.%scope end
.%scope function pcie_c2p_barcfg_set _pcie_c2p_barcfg_set "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:801 32 60 626 638 -- 639 295
.%var pcie_isl 72 R
.%liverange 0 -- 
.%var bar_idx 132 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%var req_id 132 R 955
.%liverange 0 B11 626:638
.%var isl 72 R
.%liverange 0 -- 
.%var bar_addr 72 R 955
.%liverange 0 B10 626:637
.%var tmp 72 R 955
.%liverange 0 A6 628:635
.%var wr_val 72 R 955
.%liverange 0 $W0 635:638
.%var rd_val 72 R 955
.%liverange 0 $R0 637:638
.%var wr_sig 82 R 955
.%liverange 0 G2 636:638
.%var rd_sig 82 R 955
.%liverange 0 G1 637:638
.%scope end
.%scope function __pcie_write ___pcie_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:802 149 157 642 644 -- 645 303
.%var data 86 R
.%liverange 0 -- 
.%var pcie_isl 72 R
.%liverange 0 -- 
.%var bar_idx 132 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 155 155
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr 72 R 955
.%liverange 0 --
.%scope end
.%scope end
.%scope function __mem_write8 ___mem_write8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:803 421 428 650 652 -- 653 308
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R 955
.%liverange 0 B3 650:650
.%liverange 4 A3 650:652
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 427 427
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 955
.%liverange 0 --
.%var addr_lo 72 R 955
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function msix_pf_send _msix_pf_send "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix.c" fiid:804 153 224 556 591 -- 655,656,592 853
.%var pcie_nr 0 R
.%liverange 0 -- 
.%var bar_nr 0 R
.%liverange 0 -- 
.%var entry_nr 0 R
.%liverange 0 -- 
.%var mask_en 0 R
.%liverange 0 -- 
.%var entry_addr_hi 0 R
.%liverange 0 -- 
.%var entry_addr_lo 0 R 955
.%liverange 0 B9 556:589
.%var addr_hi 0 R 955
.%liverange 0 A3 561:582
.%var addr_lo 0 R 955
.%liverange 0 B4 559:584
.%var data 0 R 955
.%liverange 0 A9 562:581
.%var flags 0 R 955
.%liverange 0 B6 563:587
.%var bar_addr 0 R
.%liverange 0 -- 
.%var tmp 64 R 955
.%liverange 0 $R0 557:559
.%liverange 4 $R1 557:561
.%liverange 8 $R2 557:562
.%liverange 12 $R3 557:563
.%var msix_data 0 R 955
.%liverange 0 $W1 581:591
.%var flags_w 0 R 955
.%liverange 0 $W0 587:590
.%var msix_sig 46 R 955
.%liverange 0 G2 557:557 584:591
.%var mask_sig 46 R 955
.%liverange 0 G1 589:590
.%var ret 46 R 955
.%liverange 0 A6 558:563
.%scope function pcie_c2p_barcfg_addr _pcie_c2p_barcfg_addr.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix.c" fiid:805 98 113 564 567 -- 568 195
.%var addr_hi 0 R
.%liverange 0 -- 
.%var addr_lo 0 R
.%liverange 0 -- 
.%var req_id 0 R
.%liverange 0 -- 
.%var tmp 0 R 955
.%liverange 0 A2 564:567
.%scope end
.%scope function pcie_c2p_barcfg_set _pcie_c2p_barcfg_set "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:806 32 60 570 578 -- 579 197
.%var pcie_isl 72 R
.%liverange 0 -- 
.%var bar_idx 132 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%var req_id 132 R
.%liverange 0 -- 
.%var isl 72 R
.%liverange 0 -- 
.%var bar_addr 72 R 955
.%liverange 0 B3 570:577
.%var tmp 72 R 955
.%liverange 0 A4 572:575
.%var wr_val 72 R 955
.%liverange 0 $W0 575:578
.%var rd_val 72 R 955
.%liverange 0 $R0 577:578
.%var wr_sig 82 R 955
.%liverange 0 G2 576:578
.%var rd_sig 82 R 955
.%liverange 0 G1 577:578
.%scope end
.%scope function __pcie_write ___pcie_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:807 149 157 582 584 -- 585 204
.%var data 86 R
.%liverange 0 -- 
.%var pcie_isl 72 R
.%liverange 0 -- 
.%var bar_idx 132 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 155 155
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr 72 R 955
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function msix_imod_irq_issued _msix_imod_irq_issued.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:808 735 756 658 683 -- 685,684 860
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var qnum 46 R
.%liverange 0 -- 
.%var rx_queue 46 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function ffs64 _ffs64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:809 152 167 717 727 -- 728 966
.%var data 94 R
.%liverange 0 -- 
.%var hi 72 R 966
.%liverange 0 A0 722:725
.%var result 72 R 966
.%liverange 0 B3 721:721 726:727
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:811 144 149 725 725 -- 726 162
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 966
.%liverange 0 A0 725:725
.%scope end
.%scope function ffs _ffs "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:810 144 149 721 721 -- 722 158
.%var data 72 R
.%liverange 0 -- 
.%var result 72 R 966
.%liverange 0 B3 721:721
.%scope end
.%scope end
.%scope function qc_read _qc_read "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:812 58 65 733 738 -- 739 971
.%var pcie_isl 288 R
.%liverange 0 -- 
.%var queue 282 R 971
.%liverange 0 A2 733:733
.%var ptr 348 R
.%liverange 0 -- 
.%var xfer 282 R 971
.%liverange 0 $R0 738:738
.%var sig 301 R 971
.%liverange 0 G1 738:738
.%scope function __qc_read ___qc_read "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:813 29 55 733 738 -- 739 63
.%var pcie_isl 288 R
.%liverange 0 -- 
.%var queue 282 R
.%liverange 0 -- 
.%var ptr 348 R
.%liverange 0 -- 
.%var value 349 R
.%liverange 0 -- 
.%var sync 350 R
.%liverange 0 -- 
.%var sig 303 R
.%liverange 0 -- 
.%var addr_hi 282 R
.%liverange 0 -- 
.%var queue_base_addr 282 R 971
.%liverange 0 B0 734:738
.%var offset 282 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function msix_update_packet_count _msix_update_packet_count.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:814 769 791 742 747 -- 748 975
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var qnum 46 R
.%liverange 0 -- 
.%var rx_queue 46 R
.%liverange 0 -- 
.%var count 0 R
.%liverange 0 -- 
.%var oldpkts 0 R
.%liverange 0 -- 
.%var newpkts 0 R 975
.%liverange 0 B4 746:747
.%scope end
.%scope function msix_send_q_irq _msix_send_q_irq.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:815 809 864 744 931 -- 932 978
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var qnum 46 R
.%liverange 0 -- 
.%var rx_queue 46 R
.%liverange 0 -- 
.%var count 0 R
.%liverange 0 -- 
.%var automask 0 R 978
.%liverange 0 A6 782:833 840:893
.%var entry 0 R 978
.%liverange 0 B6 784:804 840:849
.%var fn 46 R
.%liverange 0 -- 
.%var cfg_bar 15 R 978
.%liverange 0 B4 791:795
.%liverange 4 A2 790:800
.%var mask_r 0 R 978
.%liverange 0 $R0 797:798
.%var mask_w 0 R 978
.%liverange 0 $W0 744:931
.%var ret 46 R 978
.%liverange 0 A8 806:811 842:860 903:931
.%scope function msix_imod_check_can_send _msix_imod_check_can_send.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:816 671 725 744 774 -- 931,763,775 822
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var qnum 46 R
.%liverange 0 -- 
.%var rx_queue 46 R
.%liverange 0 -- 
.%var newpkts 0 R
.%liverange 0 -- 
.%var current_ts 0 R
.%liverange 0 -- 
.%var ts 0 R 978
.%liverange 0 A4 752:759 762:768
.%var pcnt 0 R 978
.%liverange 0 A3 756:773
.%var ticks 0 R 978
.%liverange 0 A2 768:769
.%var cfg_irqc_ticks 0 R 978
.%liverange 0 B7 765:769
.%var cfg_irqc_pkts 0 R 978
.%liverange 0 B4 767:773
.%scope function me_tsc_read _me_tsc_read "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:817 254 262 748 749 -- 750 681
.%var lo 72 R
.%liverange 0 -- 
.%var hi 72 R
.%liverange 0 -- 
.%scope function local_csr_read _local_csr_read "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:819 4414 4427 748 749 -- 750 258
.%var lcsr 411 R
.%liverange 0 -- 
.%var result 400 R 978
.%liverange 0 A3 749:749
.%scope end
.%scope function local_csr_read _local_csr_read "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:818 4414 4427 -1 -1 -- NIL 259
.%var lcsr 411 R
.%liverange 0 -- 
.%var result 400 R 978
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_read32_le _mem_read32_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:820 201 206 795 797 -- 798 843
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 978
.%liverange 0 G1 797:797
.%scope function __mem_read32_le ___mem_read32_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:821 190 198 795 797 -- 798 205
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 197 197
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function mem_write8_le _mem_write8_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:822 449 454 800 800 -- 801 849
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 978
.%liverange 0 G1 800:800
.%scope function __mem_write8_le ___mem_write8_le "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:823 439 446 800 800 -- 801 453
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 445 445
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function msix_vf_send _msix_vf_send "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix.c" fiid:824 257 322 840 903 -- 904 855
.%var pcie_nr 0 R
.%liverange 0 -- 
.%var bar_nr 0 R
.%liverange 0 -- 
.%var vf_nr 0 R
.%liverange 0 -- 
.%var entry_nr 0 R
.%liverange 0 -- 
.%var mask_en 0 R
.%liverange 0 -- 
.%var addr_hi 0 R 978
.%liverange 0 A5 858:890
.%var addr_lo 0 R 978
.%liverange 0 B7 856:892
.%var data 0 R 978
.%liverange 0 B10 859:889
.%var flags 0 R 978
.%liverange 0 A10 860:895
.%var bar_addr 0 R
.%liverange 0 -- 
.%var msix_table_addr 51 R 978
.%liverange 0 A3 846:851
.%liverange 4 A2 845:850
.%var tmp 65 R 978
.%liverange 0 $R0 855:856
.%liverange 4 $R1 855:858
.%liverange 8 $R2 855:859
.%liverange 12 $R3 855:860
.%var msix_data 0 R 978
.%liverange 0 $W1 889:902
.%var flags_w 0 R 978
.%liverange 0 $W0 895:901
.%var msix_sig 46 R 978
.%liverange 0 G2 892:903
.%var mask_sig 46 R 978
.%liverange 0 G1 900:901 903:903
.%var ret 46 R 978
.%liverange 0 A8 842:860 903:903
.%scope function mem_read8 _mem_read8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:825 258 263 852 855 -- 856 281
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R 978
.%liverange 0 A4 852:855
.%liverange 4 B6 852:855
.%var size 72 R
.%liverange 0 -- 
.%var sig 82 R 978
.%liverange 0 G1 855:855
.%scope function __mem_read8 ___mem_read8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:826 248 255 852 855 -- 856 262
.%var data 77 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 254 254
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 978
.%liverange 0 --
.%var addr_lo 72 R 978
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function pcie_c2p_barcfg_addr _pcie_c2p_barcfg_addr.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix.c" fiid:827 98 113 862 868 -- 869 293
.%var addr_hi 0 R
.%liverange 0 -- 
.%var addr_lo 0 R
.%liverange 0 -- 
.%var req_id 0 R
.%liverange 0 -- 
.%var tmp 0 R 978
.%liverange 0 A2 862:868
.%scope end
.%scope function pcie_c2p_barcfg_set _pcie_c2p_barcfg_set "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:828 32 60 874 886 -- 887 295
.%var pcie_isl 72 R
.%liverange 0 -- 
.%var bar_idx 132 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%var req_id 132 R 978
.%liverange 0 A11 874:886
.%var isl 72 R
.%liverange 0 -- 
.%var bar_addr 72 R 978
.%liverange 0 A12 874:885
.%var tmp 72 R 978
.%liverange 0 A3 876:883
.%var wr_val 72 R 978
.%liverange 0 $W0 883:886
.%var rd_val 72 R 978
.%liverange 0 $R0 885:886
.%var wr_sig 82 R 978
.%liverange 0 G2 884:886
.%var rd_sig 82 R 978
.%liverange 0 G1 885:886
.%scope end
.%scope function __pcie_write ___pcie_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:829 149 157 890 892 -- 893 303
.%var data 86 R
.%liverange 0 -- 
.%var pcie_isl 72 R
.%liverange 0 -- 
.%var bar_idx 132 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 155 155
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr 72 R 978
.%liverange 0 --
.%scope end
.%scope end
.%scope function __mem_write8 ___mem_write8 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:830 421 428 898 900 -- 901 308
.%var data 86 R
.%liverange 0 -- 
.%var addr 101 R 978
.%liverange 0 A3 898:898
.%liverange 4 B4 898:900
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 427 427
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr_hi 72 R 978
.%liverange 0 --
.%var addr_lo 72 R 978
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function msix_pf_send _msix_pf_send "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix.c" fiid:831 153 224 804 839 -- 903,904,840 853
.%var pcie_nr 0 R
.%liverange 0 -- 
.%var bar_nr 0 R
.%liverange 0 -- 
.%var entry_nr 0 R
.%liverange 0 -- 
.%var mask_en 0 R
.%liverange 0 -- 
.%var entry_addr_hi 0 R
.%liverange 0 -- 
.%var entry_addr_lo 0 R 978
.%liverange 0 A10 804:837
.%var addr_hi 0 R 978
.%liverange 0 A3 809:830
.%var addr_lo 0 R 978
.%liverange 0 B6 807:832
.%var data 0 R 978
.%liverange 0 B7 810:829
.%var flags 0 R 978
.%liverange 0 A5 811:835
.%var bar_addr 0 R
.%liverange 0 -- 
.%var tmp 64 R 978
.%liverange 0 $R0 805:807
.%liverange 4 $R1 805:809
.%liverange 8 $R2 805:810
.%liverange 12 $R3 805:811
.%var msix_data 0 R 978
.%liverange 0 $W1 829:839
.%var flags_w 0 R 978
.%liverange 0 $W0 835:838
.%var msix_sig 46 R 978
.%liverange 0 G2 805:805 832:839
.%var mask_sig 46 R 978
.%liverange 0 G1 837:838
.%var ret 46 R 978
.%liverange 0 A8 806:811
.%scope function pcie_c2p_barcfg_addr _pcie_c2p_barcfg_addr.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix.c" fiid:832 98 113 812 815 -- 816 195
.%var addr_hi 0 R
.%liverange 0 -- 
.%var addr_lo 0 R
.%liverange 0 -- 
.%var req_id 0 R
.%liverange 0 -- 
.%var tmp 0 R 978
.%liverange 0 A2 812:815
.%scope end
.%scope function pcie_c2p_barcfg_set _pcie_c2p_barcfg_set "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:833 32 60 818 826 -- 827 197
.%var pcie_isl 72 R
.%liverange 0 -- 
.%var bar_idx 132 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%var req_id 132 R
.%liverange 0 -- 
.%var isl 72 R
.%liverange 0 -- 
.%var bar_addr 72 R 978
.%liverange 0 B4 818:825
.%var tmp 72 R 978
.%liverange 0 A4 820:823
.%var wr_val 72 R 978
.%liverange 0 $W0 823:826
.%var rd_val 72 R 978
.%liverange 0 $R0 825:826
.%var wr_sig 82 R 978
.%liverange 0 G2 824:826
.%var rd_sig 82 R 978
.%liverange 0 G1 825:826
.%scope end
.%scope function __pcie_write ___pcie_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:834 149 157 830 832 -- 833 204
.%var data 86 R
.%liverange 0 -- 
.%var pcie_isl 72 R
.%liverange 0 -- 
.%var bar_idx 132 R
.%liverange 0 -- 
.%var addr_hi 72 R
.%liverange 0 -- 
.%var addr_lo 72 R
.%liverange 0 -- 
.%var size 72 R
.%liverange 0 -- 
.%var max_size 72 R
.%liverange 0 -- 
.%var sync 80 R
.%liverange 0 -- 
.%var sig 81 R
.%liverange 0 -- 
.%scope block 155 155
.%var ind 83 R
.%liverange 0 -- 
.%var count 72 R
.%liverange 0 -- 
.%var max_count 72 R
.%liverange 0 -- 
.%var addr 72 R 978
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function msix_imod_irq_issued _msix_imod_irq_issued.12 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\svc/msix_qmon.c" fiid:835 735 756 906 930 -- 932,931 860
.%var pcie_isl 0 R
.%liverange 0 -- 
.%var qnum 46 R
.%liverange 0 -- 
.%var rx_queue 46 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function ctx_wait _ctx_wait "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:836 40 50 957 957 -- 6,958 989
.%var sig 99 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%var libpktdma_sem_max_credits 249 R
.%liverange 0 -- 
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope function _shl_64 __shl_64 "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:596 307 336 1386 1402 B4
.%var x 414 R
.%liverange 0 B0 1386:1402
.%liverange 4 A0 1386:1402
.%var y 400 R
.%liverange 0 A6 1386:1389 1392:1397
.%var result 414 R
.%liverange 0 B10 1390:1391 1396:1402
.%liverange 4 A10 1389:1391 1398:1399 1401:1402
.%var thirtytwo 408 R
.%liverange 0 -- 
.%var y1 408 R
.%liverange 0 B8 1394:1395
.%scope end
.%scope end
.%scope end
+ucode_end
