```verilog
assign out = (a & ~c) | ((b & c) | (d & ~c));
endmodule
```