Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct  1 17:34:55 2019
| Host         : BJRR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file seven_seg_manager_timing_summary_routed.rpt -pb seven_seg_manager_timing_summary_routed.pb -rpx seven_seg_manager_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_seg_manager
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: N_eo_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: N_eo_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: N_eo_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: N_eo_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: N_eo_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: N_sn_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: N_sn_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: N_sn_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: N_sn_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: N_sn_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[12]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[13]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[15]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[16]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[17]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[18]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[19]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[20]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[21]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[22]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[23]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[24]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[25]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[26]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[27]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[28]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[29]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[30]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[31]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line39/counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.364        0.000                      0                  164        0.163        0.000                      0                  164        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.364        0.000                      0                  164        0.163        0.000                      0                  164        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.890ns (21.905%)  route 3.173ns (78.095%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  contador_reg[3]/Q
                         net (fo=2, routed)           1.075     6.734    contador_reg[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.858 f  selector[2]_i_6/O
                         net (fo=2, routed)           0.644     7.502    selector[2]_i_6_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.626 f  selector[0]_i_2/O
                         net (fo=2, routed)           0.415     8.041    selector[0]_i_2_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.165 r  contador[0]_i_1/O
                         net (fo=32, routed)          1.039     9.204    contador[0]_i_1_n_0
    SLICE_X64Y33         FDRE                                         r  contador_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  contador_reg[28]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y33         FDRE (Setup_fdre_C_R)       -0.524    14.568    contador_reg[28]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.890ns (21.905%)  route 3.173ns (78.095%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  contador_reg[3]/Q
                         net (fo=2, routed)           1.075     6.734    contador_reg[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.858 f  selector[2]_i_6/O
                         net (fo=2, routed)           0.644     7.502    selector[2]_i_6_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.626 f  selector[0]_i_2/O
                         net (fo=2, routed)           0.415     8.041    selector[0]_i_2_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.165 r  contador[0]_i_1/O
                         net (fo=32, routed)          1.039     9.204    contador[0]_i_1_n_0
    SLICE_X64Y33         FDRE                                         r  contador_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  contador_reg[29]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y33         FDRE (Setup_fdre_C_R)       -0.524    14.568    contador_reg[29]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.890ns (21.905%)  route 3.173ns (78.095%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  contador_reg[3]/Q
                         net (fo=2, routed)           1.075     6.734    contador_reg[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.858 f  selector[2]_i_6/O
                         net (fo=2, routed)           0.644     7.502    selector[2]_i_6_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.626 f  selector[0]_i_2/O
                         net (fo=2, routed)           0.415     8.041    selector[0]_i_2_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.165 r  contador[0]_i_1/O
                         net (fo=32, routed)          1.039     9.204    contador[0]_i_1_n_0
    SLICE_X64Y33         FDRE                                         r  contador_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  contador_reg[30]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y33         FDRE (Setup_fdre_C_R)       -0.524    14.568    contador_reg[30]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.890ns (21.905%)  route 3.173ns (78.095%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  contador_reg[3]/Q
                         net (fo=2, routed)           1.075     6.734    contador_reg[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.858 f  selector[2]_i_6/O
                         net (fo=2, routed)           0.644     7.502    selector[2]_i_6_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.626 f  selector[0]_i_2/O
                         net (fo=2, routed)           0.415     8.041    selector[0]_i_2_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.165 r  contador[0]_i_1/O
                         net (fo=32, routed)          1.039     9.204    contador[0]_i_1_n_0
    SLICE_X64Y33         FDRE                                         r  contador_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  contador_reg[31]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y33         FDRE (Setup_fdre_C_R)       -0.524    14.568    contador_reg[31]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.678%)  route 3.035ns (77.322%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  contador_reg[3]/Q
                         net (fo=2, routed)           1.075     6.734    contador_reg[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.858 f  selector[2]_i_6/O
                         net (fo=2, routed)           0.644     7.502    selector[2]_i_6_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.626 f  selector[0]_i_2/O
                         net (fo=2, routed)           0.415     8.041    selector[0]_i_2_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.165 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.900     9.066    contador[0]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  contador_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  contador_reg[24]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_R)       -0.524    14.567    contador_reg[24]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.678%)  route 3.035ns (77.322%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  contador_reg[3]/Q
                         net (fo=2, routed)           1.075     6.734    contador_reg[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.858 f  selector[2]_i_6/O
                         net (fo=2, routed)           0.644     7.502    selector[2]_i_6_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.626 f  selector[0]_i_2/O
                         net (fo=2, routed)           0.415     8.041    selector[0]_i_2_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.165 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.900     9.066    contador[0]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  contador_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  contador_reg[25]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_R)       -0.524    14.567    contador_reg[25]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.678%)  route 3.035ns (77.322%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  contador_reg[3]/Q
                         net (fo=2, routed)           1.075     6.734    contador_reg[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.858 f  selector[2]_i_6/O
                         net (fo=2, routed)           0.644     7.502    selector[2]_i_6_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.626 f  selector[0]_i_2/O
                         net (fo=2, routed)           0.415     8.041    selector[0]_i_2_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.165 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.900     9.066    contador[0]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  contador_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  contador_reg[26]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_R)       -0.524    14.567    contador_reg[26]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.678%)  route 3.035ns (77.322%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  contador_reg[3]/Q
                         net (fo=2, routed)           1.075     6.734    contador_reg[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.858 f  selector[2]_i_6/O
                         net (fo=2, routed)           0.644     7.502    selector[2]_i_6_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.626 f  selector[0]_i_2/O
                         net (fo=2, routed)           0.415     8.041    selector[0]_i_2_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.165 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.900     9.066    contador[0]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  contador_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  contador_reg[27]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_R)       -0.524    14.567    contador_reg[27]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.890ns (23.568%)  route 2.886ns (76.432%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  contador_reg[3]/Q
                         net (fo=2, routed)           1.075     6.734    contador_reg[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.858 f  selector[2]_i_6/O
                         net (fo=2, routed)           0.644     7.502    selector[2]_i_6_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.626 f  selector[0]_i_2/O
                         net (fo=2, routed)           0.415     8.041    selector[0]_i_2_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.165 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.752     8.918    contador[0]_i_1_n_0
    SLICE_X64Y31         FDRE                                         r  contador_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  contador_reg[20]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y31         FDRE (Setup_fdre_C_R)       -0.524    14.565    contador_reg[20]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.890ns (23.568%)  route 2.886ns (76.432%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  contador_reg[3]/Q
                         net (fo=2, routed)           1.075     6.734    contador_reg[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.858 f  selector[2]_i_6/O
                         net (fo=2, routed)           0.644     7.502    selector[2]_i_6_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.626 f  selector[0]_i_2/O
                         net (fo=2, routed)           0.415     8.041    selector[0]_i_2_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.165 r  contador[0]_i_1/O
                         net (fo=32, routed)          0.752     8.918    contador[0]_i_1_n_0
    SLICE_X64Y31         FDRE                                         r  contador_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  contador_reg[21]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y31         FDRE (Setup_fdre_C_R)       -0.524    14.565    contador_reg[21]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  5.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 anodo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  anodo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  anodo_reg[0]/Q
                         net (fo=1, routed)           0.110     1.722    anodo[0]
    SLICE_X65Y30         FDRE                                         r  an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  an_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.075     1.559    an_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.226ns (59.955%)  route 0.151ns (40.045%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  selector_reg[0]/Q
                         net (fo=14, routed)          0.151     1.761    nolabel_line65/segments_reg[5]
    SLICE_X62Y29         MUXF7 (Prop_muxf7_S_O)       0.085     1.846 r  nolabel_line65/segments_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    nolabel_line65_n_3
    SLICE_X62Y29         FDSE                                         r  segments_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X62Y29         FDSE                                         r  segments_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X62Y29         FDSE (Hold_fdse_C_D)         0.105     1.588    segments_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line39/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.587     1.470    nolabel_line39/clk_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  nolabel_line39/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line39/counter_reg[31]/Q
                         net (fo=2, routed)           0.117     1.728    nolabel_line39/counter_reg[31]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  nolabel_line39/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line39/counter_reg[28]_i_1_n_4
    SLICE_X59Y31         FDRE                                         r  nolabel_line39/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.855     1.982    nolabel_line39/clk_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  nolabel_line39/counter_reg[31]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y31         FDRE (Hold_fdre_C_D)         0.105     1.575    nolabel_line39/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line39/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.581     1.464    nolabel_line39/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  nolabel_line39/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  nolabel_line39/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.725    nolabel_line39/counter_reg[3]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  nolabel_line39/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.833    nolabel_line39/counter_reg[0]_i_2_n_4
    SLICE_X59Y24         FDRE                                         r  nolabel_line39/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.848     1.975    nolabel_line39/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  nolabel_line39/counter_reg[3]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    nolabel_line39/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line39/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.581     1.464    nolabel_line39/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  nolabel_line39/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  nolabel_line39/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.725    nolabel_line39/counter_reg[7]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  nolabel_line39/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    nolabel_line39/counter_reg[4]_i_1_n_4
    SLICE_X59Y25         FDRE                                         r  nolabel_line39/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.848     1.975    nolabel_line39/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  nolabel_line39/counter_reg[7]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    nolabel_line39/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line39/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.586     1.469    nolabel_line39/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  nolabel_line39/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line39/counter_reg[27]/Q
                         net (fo=2, routed)           0.120     1.730    nolabel_line39/counter_reg[27]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  nolabel_line39/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    nolabel_line39/counter_reg[24]_i_1_n_4
    SLICE_X59Y30         FDRE                                         r  nolabel_line39/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.854     1.981    nolabel_line39/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  nolabel_line39/counter_reg[27]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.105     1.574    nolabel_line39/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line39/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    nolabel_line39/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  nolabel_line39/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line39/counter_reg[23]/Q
                         net (fo=3, routed)           0.120     1.729    nolabel_line39/counter_reg[23]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  nolabel_line39/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    nolabel_line39/counter_reg[20]_i_1_n_4
    SLICE_X59Y29         FDRE                                         r  nolabel_line39/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.853     1.980    nolabel_line39/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  nolabel_line39/counter_reg[23]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.105     1.573    nolabel_line39/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  contador_reg[10]/Q
                         net (fo=2, routed)           0.125     1.758    contador_reg[10]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  contador_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    contador_reg[8]_i_1_n_5
    SLICE_X64Y28         FDRE                                         r  contador_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  contador_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    contador_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 contador_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  contador_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  contador_reg[18]/Q
                         net (fo=2, routed)           0.125     1.760    contador_reg[18]
    SLICE_X64Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  contador_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    contador_reg[16]_i_1_n_5
    SLICE_X64Y30         FDRE                                         r  contador_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  contador_reg[18]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.134     1.604    contador_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 contador_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  contador_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  contador_reg[26]/Q
                         net (fo=2, routed)           0.125     1.762    contador_reg[26]
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  contador_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    contador_reg[24]_i_1_n_5
    SLICE_X64Y32         FDRE                                         r  contador_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  contador_reg[26]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y32         FDRE (Hold_fdre_C_D)         0.134     1.606    contador_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30   an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   an_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30   an_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y31   anodo_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y31   anodo_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y31   anodo_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y31   anodo_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   contador_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   nolabel_line39/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   nolabel_line39/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   nolabel_line39/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   nolabel_line39/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   nolabel_line39/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   nolabel_line39/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   nolabel_line39/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   nolabel_line39/counter_reg[27]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   segments_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   segments_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   an_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   contador_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   contador_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   contador_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   contador_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   contador_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   contador_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   contador_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   contador_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   contador_reg[29]/C



