

================================================================
== Vitis HLS Report for 'twoNormSquared_10_Pipeline_accum_loop'
================================================================
* Date:           Fri Jan  9 14:24:24 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.300 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- accum_loop  |        ?|        ?|        14|          1|          1|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 18 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_197 = alloca i32 1"   --->   Operation 19 'alloca' 'empty_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_198 = alloca i32 1"   --->   Operation 20 'alloca' 'empty_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_199 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_200 = alloca i32 1"   --->   Operation 22 'alloca' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_201 = alloca i32 1"   --->   Operation 23 'alloca' 'empty_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_202 = alloca i32 1"   --->   Operation 24 'alloca' 'empty_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_203 = alloca i32 1"   --->   Operation 25 'alloca' 'empty_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_204 = alloca i32 1"   --->   Operation 26 'alloca' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_205 = alloca i32 1"   --->   Operation 27 'alloca' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_206 = alloca i32 1"   --->   Operation 28 'alloca' 'empty_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_207 = alloca i32 1"   --->   Operation 29 'alloca' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_208 = alloca i32 1"   --->   Operation 30 'alloca' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_209 = alloca i32 1"   --->   Operation 31 'alloca' 'empty_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_210 = alloca i32 1"   --->   Operation 32 'alloca' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_211 = alloca i32 1"   --->   Operation 33 'alloca' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_212 = alloca i32 1"   --->   Operation 34 'alloca' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_213 = alloca i32 1"   --->   Operation 35 'alloca' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_214 = alloca i32 1"   --->   Operation 36 'alloca' 'empty_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_215 = alloca i32 1"   --->   Operation 37 'alloca' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_216 = alloca i32 1"   --->   Operation 38 'alloca' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_217 = alloca i32 1"   --->   Operation 39 'alloca' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_218 = alloca i32 1"   --->   Operation 40 'alloca' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_219 = alloca i32 1"   --->   Operation 41 'alloca' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_220 = alloca i32 1"   --->   Operation 42 'alloca' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_221 = alloca i32 1"   --->   Operation 43 'alloca' 'empty_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty_222 = alloca i32 1"   --->   Operation 44 'alloca' 'empty_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_223 = alloca i32 1"   --->   Operation 45 'alloca' 'empty_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_fifo, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%muxLogicCE_to_n_read = muxlogic"   --->   Operation 47 'muxlogic' 'muxLogicCE_to_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [./basic_helper.hpp:95]   --->   Operation 48 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 49 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_223"   --->   Operation 50 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_223"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 52 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_222"   --->   Operation 53 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_222"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 55 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_221"   --->   Operation 56 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_221"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 58 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_220"   --->   Operation 59 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_220"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 61 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_219"   --->   Operation 62 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_219"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 64 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_218"   --->   Operation 65 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_218"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 67 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_217"   --->   Operation 68 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_217"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 70 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_216"   --->   Operation 71 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_216"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 73 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_215"   --->   Operation 74 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_215"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 76 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_214"   --->   Operation 77 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_214"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 79 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_213"   --->   Operation 80 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_213"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 82 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_212"   --->   Operation 83 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_212"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 85 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_211"   --->   Operation 86 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_211"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 88 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_210"   --->   Operation 89 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_210"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 91 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_209"   --->   Operation 92 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_209"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 94 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_208"   --->   Operation 95 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_208"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 97 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_207"   --->   Operation 98 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_207"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 100 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_206"   --->   Operation 101 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_206"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 103 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_205"   --->   Operation 104 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_205"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 106 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_204"   --->   Operation 107 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_204"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 109 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_203"   --->   Operation 110 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_203"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 112 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_202"   --->   Operation 113 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_202"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 115 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_201"   --->   Operation 116 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_201"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 118 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_200"   --->   Operation 119 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_200"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 121 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_199"   --->   Operation 122 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_199"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 124 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_198"   --->   Operation 125 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_198"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 127 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_197"   --->   Operation 128 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty_197"   --->   Operation 129 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 0"   --->   Operation 130 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty"   --->   Operation 131 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 0, i64 %empty"   --->   Operation 132 'store' 'store_ln0' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 133 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i"   --->   Operation 134 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln120 = br void %VITIS_LOOP_125_2" [./basic_helper.hpp:120]   --->   Operation 136 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_load = muxlogic i31 %i"   --->   Operation 137 'muxlogic' 'MuxLogicAddr_to_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./basic_helper.hpp:120]   --->   Operation 138 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.86ns)   --->   "%add_ln120 = add i31 %i_load, i31 1" [./basic_helper.hpp:120]   --->   Operation 139 'add' 'add_ln120' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i31 %i_load" [./basic_helper.hpp:120]   --->   Operation 140 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.66ns)   --->   "%icmp_ln120 = icmp_slt  i32 %zext_ln120, i32 %n_read" [./basic_helper.hpp:120]   --->   Operation 141 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %for.inc65.loopexit.exitStub, void %VITIS_LOOP_125_2.split" [./basic_helper.hpp:120]   --->   Operation 142 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln120 = muxlogic i31 %add_ln120"   --->   Operation 143 'muxlogic' 'muxLogicData_to_store_ln120' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln120 = muxlogic i31 %i"   --->   Operation 144 'muxlogic' 'muxLogicAddr_to_store_ln120' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.40ns)   --->   "%store_ln120 = store i31 %add_ln120, i31 %i" [./basic_helper.hpp:120]   --->   Operation 145 'store' 'store_ln120' <Predicate = (icmp_ln120)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 1.13>
ST_2 : Operation 146 [1/1] (0.38ns) (share mux size 2)   --->   "%muxLogicCE_to_primalInfeasBound_fifo_read = muxlogic"   --->   Operation 146 'muxlogic' 'muxLogicCE_to_primalInfeasBound_fifo_read' <Predicate = (icmp_ln120)> <Delay = 0.38>
ST_2 : Operation 147 [1/1] (0.75ns) (share mux size 2)   --->   "%primalInfeasBound_fifo_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %primalInfeasBound_fifo" [./basic_helper.hpp:123]   --->   Operation 147 'read' 'primalInfeasBound_fifo_read' <Predicate = (icmp_ln120)> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i512 %primalInfeasBound_fifo_read" [./basic_helper.hpp:123]   --->   Operation 148 'trunc' 'trunc_ln123' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln123_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_read, i32 64, i32 127" [./basic_helper.hpp:123]   --->   Operation 149 'partselect' 'trunc_ln123_s' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln123_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_read, i32 128, i32 191" [./basic_helper.hpp:123]   --->   Operation 150 'partselect' 'trunc_ln123_3' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln123_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_read, i32 192, i32 255" [./basic_helper.hpp:123]   --->   Operation 151 'partselect' 'trunc_ln123_4' <Predicate = (icmp_ln120)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.30>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln123 = bitcast i64 %trunc_ln123" [./basic_helper.hpp:123]   --->   Operation 152 'bitcast' 'bitcast_ln123' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln123_13 = bitcast i64 %trunc_ln123_s" [./basic_helper.hpp:123]   --->   Operation 153 'bitcast' 'bitcast_ln123_13' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln123_14 = bitcast i64 %trunc_ln123_3" [./basic_helper.hpp:123]   --->   Operation 154 'bitcast' 'bitcast_ln123_14' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln123_15 = bitcast i64 %trunc_ln123_4" [./basic_helper.hpp:123]   --->   Operation 155 'bitcast' 'bitcast_ln123_15' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.45ns) (share mux size 4)   --->   "%muxLogicI0_to_mul = muxlogic i64 %bitcast_ln123"   --->   Operation 156 'muxlogic' 'muxLogicI0_to_mul' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_3 : Operation 157 [1/1] (0.45ns) (share mux size 4)   --->   "%muxLogicI1_to_mul = muxlogic i64 %bitcast_ln123"   --->   Operation 157 'muxlogic' 'muxLogicI1_to_mul' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_3 : Operation 158 [5/5] (1.84ns)   --->   "%mul = dmul i64 %bitcast_ln123, i64 %bitcast_ln123" [./basic_helper.hpp:127]   --->   Operation 158 'dmul' 'mul' <Predicate = (icmp_ln120)> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.45ns) (share mux size 4)   --->   "%muxLogicI0_to_mul_1 = muxlogic i64 %bitcast_ln123_13"   --->   Operation 159 'muxlogic' 'muxLogicI0_to_mul_1' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_3 : Operation 160 [1/1] (0.45ns) (share mux size 4)   --->   "%muxLogicI1_to_mul_1 = muxlogic i64 %bitcast_ln123_13"   --->   Operation 160 'muxlogic' 'muxLogicI1_to_mul_1' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_3 : Operation 161 [5/5] (1.84ns)   --->   "%mul_1 = dmul i64 %bitcast_ln123_13, i64 %bitcast_ln123_13" [./basic_helper.hpp:127]   --->   Operation 161 'dmul' 'mul_1' <Predicate = (icmp_ln120)> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.45ns) (share mux size 4)   --->   "%muxLogicI0_to_mul_2 = muxlogic i64 %bitcast_ln123_14"   --->   Operation 162 'muxlogic' 'muxLogicI0_to_mul_2' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_3 : Operation 163 [1/1] (0.45ns) (share mux size 4)   --->   "%muxLogicI1_to_mul_2 = muxlogic i64 %bitcast_ln123_14"   --->   Operation 163 'muxlogic' 'muxLogicI1_to_mul_2' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_3 : Operation 164 [5/5] (1.84ns)   --->   "%mul_2 = dmul i64 %bitcast_ln123_14, i64 %bitcast_ln123_14" [./basic_helper.hpp:127]   --->   Operation 164 'dmul' 'mul_2' <Predicate = (icmp_ln120)> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.45ns) (share mux size 4)   --->   "%muxLogicI0_to_mul_3 = muxlogic i64 %bitcast_ln123_15"   --->   Operation 165 'muxlogic' 'muxLogicI0_to_mul_3' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_3 : Operation 166 [1/1] (0.45ns) (share mux size 4)   --->   "%muxLogicI1_to_mul_3 = muxlogic i64 %bitcast_ln123_15"   --->   Operation 166 'muxlogic' 'muxLogicI1_to_mul_3' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_3 : Operation 167 [5/5] (1.84ns)   --->   "%mul_3 = dmul i64 %bitcast_ln123_15, i64 %bitcast_ln123_15" [./basic_helper.hpp:127]   --->   Operation 167 'dmul' 'mul_3' <Predicate = (icmp_ln120)> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 168 [4/5] (2.15ns)   --->   "%mul = dmul i64 %bitcast_ln123, i64 %bitcast_ln123" [./basic_helper.hpp:127]   --->   Operation 168 'dmul' 'mul' <Predicate = (icmp_ln120)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [4/5] (2.15ns)   --->   "%mul_1 = dmul i64 %bitcast_ln123_13, i64 %bitcast_ln123_13" [./basic_helper.hpp:127]   --->   Operation 169 'dmul' 'mul_1' <Predicate = (icmp_ln120)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [4/5] (2.15ns)   --->   "%mul_2 = dmul i64 %bitcast_ln123_14, i64 %bitcast_ln123_14" [./basic_helper.hpp:127]   --->   Operation 170 'dmul' 'mul_2' <Predicate = (icmp_ln120)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [4/5] (2.15ns)   --->   "%mul_3 = dmul i64 %bitcast_ln123_15, i64 %bitcast_ln123_15" [./basic_helper.hpp:127]   --->   Operation 171 'dmul' 'mul_3' <Predicate = (icmp_ln120)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 172 [3/5] (2.15ns)   --->   "%mul = dmul i64 %bitcast_ln123, i64 %bitcast_ln123" [./basic_helper.hpp:127]   --->   Operation 172 'dmul' 'mul' <Predicate = (icmp_ln120)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [3/5] (2.15ns)   --->   "%mul_1 = dmul i64 %bitcast_ln123_13, i64 %bitcast_ln123_13" [./basic_helper.hpp:127]   --->   Operation 173 'dmul' 'mul_1' <Predicate = (icmp_ln120)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [3/5] (2.15ns)   --->   "%mul_2 = dmul i64 %bitcast_ln123_14, i64 %bitcast_ln123_14" [./basic_helper.hpp:127]   --->   Operation 174 'dmul' 'mul_2' <Predicate = (icmp_ln120)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [3/5] (2.15ns)   --->   "%mul_3 = dmul i64 %bitcast_ln123_15, i64 %bitcast_ln123_15" [./basic_helper.hpp:127]   --->   Operation 175 'dmul' 'mul_3' <Predicate = (icmp_ln120)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 176 [2/5] (2.15ns)   --->   "%mul = dmul i64 %bitcast_ln123, i64 %bitcast_ln123" [./basic_helper.hpp:127]   --->   Operation 176 'dmul' 'mul' <Predicate = (icmp_ln120)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [2/5] (2.15ns)   --->   "%mul_1 = dmul i64 %bitcast_ln123_13, i64 %bitcast_ln123_13" [./basic_helper.hpp:127]   --->   Operation 177 'dmul' 'mul_1' <Predicate = (icmp_ln120)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [2/5] (2.15ns)   --->   "%mul_2 = dmul i64 %bitcast_ln123_14, i64 %bitcast_ln123_14" [./basic_helper.hpp:127]   --->   Operation 178 'dmul' 'mul_2' <Predicate = (icmp_ln120)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [2/5] (2.15ns)   --->   "%mul_3 = dmul i64 %bitcast_ln123_15, i64 %bitcast_ln123_15" [./basic_helper.hpp:127]   --->   Operation 179 'dmul' 'mul_3' <Predicate = (icmp_ln120)> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.25>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load60 = muxlogic i64 %empty"   --->   Operation 180 'muxlogic' 'MuxLogicAddr_to_p_load60' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%p_load60 = load i64 %empty" [./basic_helper.hpp:127]   --->   Operation 181 'load' 'p_load60' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load58 = muxlogic i64 %empty_197"   --->   Operation 182 'muxlogic' 'MuxLogicAddr_to_p_load58' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%p_load58 = load i64 %empty_197" [./basic_helper.hpp:127]   --->   Operation 183 'load' 'p_load58' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load56 = muxlogic i64 %empty_198"   --->   Operation 184 'muxlogic' 'MuxLogicAddr_to_p_load56' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%p_load56 = load i64 %empty_198" [./basic_helper.hpp:127]   --->   Operation 185 'load' 'p_load56' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load54 = muxlogic i64 %empty_199"   --->   Operation 186 'muxlogic' 'MuxLogicAddr_to_p_load54' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%p_load54 = load i64 %empty_199" [./basic_helper.hpp:127]   --->   Operation 187 'load' 'p_load54' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 188 [1/5] (0.09ns)   --->   "%mul = dmul i64 %bitcast_ln123, i64 %bitcast_ln123" [./basic_helper.hpp:127]   --->   Operation 188 'dmul' 'mul' <Predicate = (icmp_ln120)> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_new_val = muxlogic i64 %mul"   --->   Operation 189 'muxlogic' 'muxLogicI0_to_new_val' <Predicate = (icmp_ln120)> <Delay = 1.16>
ST_7 : Operation 190 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_new_val = muxlogic i64 %p_load60"   --->   Operation 190 'muxlogic' 'muxLogicI1_to_new_val' <Predicate = (icmp_ln120)> <Delay = 1.16>
ST_7 : Operation 191 [1/5] (0.09ns)   --->   "%mul_1 = dmul i64 %bitcast_ln123_13, i64 %bitcast_ln123_13" [./basic_helper.hpp:127]   --->   Operation 191 'dmul' 'mul_1' <Predicate = (icmp_ln120)> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_new_val_13 = muxlogic i64 %mul_1"   --->   Operation 192 'muxlogic' 'muxLogicI0_to_new_val_13' <Predicate = (icmp_ln120)> <Delay = 1.16>
ST_7 : Operation 193 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_new_val_13 = muxlogic i64 %p_load58"   --->   Operation 193 'muxlogic' 'muxLogicI1_to_new_val_13' <Predicate = (icmp_ln120)> <Delay = 1.16>
ST_7 : Operation 194 [1/5] (0.09ns)   --->   "%mul_2 = dmul i64 %bitcast_ln123_14, i64 %bitcast_ln123_14" [./basic_helper.hpp:127]   --->   Operation 194 'dmul' 'mul_2' <Predicate = (icmp_ln120)> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_new_val_14 = muxlogic i64 %mul_2"   --->   Operation 195 'muxlogic' 'muxLogicI0_to_new_val_14' <Predicate = (icmp_ln120)> <Delay = 1.16>
ST_7 : Operation 196 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_new_val_14 = muxlogic i64 %p_load56"   --->   Operation 196 'muxlogic' 'muxLogicI1_to_new_val_14' <Predicate = (icmp_ln120)> <Delay = 1.16>
ST_7 : Operation 197 [1/5] (0.09ns)   --->   "%mul_3 = dmul i64 %bitcast_ln123_15, i64 %bitcast_ln123_15" [./basic_helper.hpp:127]   --->   Operation 197 'dmul' 'mul_3' <Predicate = (icmp_ln120)> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_new_val_15 = muxlogic i64 %mul_3"   --->   Operation 198 'muxlogic' 'muxLogicI0_to_new_val_15' <Predicate = (icmp_ln120)> <Delay = 1.16>
ST_7 : Operation 199 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_new_val_15 = muxlogic i64 %p_load54"   --->   Operation 199 'muxlogic' 'muxLogicI1_to_new_val_15' <Predicate = (icmp_ln120)> <Delay = 1.16>

State 8 <SV = 7> <Delay = 2.02>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load53 = muxlogic i64 %empty_200"   --->   Operation 200 'muxlogic' 'MuxLogicAddr_to_p_load53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%p_load53 = load i64 %empty_200"   --->   Operation 201 'load' 'p_load53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load47 = muxlogic i64 %empty_206"   --->   Operation 202 'muxlogic' 'MuxLogicAddr_to_p_load47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%p_load47 = load i64 %empty_206"   --->   Operation 203 'load' 'p_load47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load41 = muxlogic i64 %empty_212"   --->   Operation 204 'muxlogic' 'MuxLogicAddr_to_p_load41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%p_load41 = load i64 %empty_212"   --->   Operation 205 'load' 'p_load41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load35 = muxlogic i64 %empty_218"   --->   Operation 206 'muxlogic' 'MuxLogicAddr_to_p_load35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%p_load35 = load i64 %empty_218"   --->   Operation 207 'load' 'p_load35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_new_val = muxlogic i64 %mul"   --->   Operation 208 'muxlogic' 'muxLogicI0_to_new_val' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 209 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_new_val = muxlogic i64 %p_load60"   --->   Operation 209 'muxlogic' 'muxLogicI1_to_new_val' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 210 [7/7] (2.02ns)   --->   "%new_val = dadd i64 %mul, i64 %p_load60" [./basic_helper.hpp:127]   --->   Operation 210 'dadd' 'new_val' <Predicate = (icmp_ln120)> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_new_val_13 = muxlogic i64 %mul_1"   --->   Operation 211 'muxlogic' 'muxLogicI0_to_new_val_13' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 212 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_new_val_13 = muxlogic i64 %p_load58"   --->   Operation 212 'muxlogic' 'muxLogicI1_to_new_val_13' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 213 [7/7] (2.02ns)   --->   "%new_val_13 = dadd i64 %mul_1, i64 %p_load58" [./basic_helper.hpp:127]   --->   Operation 213 'dadd' 'new_val_13' <Predicate = (icmp_ln120)> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_new_val_14 = muxlogic i64 %mul_2"   --->   Operation 214 'muxlogic' 'muxLogicI0_to_new_val_14' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 215 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_new_val_14 = muxlogic i64 %p_load56"   --->   Operation 215 'muxlogic' 'muxLogicI1_to_new_val_14' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 216 [7/7] (2.02ns)   --->   "%new_val_14 = dadd i64 %mul_2, i64 %p_load56" [./basic_helper.hpp:127]   --->   Operation 216 'dadd' 'new_val_14' <Predicate = (icmp_ln120)> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_new_val_15 = muxlogic i64 %mul_3"   --->   Operation 217 'muxlogic' 'muxLogicI0_to_new_val_15' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 218 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_new_val_15 = muxlogic i64 %p_load54"   --->   Operation 218 'muxlogic' 'muxLogicI1_to_new_val_15' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 219 [7/7] (2.02ns)   --->   "%new_val_15 = dadd i64 %mul_3, i64 %p_load54" [./basic_helper.hpp:127]   --->   Operation 219 'dadd' 'new_val_15' <Predicate = (icmp_ln120)> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load35"   --->   Operation 220 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_199"   --->   Operation 221 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load35, i64 %empty_199"   --->   Operation 222 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load41"   --->   Operation 223 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_198"   --->   Operation 224 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load41, i64 %empty_198"   --->   Operation 225 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load47"   --->   Operation 226 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_197"   --->   Operation 227 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load47, i64 %empty_197"   --->   Operation 228 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load53"   --->   Operation 229 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty"   --->   Operation 230 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load53, i64 %empty"   --->   Operation 231 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>

State 9 <SV = 8> <Delay = 2.19>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load52 = muxlogic i64 %empty_201"   --->   Operation 232 'muxlogic' 'MuxLogicAddr_to_p_load52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%p_load52 = load i64 %empty_201"   --->   Operation 233 'load' 'p_load52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load46 = muxlogic i64 %empty_207"   --->   Operation 234 'muxlogic' 'MuxLogicAddr_to_p_load46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%p_load46 = load i64 %empty_207"   --->   Operation 235 'load' 'p_load46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load40 = muxlogic i64 %empty_213"   --->   Operation 236 'muxlogic' 'MuxLogicAddr_to_p_load40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%p_load40 = load i64 %empty_213"   --->   Operation 237 'load' 'p_load40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load34 = muxlogic i64 %empty_219"   --->   Operation 238 'muxlogic' 'MuxLogicAddr_to_p_load34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%p_load34 = load i64 %empty_219"   --->   Operation 239 'load' 'p_load34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [6/7] (2.19ns)   --->   "%new_val = dadd i64 %mul, i64 %p_load60" [./basic_helper.hpp:127]   --->   Operation 240 'dadd' 'new_val' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 241 [6/7] (2.19ns)   --->   "%new_val_13 = dadd i64 %mul_1, i64 %p_load58" [./basic_helper.hpp:127]   --->   Operation 241 'dadd' 'new_val_13' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [6/7] (2.19ns)   --->   "%new_val_14 = dadd i64 %mul_2, i64 %p_load56" [./basic_helper.hpp:127]   --->   Operation 242 'dadd' 'new_val_14' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [6/7] (2.19ns)   --->   "%new_val_15 = dadd i64 %mul_3, i64 %p_load54" [./basic_helper.hpp:127]   --->   Operation 243 'dadd' 'new_val_15' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load34"   --->   Operation 244 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_218"   --->   Operation 245 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load34, i64 %empty_218"   --->   Operation 246 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load40"   --->   Operation 247 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_212"   --->   Operation 248 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load40, i64 %empty_212"   --->   Operation 249 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load46"   --->   Operation 250 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_206"   --->   Operation 251 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load46, i64 %empty_206"   --->   Operation 252 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load52"   --->   Operation 253 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_200"   --->   Operation 254 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load52, i64 %empty_200"   --->   Operation 255 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>

State 10 <SV = 9> <Delay = 2.19>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load51 = muxlogic i64 %empty_202"   --->   Operation 256 'muxlogic' 'MuxLogicAddr_to_p_load51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%p_load51 = load i64 %empty_202"   --->   Operation 257 'load' 'p_load51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load45 = muxlogic i64 %empty_208"   --->   Operation 258 'muxlogic' 'MuxLogicAddr_to_p_load45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%p_load45 = load i64 %empty_208"   --->   Operation 259 'load' 'p_load45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load39 = muxlogic i64 %empty_214"   --->   Operation 260 'muxlogic' 'MuxLogicAddr_to_p_load39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%p_load39 = load i64 %empty_214"   --->   Operation 261 'load' 'p_load39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load33 = muxlogic i64 %empty_220"   --->   Operation 262 'muxlogic' 'MuxLogicAddr_to_p_load33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%p_load33 = load i64 %empty_220"   --->   Operation 263 'load' 'p_load33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [5/7] (2.19ns)   --->   "%new_val = dadd i64 %mul, i64 %p_load60" [./basic_helper.hpp:127]   --->   Operation 264 'dadd' 'new_val' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [5/7] (2.19ns)   --->   "%new_val_13 = dadd i64 %mul_1, i64 %p_load58" [./basic_helper.hpp:127]   --->   Operation 265 'dadd' 'new_val_13' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [5/7] (2.19ns)   --->   "%new_val_14 = dadd i64 %mul_2, i64 %p_load56" [./basic_helper.hpp:127]   --->   Operation 266 'dadd' 'new_val_14' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [5/7] (2.19ns)   --->   "%new_val_15 = dadd i64 %mul_3, i64 %p_load54" [./basic_helper.hpp:127]   --->   Operation 267 'dadd' 'new_val_15' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load33"   --->   Operation 268 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_219"   --->   Operation 269 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load33, i64 %empty_219"   --->   Operation 270 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load39"   --->   Operation 271 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_213"   --->   Operation 272 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load39, i64 %empty_213"   --->   Operation 273 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load45"   --->   Operation 274 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_207"   --->   Operation 275 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load45, i64 %empty_207"   --->   Operation 276 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load51"   --->   Operation 277 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_201"   --->   Operation 278 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load51, i64 %empty_201"   --->   Operation 279 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>

State 11 <SV = 10> <Delay = 2.19>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load50 = muxlogic i64 %empty_203"   --->   Operation 280 'muxlogic' 'MuxLogicAddr_to_p_load50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%p_load50 = load i64 %empty_203"   --->   Operation 281 'load' 'p_load50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load44 = muxlogic i64 %empty_209"   --->   Operation 282 'muxlogic' 'MuxLogicAddr_to_p_load44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%p_load44 = load i64 %empty_209"   --->   Operation 283 'load' 'p_load44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load38 = muxlogic i64 %empty_215"   --->   Operation 284 'muxlogic' 'MuxLogicAddr_to_p_load38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%p_load38 = load i64 %empty_215"   --->   Operation 285 'load' 'p_load38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load32 = muxlogic i64 %empty_221"   --->   Operation 286 'muxlogic' 'MuxLogicAddr_to_p_load32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%p_load32 = load i64 %empty_221"   --->   Operation 287 'load' 'p_load32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [4/7] (2.19ns)   --->   "%new_val = dadd i64 %mul, i64 %p_load60" [./basic_helper.hpp:127]   --->   Operation 288 'dadd' 'new_val' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [4/7] (2.19ns)   --->   "%new_val_13 = dadd i64 %mul_1, i64 %p_load58" [./basic_helper.hpp:127]   --->   Operation 289 'dadd' 'new_val_13' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [4/7] (2.19ns)   --->   "%new_val_14 = dadd i64 %mul_2, i64 %p_load56" [./basic_helper.hpp:127]   --->   Operation 290 'dadd' 'new_val_14' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [4/7] (2.19ns)   --->   "%new_val_15 = dadd i64 %mul_3, i64 %p_load54" [./basic_helper.hpp:127]   --->   Operation 291 'dadd' 'new_val_15' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load32"   --->   Operation 292 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_220"   --->   Operation 293 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load32, i64 %empty_220"   --->   Operation 294 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load38"   --->   Operation 295 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_214"   --->   Operation 296 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load38, i64 %empty_214"   --->   Operation 297 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load44"   --->   Operation 298 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_208"   --->   Operation 299 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load44, i64 %empty_208"   --->   Operation 300 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load50"   --->   Operation 301 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_202"   --->   Operation 302 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load50, i64 %empty_202"   --->   Operation 303 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>

State 12 <SV = 11> <Delay = 2.19>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load49 = muxlogic i64 %empty_204"   --->   Operation 304 'muxlogic' 'MuxLogicAddr_to_p_load49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%p_load49 = load i64 %empty_204"   --->   Operation 305 'load' 'p_load49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load43 = muxlogic i64 %empty_210"   --->   Operation 306 'muxlogic' 'MuxLogicAddr_to_p_load43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%p_load43 = load i64 %empty_210"   --->   Operation 307 'load' 'p_load43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load37 = muxlogic i64 %empty_216"   --->   Operation 308 'muxlogic' 'MuxLogicAddr_to_p_load37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%p_load37 = load i64 %empty_216"   --->   Operation 309 'load' 'p_load37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load31 = muxlogic i64 %empty_222"   --->   Operation 310 'muxlogic' 'MuxLogicAddr_to_p_load31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%p_load31 = load i64 %empty_222"   --->   Operation 311 'load' 'p_load31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [3/7] (2.19ns)   --->   "%new_val = dadd i64 %mul, i64 %p_load60" [./basic_helper.hpp:127]   --->   Operation 312 'dadd' 'new_val' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [3/7] (2.19ns)   --->   "%new_val_13 = dadd i64 %mul_1, i64 %p_load58" [./basic_helper.hpp:127]   --->   Operation 313 'dadd' 'new_val_13' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [3/7] (2.19ns)   --->   "%new_val_14 = dadd i64 %mul_2, i64 %p_load56" [./basic_helper.hpp:127]   --->   Operation 314 'dadd' 'new_val_14' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [3/7] (2.19ns)   --->   "%new_val_15 = dadd i64 %mul_3, i64 %p_load54" [./basic_helper.hpp:127]   --->   Operation 315 'dadd' 'new_val_15' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load31"   --->   Operation 316 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_221"   --->   Operation 317 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load31, i64 %empty_221"   --->   Operation 318 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load37"   --->   Operation 319 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_215"   --->   Operation 320 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load37, i64 %empty_215"   --->   Operation 321 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load43"   --->   Operation 322 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_209"   --->   Operation 323 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load43, i64 %empty_209"   --->   Operation 324 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load49"   --->   Operation 325 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_203"   --->   Operation 326 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load49, i64 %empty_203"   --->   Operation 327 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>

State 13 <SV = 12> <Delay = 2.19>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load48 = muxlogic i64 %empty_205"   --->   Operation 328 'muxlogic' 'MuxLogicAddr_to_p_load48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "%p_load48 = load i64 %empty_205"   --->   Operation 329 'load' 'p_load48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load42 = muxlogic i64 %empty_211"   --->   Operation 330 'muxlogic' 'MuxLogicAddr_to_p_load42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "%p_load42 = load i64 %empty_211"   --->   Operation 331 'load' 'p_load42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load36 = muxlogic i64 %empty_217"   --->   Operation 332 'muxlogic' 'MuxLogicAddr_to_p_load36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "%p_load36 = load i64 %empty_217"   --->   Operation 333 'load' 'p_load36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load = muxlogic i64 %empty_223"   --->   Operation 334 'muxlogic' 'MuxLogicAddr_to_p_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%p_load = load i64 %empty_223"   --->   Operation 335 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [2/7] (2.19ns)   --->   "%new_val = dadd i64 %mul, i64 %p_load60" [./basic_helper.hpp:127]   --->   Operation 336 'dadd' 'new_val' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [2/7] (2.19ns)   --->   "%new_val_13 = dadd i64 %mul_1, i64 %p_load58" [./basic_helper.hpp:127]   --->   Operation 337 'dadd' 'new_val_13' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [2/7] (2.19ns)   --->   "%new_val_14 = dadd i64 %mul_2, i64 %p_load56" [./basic_helper.hpp:127]   --->   Operation 338 'dadd' 'new_val_14' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 339 [2/7] (2.19ns)   --->   "%new_val_15 = dadd i64 %mul_3, i64 %p_load54" [./basic_helper.hpp:127]   --->   Operation 339 'dadd' 'new_val_15' <Predicate = (icmp_ln120)> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load"   --->   Operation 340 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_222"   --->   Operation 341 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load, i64 %empty_222"   --->   Operation 342 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load36"   --->   Operation 343 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_216"   --->   Operation 344 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load36, i64 %empty_216"   --->   Operation 345 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load42"   --->   Operation 346 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_210"   --->   Operation 347 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load42, i64 %empty_210"   --->   Operation 348 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i64 %p_load48"   --->   Operation 349 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i64 %empty_204"   --->   Operation 350 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (0.45ns)   --->   "%store_ln0 = store i64 %p_load48, i64 %empty_204"   --->   Operation 351 'store' 'store_ln0' <Predicate = (icmp_ln120)> <Delay = 0.45>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load61 = muxlogic i64 %empty"   --->   Operation 371 'muxlogic' 'MuxLogicAddr_to_p_load61' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "%p_load61 = load i64 %empty"   --->   Operation 372 'load' 'p_load61' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 373 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load59 = muxlogic i64 %empty_197"   --->   Operation 373 'muxlogic' 'MuxLogicAddr_to_p_load59' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 374 [1/1] (0.00ns)   --->   "%p_load59 = load i64 %empty_197"   --->   Operation 374 'load' 'p_load59' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 375 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load57 = muxlogic i64 %empty_198"   --->   Operation 375 'muxlogic' 'MuxLogicAddr_to_p_load57' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 376 [1/1] (0.00ns)   --->   "%p_load57 = load i64 %empty_198"   --->   Operation 376 'load' 'p_load57' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 377 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load55 = muxlogic i64 %empty_199"   --->   Operation 377 'muxlogic' 'MuxLogicAddr_to_p_load55' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 378 [1/1] (0.00ns)   --->   "%p_load55 = load i64 %empty_199"   --->   Operation 378 'load' 'p_load55' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 379 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load"   --->   Operation 379 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 380 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out, i64 %p_load"   --->   Operation 380 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 381 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load31"   --->   Operation 381 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 382 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out1, i64 %p_load31"   --->   Operation 382 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load32"   --->   Operation 383 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 384 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out2, i64 %p_load32"   --->   Operation 384 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 385 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load33"   --->   Operation 385 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 386 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out3, i64 %p_load33"   --->   Operation 386 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 387 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load34"   --->   Operation 387 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 388 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out4, i64 %p_load34"   --->   Operation 388 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 389 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load35"   --->   Operation 389 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 390 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out5, i64 %p_load35"   --->   Operation 390 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 391 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load55"   --->   Operation 391 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 392 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out6, i64 %p_load55"   --->   Operation 392 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 393 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load36"   --->   Operation 393 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 394 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out7, i64 %p_load36"   --->   Operation 394 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 395 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load37"   --->   Operation 395 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 396 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out8, i64 %p_load37"   --->   Operation 396 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 397 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load38"   --->   Operation 397 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 398 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out9, i64 %p_load38"   --->   Operation 398 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 399 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load39"   --->   Operation 399 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 400 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out10, i64 %p_load39"   --->   Operation 400 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 401 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load40"   --->   Operation 401 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 402 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out11, i64 %p_load40"   --->   Operation 402 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 403 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load41"   --->   Operation 403 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out12, i64 %p_load41"   --->   Operation 404 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load57"   --->   Operation 405 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out13, i64 %p_load57"   --->   Operation 406 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 407 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load42"   --->   Operation 407 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 408 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out14, i64 %p_load42"   --->   Operation 408 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 409 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load43"   --->   Operation 409 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out15, i64 %p_load43"   --->   Operation 410 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 411 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load44"   --->   Operation 411 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 412 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out16, i64 %p_load44"   --->   Operation 412 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load45"   --->   Operation 413 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out17, i64 %p_load45"   --->   Operation 414 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 415 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load46"   --->   Operation 415 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 416 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out18, i64 %p_load46"   --->   Operation 416 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 417 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load47"   --->   Operation 417 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 418 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out19, i64 %p_load47"   --->   Operation 418 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 419 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load59"   --->   Operation 419 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 420 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out20, i64 %p_load59"   --->   Operation 420 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 421 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load48"   --->   Operation 421 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 422 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out21, i64 %p_load48"   --->   Operation 422 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 423 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load49"   --->   Operation 423 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 424 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out22, i64 %p_load49"   --->   Operation 424 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 425 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load50"   --->   Operation 425 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 426 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out23, i64 %p_load50"   --->   Operation 426 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 427 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load51"   --->   Operation 427 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out24, i64 %p_load51"   --->   Operation 428 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 429 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load52"   --->   Operation 429 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 430 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out25, i64 %p_load52"   --->   Operation 430 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 431 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load53"   --->   Operation 431 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 432 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out26, i64 %p_load53"   --->   Operation 432 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 433 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i64 %p_load61"   --->   Operation 433 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 434 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out27, i64 %p_load61"   --->   Operation 434 'write' 'write_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 435 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 435 'ret' 'ret_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.38>

State 14 <SV = 13> <Delay = 0.54>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%specpipeline_ln121 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./basic_helper.hpp:121]   --->   Operation 352 'specpipeline' 'specpipeline_ln121' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [./basic_helper.hpp:120]   --->   Operation 353 'specloopname' 'specloopname_ln120' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [1/7] (0.09ns)   --->   "%new_val = dadd i64 %mul, i64 %p_load60" [./basic_helper.hpp:127]   --->   Operation 354 'dadd' 'new_val' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 355 [1/7] (0.09ns)   --->   "%new_val_13 = dadd i64 %mul_1, i64 %p_load58" [./basic_helper.hpp:127]   --->   Operation 355 'dadd' 'new_val_13' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 356 [1/7] (0.09ns)   --->   "%new_val_14 = dadd i64 %mul_2, i64 %p_load56" [./basic_helper.hpp:127]   --->   Operation 356 'dadd' 'new_val_14' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 357 [1/7] (0.09ns)   --->   "%new_val_15 = dadd i64 %mul_3, i64 %p_load54" [./basic_helper.hpp:127]   --->   Operation 357 'dadd' 'new_val_15' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln127 = muxlogic i64 %new_val_15"   --->   Operation 358 'muxlogic' 'muxLogicData_to_store_ln127' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln127 = muxlogic i64 %empty_223"   --->   Operation 359 'muxlogic' 'muxLogicAddr_to_store_ln127' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.45ns)   --->   "%store_ln127 = store i64 %new_val_15, i64 %empty_223" [./basic_helper.hpp:127]   --->   Operation 360 'store' 'store_ln127' <Predicate = true> <Delay = 0.45>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln127 = muxlogic i64 %new_val_14"   --->   Operation 361 'muxlogic' 'muxLogicData_to_store_ln127' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln127 = muxlogic i64 %empty_217"   --->   Operation 362 'muxlogic' 'muxLogicAddr_to_store_ln127' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.45ns)   --->   "%store_ln127 = store i64 %new_val_14, i64 %empty_217" [./basic_helper.hpp:127]   --->   Operation 363 'store' 'store_ln127' <Predicate = true> <Delay = 0.45>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln127 = muxlogic i64 %new_val_13"   --->   Operation 364 'muxlogic' 'muxLogicData_to_store_ln127' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln127 = muxlogic i64 %empty_211"   --->   Operation 365 'muxlogic' 'muxLogicAddr_to_store_ln127' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 366 [1/1] (0.45ns)   --->   "%store_ln127 = store i64 %new_val_13, i64 %empty_211" [./basic_helper.hpp:127]   --->   Operation 366 'store' 'store_ln127' <Predicate = true> <Delay = 0.45>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln127 = muxlogic i64 %new_val"   --->   Operation 367 'muxlogic' 'muxLogicData_to_store_ln127' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln127 = muxlogic i64 %empty_205"   --->   Operation 368 'muxlogic' 'muxLogicAddr_to_store_ln127' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 369 [1/1] (0.45ns)   --->   "%store_ln127 = store i64 %new_val, i64 %empty_205" [./basic_helper.hpp:127]   --->   Operation 369 'store' 'store_ln127' <Predicate = true> <Delay = 0.45>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln120 = br void %VITIS_LOOP_125_2" [./basic_helper.hpp:120]   --->   Operation 370 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.665ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i' [149]  (0.400 ns)
	'load' operation 31 bit ('i_load', ./basic_helper.hpp:120) on local variable 'i' [153]  (0.000 ns)
	'add' operation 31 bit ('add_ln120', ./basic_helper.hpp:120) [202]  (0.865 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln120') [335]  (0.000 ns)
	'store' operation 0 bit ('store_ln120', ./basic_helper.hpp:120) of variable 'add_ln120', ./basic_helper.hpp:120 on local variable 'i' [337]  (0.400 ns)

 <State 2>: 1.135ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicCE_to_primalInfeasBound_fifo_read') [217]  (0.382 ns)
	fifo read operation ('primalInfeasBound_fifo_read', ./basic_helper.hpp:123) on port 'primalInfeasBound_fifo' (./basic_helper.hpp:123) [218]  (0.753 ns)

 <State 3>: 2.300ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_mul') [227]  (0.459 ns)
	'dmul' operation 64 bit ('mul', ./basic_helper.hpp:127) [229]  (1.841 ns)

 <State 4>: 2.154ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ./basic_helper.hpp:127) [229]  (2.154 ns)

 <State 5>: 2.154ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ./basic_helper.hpp:127) [229]  (2.154 ns)

 <State 6>: 2.154ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ./basic_helper.hpp:127) [229]  (2.154 ns)

 <State 7>: 1.251ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ./basic_helper.hpp:127) [229]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_new_val') [230]  (1.160 ns)

 <State 8>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_new_val') [230]  (0.000 ns)
	'dadd' operation 64 bit ('new_val', ./basic_helper.hpp:127) [232]  (2.029 ns)

 <State 9>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('new_val', ./basic_helper.hpp:127) [232]  (2.190 ns)

 <State 10>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('new_val', ./basic_helper.hpp:127) [232]  (2.190 ns)

 <State 11>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('new_val', ./basic_helper.hpp:127) [232]  (2.190 ns)

 <State 12>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('new_val', ./basic_helper.hpp:127) [232]  (2.190 ns)

 <State 13>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('new_val', ./basic_helper.hpp:127) [232]  (2.190 ns)

 <State 14>: 0.548ns
The critical path consists of the following:
	'dadd' operation 64 bit ('new_val', ./basic_helper.hpp:127) [250]  (0.091 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln127') [251]  (0.000 ns)
	'store' operation 0 bit ('store_ln127', ./basic_helper.hpp:127) of variable 'new_val', ./basic_helper.hpp:127 on local variable 'empty_223' [253]  (0.457 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
