Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed May 15 20:44:21 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file stopWatch_module_timing_summary_routed.rpt -pb stopWatch_module_timing_summary_routed.pb -rpx stopWatch_module_timing_summary_routed.rpx -warn_on_violation
| Design       : stopWatch_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_fndController/U_ClkDiv/r_tick_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_stopWatch_FSM/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_stopWatch_FSM/FSM_onehot_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.416        0.000                      0                  104        0.185        0.000                      0                  104        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.416        0.000                      0                  104        0.185        0.000                      0                  104        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 U_clkDiv_Herz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clkDiv_Herz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.087ns (23.867%)  route 3.467ns (76.133%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    U_clkDiv_Herz/clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  U_clkDiv_Herz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.419     5.577 f  U_clkDiv_Herz/counter_reg[16]/Q
                         net (fo=2, routed)           0.959     6.537    U_clkDiv_Herz/counter[16]
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.296     6.833 r  U_clkDiv_Herz/counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.237    U_clkDiv_Herz/counter[19]_i_5_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.361 r  U_clkDiv_Herz/counter[19]_i_3/O
                         net (fo=1, routed)           0.786     8.147    U_clkDiv_Herz/counter[19]_i_3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I4_O)        0.124     8.271 f  U_clkDiv_Herz/counter[19]_i_2/O
                         net (fo=20, routed)          1.318     9.589    U_clkDiv_Herz/r_clk
    SLICE_X61Y5          LUT2 (Prop_lut2_I0_O)        0.124     9.713 r  U_clkDiv_Herz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.713    U_clkDiv_Herz/counter_0[18]
    SLICE_X61Y5          FDCE                                         r  U_clkDiv_Herz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.518    14.859    U_clkDiv_Herz/clk_IBUF_BUFG
    SLICE_X61Y5          FDCE                                         r  U_clkDiv_Herz/counter_reg[18]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y5          FDCE (Setup_fdce_C_D)        0.031    15.129    U_clkDiv_Herz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 U_clkDiv_Herz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clkDiv_Herz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.115ns (24.332%)  route 3.467ns (75.668%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    U_clkDiv_Herz/clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  U_clkDiv_Herz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.419     5.577 f  U_clkDiv_Herz/counter_reg[16]/Q
                         net (fo=2, routed)           0.959     6.537    U_clkDiv_Herz/counter[16]
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.296     6.833 r  U_clkDiv_Herz/counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.237    U_clkDiv_Herz/counter[19]_i_5_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.361 r  U_clkDiv_Herz/counter[19]_i_3/O
                         net (fo=1, routed)           0.786     8.147    U_clkDiv_Herz/counter[19]_i_3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I4_O)        0.124     8.271 f  U_clkDiv_Herz/counter[19]_i_2/O
                         net (fo=20, routed)          1.318     9.589    U_clkDiv_Herz/r_clk
    SLICE_X61Y5          LUT2 (Prop_lut2_I0_O)        0.152     9.741 r  U_clkDiv_Herz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.741    U_clkDiv_Herz/counter_0[19]
    SLICE_X61Y5          FDCE                                         r  U_clkDiv_Herz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.518    14.859    U_clkDiv_Herz/clk_IBUF_BUFG
    SLICE_X61Y5          FDCE                                         r  U_clkDiv_Herz/counter_reg[19]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y5          FDCE (Setup_fdce_C_D)        0.075    15.173    U_clkDiv_Herz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 U_clkDiv_Herz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clkDiv_Herz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.087ns (25.090%)  route 3.245ns (74.910%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    U_clkDiv_Herz/clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  U_clkDiv_Herz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.419     5.577 f  U_clkDiv_Herz/counter_reg[16]/Q
                         net (fo=2, routed)           0.959     6.537    U_clkDiv_Herz/counter[16]
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.296     6.833 r  U_clkDiv_Herz/counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.237    U_clkDiv_Herz/counter[19]_i_5_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.361 r  U_clkDiv_Herz/counter[19]_i_3/O
                         net (fo=1, routed)           0.786     8.147    U_clkDiv_Herz/counter[19]_i_3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I4_O)        0.124     8.271 f  U_clkDiv_Herz/counter[19]_i_2/O
                         net (fo=20, routed)          1.096     9.367    U_clkDiv_Herz/r_clk
    SLICE_X61Y5          LUT2 (Prop_lut2_I0_O)        0.124     9.491 r  U_clkDiv_Herz/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.491    U_clkDiv_Herz/counter_0[14]
    SLICE_X61Y5          FDCE                                         r  U_clkDiv_Herz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.518    14.859    U_clkDiv_Herz/clk_IBUF_BUFG
    SLICE_X61Y5          FDCE                                         r  U_clkDiv_Herz/counter_reg[14]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y5          FDCE (Setup_fdce_C_D)        0.029    15.127    U_clkDiv_Herz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 U_clkDiv_Herz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clkDiv_Herz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.113ns (25.537%)  route 3.245ns (74.463%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    U_clkDiv_Herz/clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  U_clkDiv_Herz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.419     5.577 f  U_clkDiv_Herz/counter_reg[16]/Q
                         net (fo=2, routed)           0.959     6.537    U_clkDiv_Herz/counter[16]
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.296     6.833 r  U_clkDiv_Herz/counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.237    U_clkDiv_Herz/counter[19]_i_5_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.361 r  U_clkDiv_Herz/counter[19]_i_3/O
                         net (fo=1, routed)           0.786     8.147    U_clkDiv_Herz/counter[19]_i_3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I4_O)        0.124     8.271 f  U_clkDiv_Herz/counter[19]_i_2/O
                         net (fo=20, routed)          1.096     9.367    U_clkDiv_Herz/r_clk
    SLICE_X61Y5          LUT2 (Prop_lut2_I0_O)        0.150     9.517 r  U_clkDiv_Herz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.517    U_clkDiv_Herz/counter_0[17]
    SLICE_X61Y5          FDCE                                         r  U_clkDiv_Herz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.518    14.859    U_clkDiv_Herz/clk_IBUF_BUFG
    SLICE_X61Y5          FDCE                                         r  U_clkDiv_Herz/counter_reg[17]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y5          FDCE (Setup_fdce_C_D)        0.075    15.173    U_clkDiv_Herz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 U_stopWatch_FSM/U_button2/q_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch_FSM/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.323ns (30.722%)  route 2.983ns (69.278%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.638     5.159    U_stopWatch_FSM/U_button2/CLK
    SLICE_X63Y5          FDRE                                         r  U_stopWatch_FSM/U_button2/q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  U_stopWatch_FSM/U_button2/q_reg_reg[8]/Q
                         net (fo=2, routed)           1.333     6.911    U_stopWatch_FSM/U_button2/q_reg_reg_n_0_[8]
    SLICE_X63Y5          LUT6 (Prop_lut6_I0_O)        0.299     7.210 f  U_stopWatch_FSM/U_button2/FSM_onehot_state[2]_i_4/O
                         net (fo=2, routed)           0.498     7.708    U_stopWatch_FSM/U_button2/FSM_onehot_state[2]_i_4_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.832 r  U_stopWatch_FSM/U_button2/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.817     8.649    U_stopWatch_FSM/U_button1/FSM_onehot_state_reg[0]_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.154     8.803 r  U_stopWatch_FSM/U_button1/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.335     9.139    U_stopWatch_FSM/U_button2/FSM_onehot_state_reg[2]_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I2_O)        0.327     9.466 r  U_stopWatch_FSM/U_button2/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.466    U_stopWatch_FSM/U_button2_n_1
    SLICE_X62Y5          FDRE                                         r  U_stopWatch_FSM/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.519    14.860    U_stopWatch_FSM/CLK
    SLICE_X62Y5          FDRE                                         r  U_stopWatch_FSM/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.277    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X62Y5          FDRE (Setup_fdre_C_D)        0.029    15.131    U_stopWatch_FSM/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 U_stopWatch_FSM/U_button2/q_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch_FSM/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.323ns (30.884%)  route 2.961ns (69.116%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.638     5.159    U_stopWatch_FSM/U_button2/CLK
    SLICE_X63Y5          FDRE                                         r  U_stopWatch_FSM/U_button2/q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  U_stopWatch_FSM/U_button2/q_reg_reg[8]/Q
                         net (fo=2, routed)           1.333     6.911    U_stopWatch_FSM/U_button2/q_reg_reg_n_0_[8]
    SLICE_X63Y5          LUT6 (Prop_lut6_I0_O)        0.299     7.210 f  U_stopWatch_FSM/U_button2/FSM_onehot_state[2]_i_4/O
                         net (fo=2, routed)           0.498     7.708    U_stopWatch_FSM/U_button2/FSM_onehot_state[2]_i_4_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.832 r  U_stopWatch_FSM/U_button2/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.817     8.649    U_stopWatch_FSM/U_button1/FSM_onehot_state_reg[0]_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.154     8.803 r  U_stopWatch_FSM/U_button1/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.313     9.116    U_stopWatch_FSM/U_button2/FSM_onehot_state_reg[2]_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.327     9.443 r  U_stopWatch_FSM/U_button2/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.443    U_stopWatch_FSM/U_button2_n_2
    SLICE_X62Y6          FDRE                                         r  U_stopWatch_FSM/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.519    14.860    U_stopWatch_FSM/CLK
    SLICE_X62Y6          FDRE                                         r  U_stopWatch_FSM/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X62Y6          FDRE (Setup_fdre_C_D)        0.031    15.130    U_stopWatch_FSM/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 U_stopWatch_FSM/U_button2/q_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch_FSM/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.323ns (30.913%)  route 2.957ns (69.087%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.638     5.159    U_stopWatch_FSM/U_button2/CLK
    SLICE_X63Y5          FDRE                                         r  U_stopWatch_FSM/U_button2/q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  U_stopWatch_FSM/U_button2/q_reg_reg[8]/Q
                         net (fo=2, routed)           1.333     6.911    U_stopWatch_FSM/U_button2/q_reg_reg_n_0_[8]
    SLICE_X63Y5          LUT6 (Prop_lut6_I0_O)        0.299     7.210 f  U_stopWatch_FSM/U_button2/FSM_onehot_state[2]_i_4/O
                         net (fo=2, routed)           0.498     7.708    U_stopWatch_FSM/U_button2/FSM_onehot_state[2]_i_4_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.832 r  U_stopWatch_FSM/U_button2/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.817     8.649    U_stopWatch_FSM/U_button1/FSM_onehot_state_reg[0]_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.154     8.803 r  U_stopWatch_FSM/U_button1/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.309     9.112    U_stopWatch_FSM/U_button1/FSM_onehot_state_reg[1]
    SLICE_X62Y6          LUT4 (Prop_lut4_I2_O)        0.327     9.439 r  U_stopWatch_FSM/U_button1/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.439    U_stopWatch_FSM/U_button1_n_1
    SLICE_X62Y6          FDRE                                         r  U_stopWatch_FSM/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.519    14.860    U_stopWatch_FSM/CLK
    SLICE_X62Y6          FDRE                                         r  U_stopWatch_FSM/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X62Y6          FDRE (Setup_fdre_C_D)        0.029    15.128    U_stopWatch_FSM/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 U_clkDiv_Herz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clkDiv_Herz/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.963ns (23.178%)  route 3.192ns (76.822%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    U_clkDiv_Herz/clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  U_clkDiv_Herz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.419     5.577 r  U_clkDiv_Herz/counter_reg[16]/Q
                         net (fo=2, routed)           0.959     6.537    U_clkDiv_Herz/counter[16]
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.296     6.833 f  U_clkDiv_Herz/counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.237    U_clkDiv_Herz/counter[19]_i_5_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.361 f  U_clkDiv_Herz/counter[19]_i_3/O
                         net (fo=1, routed)           0.786     8.147    U_clkDiv_Herz/counter[19]_i_3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I4_O)        0.124     8.271 r  U_clkDiv_Herz/counter[19]_i_2/O
                         net (fo=20, routed)          1.042     9.313    U_clkDiv_Herz/r_clk
    SLICE_X61Y5          FDCE                                         r  U_clkDiv_Herz/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.518    14.859    U_clkDiv_Herz/clk_IBUF_BUFG
    SLICE_X61Y5          FDCE                                         r  U_clkDiv_Herz/r_clk_reg/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y5          FDCE (Setup_fdce_C_D)       -0.061    15.037    U_clkDiv_Herz/r_clk_reg
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 U_clkDiv_Herz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clkDiv_Herz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.087ns (26.045%)  route 3.087ns (73.955%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    U_clkDiv_Herz/clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  U_clkDiv_Herz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.419     5.577 f  U_clkDiv_Herz/counter_reg[16]/Q
                         net (fo=2, routed)           0.959     6.537    U_clkDiv_Herz/counter[16]
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.296     6.833 r  U_clkDiv_Herz/counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.237    U_clkDiv_Herz/counter[19]_i_5_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.361 r  U_clkDiv_Herz/counter[19]_i_3/O
                         net (fo=1, routed)           0.786     8.147    U_clkDiv_Herz/counter[19]_i_3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I4_O)        0.124     8.271 f  U_clkDiv_Herz/counter[19]_i_2/O
                         net (fo=20, routed)          0.937     9.208    U_clkDiv_Herz/r_clk
    SLICE_X61Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.332 r  U_clkDiv_Herz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.332    U_clkDiv_Herz/counter_0[10]
    SLICE_X61Y4          FDCE                                         r  U_clkDiv_Herz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.518    14.859    U_clkDiv_Herz/clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  U_clkDiv_Herz/counter_reg[10]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X61Y4          FDCE (Setup_fdce_C_D)        0.029    15.152    U_clkDiv_Herz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 U_clkDiv_Herz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clkDiv_Herz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.087ns (26.058%)  route 3.085ns (73.942%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    U_clkDiv_Herz/clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  U_clkDiv_Herz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.419     5.577 f  U_clkDiv_Herz/counter_reg[16]/Q
                         net (fo=2, routed)           0.959     6.537    U_clkDiv_Herz/counter[16]
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.296     6.833 r  U_clkDiv_Herz/counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.237    U_clkDiv_Herz/counter[19]_i_5_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.361 r  U_clkDiv_Herz/counter[19]_i_3/O
                         net (fo=1, routed)           0.786     8.147    U_clkDiv_Herz/counter[19]_i_3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I4_O)        0.124     8.271 f  U_clkDiv_Herz/counter[19]_i_2/O
                         net (fo=20, routed)          0.935     9.206    U_clkDiv_Herz/r_clk
    SLICE_X61Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.330 r  U_clkDiv_Herz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.330    U_clkDiv_Herz/counter_0[15]
    SLICE_X61Y4          FDCE                                         r  U_clkDiv_Herz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.518    14.859    U_clkDiv_Herz/clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  U_clkDiv_Herz/counter_reg[15]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X61Y4          FDCE (Setup_fdce_C_D)        0.031    15.154    U_clkDiv_Herz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_stopWatch_FSM/U_button2/q_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch_FSM/U_button2/q_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.595     1.478    U_stopWatch_FSM/U_button2/CLK
    SLICE_X63Y5          FDRE                                         r  U_stopWatch_FSM/U_button2/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U_stopWatch_FSM/U_button2/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.128     1.747    U_stopWatch_FSM/U_button2/q_reg_reg_n_0_[6]
    SLICE_X62Y5          FDRE                                         r  U_stopWatch_FSM/U_button2/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.866     1.993    U_stopWatch_FSM/U_button2/CLK
    SLICE_X62Y5          FDRE                                         r  U_stopWatch_FSM/U_button2/q_reg_reg[5]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X62Y5          FDRE (Hold_fdre_C_D)         0.071     1.562    U_stopWatch_FSM/U_button2/q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_stopWatch_FSM/U_button1/q_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch_FSM/U_button1/q_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.939%)  route 0.178ns (52.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.477    U_stopWatch_FSM/U_button1/CLK
    SLICE_X60Y5          FDRE                                         r  U_stopWatch_FSM/U_button1/q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y5          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  U_stopWatch_FSM/U_button1/q_reg_reg[5]/Q
                         net (fo=2, routed)           0.178     1.819    U_stopWatch_FSM/U_button1/p_0_in[4]
    SLICE_X62Y5          FDRE                                         r  U_stopWatch_FSM/U_button1/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.866     1.993    U_stopWatch_FSM/U_button1/CLK
    SLICE_X62Y5          FDRE                                         r  U_stopWatch_FSM/U_button1/q_reg_reg[4]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X62Y5          FDRE (Hold_fdre_C_D)         0.075     1.590    U_stopWatch_FSM/U_button1/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_stopWatch_FSM/U_button1/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch_FSM/U_button1/q_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.731%)  route 0.159ns (49.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.477    U_stopWatch_FSM/U_button1/CLK
    SLICE_X60Y5          FDRE                                         r  U_stopWatch_FSM/U_button1/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y5          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  U_stopWatch_FSM/U_button1/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.159     1.800    U_stopWatch_FSM/U_button1/p_0_in[6]
    SLICE_X60Y5          FDRE                                         r  U_stopWatch_FSM/U_button1/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     1.991    U_stopWatch_FSM/U_button1/CLK
    SLICE_X60Y5          FDRE                                         r  U_stopWatch_FSM/U_button1/q_reg_reg[6]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X60Y5          FDRE (Hold_fdre_C_D)         0.085     1.562    U_stopWatch_FSM/U_button1/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.476    U_fndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  U_fndController/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  U_fndController/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.785    U_fndController/U_ClkDiv/counter_reg_n_0_[0]
    SLICE_X65Y10         LUT1 (Prop_lut1_I0_O)        0.042     1.827 r  U_fndController/U_ClkDiv/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    U_fndController/U_ClkDiv/counter[0]
    SLICE_X65Y10         FDRE                                         r  U_fndController/U_ClkDiv/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     1.991    U_fndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  U_fndController/U_ClkDiv/counter_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y10         FDRE (Hold_fdre_C_D)         0.105     1.581    U_fndController/U_ClkDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_stopWatch_FSM/U_button1/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch_FSM/U_button1/q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.636%)  route 0.141ns (52.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.595     1.478    U_stopWatch_FSM/U_button1/CLK
    SLICE_X62Y6          FDRE                                         r  U_stopWatch_FSM/U_button1/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDRE (Prop_fdre_C_Q)         0.128     1.606 r  U_stopWatch_FSM/U_button1/q_reg_reg[1]/Q
                         net (fo=2, routed)           0.141     1.747    U_stopWatch_FSM/U_button1/p_0_in[0]
    SLICE_X62Y6          FDRE                                         r  U_stopWatch_FSM/U_button1/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.866     1.993    U_stopWatch_FSM/U_button1/CLK
    SLICE_X62Y6          FDRE                                         r  U_stopWatch_FSM/U_button1/q_reg_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X62Y6          FDRE (Hold_fdre_C_D)         0.022     1.500    U_stopWatch_FSM/U_button1/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_stopWatch_FSM/U_button1/q_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch_FSM/U_button1/q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.323%)  route 0.167ns (56.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.595     1.478    U_stopWatch_FSM/U_button1/CLK
    SLICE_X62Y5          FDRE                                         r  U_stopWatch_FSM/U_button1/q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDRE (Prop_fdre_C_Q)         0.128     1.606 r  U_stopWatch_FSM/U_button1/q_reg_reg[4]/Q
                         net (fo=2, routed)           0.167     1.774    U_stopWatch_FSM/U_button1/p_0_in[3]
    SLICE_X62Y6          FDRE                                         r  U_stopWatch_FSM/U_button1/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.866     1.993    U_stopWatch_FSM/U_button1/CLK
    SLICE_X62Y6          FDRE                                         r  U_stopWatch_FSM/U_button1/q_reg_reg[3]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X62Y6          FDRE (Hold_fdre_C_D)         0.018     1.512    U_stopWatch_FSM/U_button1/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.476    U_fndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  U_fndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  U_fndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.766    U_fndController/U_ClkDiv/counter_reg_n_0_[11]
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  U_fndController/U_ClkDiv/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.876    U_fndController/U_ClkDiv/counter0_carry__1_n_5
    SLICE_X64Y11         FDRE                                         r  U_fndController/U_ClkDiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     1.991    U_fndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  U_fndController/U_ClkDiv/counter_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y11         FDRE (Hold_fdre_C_D)         0.134     1.610    U_fndController/U_ClkDiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.476    U_fndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X64Y10         FDRE                                         r  U_fndController/U_ClkDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  U_fndController/U_ClkDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.126     1.766    U_fndController/U_ClkDiv/counter_reg_n_0_[7]
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  U_fndController/U_ClkDiv/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.876    U_fndController/U_ClkDiv/counter0_carry__0_n_5
    SLICE_X64Y10         FDRE                                         r  U_fndController/U_ClkDiv/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     1.991    U_fndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X64Y10         FDRE                                         r  U_fndController/U_ClkDiv/counter_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y10         FDRE (Hold_fdre_C_D)         0.134     1.610    U_fndController/U_ClkDiv/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.477    U_fndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X64Y9          FDRE                                         r  U_fndController/U_ClkDiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y9          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  U_fndController/U_ClkDiv/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.768    U_fndController/U_ClkDiv/counter_reg_n_0_[3]
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  U_fndController/U_ClkDiv/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.878    U_fndController/U_ClkDiv/counter0_carry_n_5
    SLICE_X64Y9          FDRE                                         r  U_fndController/U_ClkDiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.865     1.992    U_fndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X64Y9          FDRE                                         r  U_fndController/U_ClkDiv/counter_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y9          FDRE (Hold_fdre_C_D)         0.134     1.611    U_fndController/U_ClkDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.592     1.475    U_fndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  U_fndController/U_ClkDiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  U_fndController/U_ClkDiv/counter_reg[15]/Q
                         net (fo=2, routed)           0.127     1.766    U_fndController/U_ClkDiv/counter_reg_n_0_[15]
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  U_fndController/U_ClkDiv/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.876    U_fndController/U_ClkDiv/counter0_carry__2_n_5
    SLICE_X64Y12         FDRE                                         r  U_fndController/U_ClkDiv/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.862     1.989    U_fndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  U_fndController/U_ClkDiv/counter_reg[15]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.134     1.609    U_fndController/U_ClkDiv/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y1    U_clkDiv_Herz/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y4    U_clkDiv_Herz/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y3    U_clkDiv_Herz/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y3    U_clkDiv_Herz/counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y5    U_clkDiv_Herz/r_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y10   U_fndController/U_ClkDiv/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y11   U_fndController/U_ClkDiv/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y11   U_fndController/U_ClkDiv/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y11   U_fndController/U_ClkDiv/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   U_fndController/U_ClkDiv/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   U_fndController/U_ClkDiv/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   U_fndController/U_ClkDiv/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   U_fndController/U_ClkDiv/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   U_fndController/U_ClkDiv/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   U_fndController/U_ClkDiv/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   U_fndController/U_ClkDiv/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   U_fndController/U_ClkDiv/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y10   U_fndController/U_ClkDiv/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y10   U_fndController/U_ClkDiv/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y1    U_clkDiv_Herz/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    U_clkDiv_Herz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    U_clkDiv_Herz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    U_clkDiv_Herz/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y5    U_clkDiv_Herz/r_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    U_stopWatch_FSM/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    U_stopWatch_FSM/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y5    U_stopWatch_FSM/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y5    U_stopWatch_FSM/U_button1/q_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y5    U_stopWatch_FSM/U_button1/q_reg_reg[8]/C



