

================================================================
== Synthesis Summary Report of 'inverse_clarke'
================================================================
+ General Information: 
    * Date:           Fri Jan 28 22:28:23 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        inverse_clarke
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+--------+-------+---------+--------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |      Modules     |  Issue |       | Latency | Latency| Iteration|         | Trip |          |        |         |           |           |     |
    |      & Loops     |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF    |    LUT    | URAM|
    +------------------+--------+-------+---------+--------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |+ inverse_clarke  |  Timing|  -0.22|       10|  50.000|         -|       11|     -|        no|  4 (1%)|  12 (5%)|  669 (~0%)|  320 (~0%)|    -|
    +------------------+--------+-------+---------+--------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| idq       | both          | 64    | 1      | 1      |
| theta     | both          | 16    | 1      | 1      |
| vectors   | both          | 64    | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------+
| Argument | Direction | Datatype                       |
+----------+-----------+--------------------------------+
| idq      | in        | stream<unsigned long long, 0>& |
| theta    | in        | stream<unsigned short, 0>&     |
| vectors  | out       | stream<unsigned long long, 0>& |
+----------+-----------+--------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| idq      | idq          | interface |
| theta    | theta        | interface |
| vectors  | vectors      | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------+-----+--------+----------+-----+--------+---------+
| + inverse_clarke        | 12  |        |          |     |        |         |
|   mul_32s_32s_63_5_1_U1 | 3   |        | id_cos   | mul | dsp    | 4       |
|   mul_32s_32s_63_5_1_U2 | 3   |        | iq_cos   | mul | dsp    | 4       |
|   mul_32s_32s_63_5_1_U3 | 3   |        | id_sin   | mul | dsp    | 4       |
|   mul_32s_32s_63_5_1_U4 | 3   |        | iq_sin   | mul | dsp    | 4       |
|   sub_ln28_fu_188_p2    | -   |        | sub_ln28 | sub | fabric | 0       |
|   add_ln29_fu_202_p2    | -   |        | add_ln29 | add | fabric | 0       |
+-------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------+------+------+--------+----------+---------+------+---------+
| Name             | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+------------------+------+------+--------+----------+---------+------+---------+
| + inverse_clarke | 4    | 0    |        |          |         |      |         |
|   cos_lut_U      | 2    | -    |        | cos_lut  | rom_1p  | auto | 1       |
|   sin_lut_U      | 2    | -    |        | sin_lut  | rom_1p  | auto | 1       |
+------------------+------+------+--------+----------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------+--------------------------------------------------+
| Type      | Options                | Location                                         |
+-----------+------------------------+--------------------------------------------------+
| interface | mode=axis port=idq     | inverse_clarke.cpp:11 in inverse_clarke, idq     |
| interface | mode=axis port=theta   | inverse_clarke.cpp:12 in inverse_clarke, theta   |
| interface | mode=axis port=vectors | inverse_clarke.cpp:13 in inverse_clarke, vectors |
+-----------+------------------------+--------------------------------------------------+


