<stg><name>BlackScholes</name>


<trans_list>

<trans id="812" from="1" to="2">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="2" to="3">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="3" to="4">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="4" to="5">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="5" to="6">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="6" to="7">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="7" to="8">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="8" to="9">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="9" to="10">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="10" to="11">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="11" to="12">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="12" to="13">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="13" to="14">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="14" to="15">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="15" to="16">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="16" to="17">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="17" to="18">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="18" to="19">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="19" to="20">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="20" to="21">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="21" to="22">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="22" to="23">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="23" to="24">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="24" to="25">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="25" to="26">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="26" to="27">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="27" to="28">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="28" to="29">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="29" to="30">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="30" to="31">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="31" to="32">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="32" to="33">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="33" to="34">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="34" to="35">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="35" to="36">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="36" to="37">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="37" to="38">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="38" to="39">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="39" to="40">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="40" to="41">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="41" to="42">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="42" to="43">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="43" to="44">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="44" to="45">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="45" to="46">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="46" to="47">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="47" to="48">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="48" to="49">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="49" to="50">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="50" to="51">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="51" to="52">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="52" to="53">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="53" to="54">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="54" to="55">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="55" to="56">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="56" to="57">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="57" to="58">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="58" to="59">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="59" to="60">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="60" to="61">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="61" to="62">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="62" to="63">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="63" to="64">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="64" to="65">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="65" to="66">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="66" to="67">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="67" to="68">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="68" to="69">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="69" to="70">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="70" to="71">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="71" to="72">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="72" to="73">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="73" to="74">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="74" to="75">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="75" to="76">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="76" to="77">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="77" to="78">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="78" to="79">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="79" to="80">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="80" to="81">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="81" to="82">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="82" to="83">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="83" to="84">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="84" to="85">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="85" to="86">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="86" to="87">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="87" to="88">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="88" to="89">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="89" to="90">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="90" to="91">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="91" to="92">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="92" to="93">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="93" to="94">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="94" to="95">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="95" to="96">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="96" to="97">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="97" to="98">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="98" to="99">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="99" to="100">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="100" to="101">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="101" to="102">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="102" to="103">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="103" to="104">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="104" to="105">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="105" to="106">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="106" to="107">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="107" to="108">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="108" to="109">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="109" to="110">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="110" to="111">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="111" to="112">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="112" to="113">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="113" to="114">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="114" to="115">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="115" to="116">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="116" to="117">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="117" to="118">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="118" to="119">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="119" to="120">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="120" to="121">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="121" to="122">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="122" to="123">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="123" to="124">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="124" to="125">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="125" to="126">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="126" to="127">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="127" to="128">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="128" to="129">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="129" to="130">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="130" to="131">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="131" to="132">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="132" to="133">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="133" to="134">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="134" to="135">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="135" to="136">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="136" to="137">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="137" to="138">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="138" to="139">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="139" to="140">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="140" to="141">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="141" to="142">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="142" to="143">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="143" to="144">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="144" to="145">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="145" to="146">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="146" to="147">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="147" to="148">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="148" to="149">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="149" to="150">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="150" to="151">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="151" to="152">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="152" to="153">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="153" to="154">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="154" to="155">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="155" to="156">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="156" to="157">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="157" to="158">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="158" to="159">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="159" to="160">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="160" to="161">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="161" to="162">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="162" to="163">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="163" to="164">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="164" to="165">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="165" to="166">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="166" to="167">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="167" to="168">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="168" to="169">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="169" to="170">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="170" to="171">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="171" to="172">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="172" to="173">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="173" to="174">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="174" to="175">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="175" to="176">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="176" to="177">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="177" to="178">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="178" to="179">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="179" to="180">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="180" to="181">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="181" to="182">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="182" to="183">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="183" to="184">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="184" to="185">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="185" to="186">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="186" to="187">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="187" to="188">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="188" to="189">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="189" to="190">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="190" to="191">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="191" to="192">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="192" to="193">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="193" to="194">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="194" to="195">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="195" to="196">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="196" to="197">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="197" to="198">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="198" to="199">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="199" to="200">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="200" to="201">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="201" to="202">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="202" to="203">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="203" to="204">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="204" to="205">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="205" to="206">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="206" to="207">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="207" to="208">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="208" to="209">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="209" to="210">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="210" to="211">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %r_read = call double @_ssdm_op_Read.ap_auto.double(double %r) nounwind

]]></node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:7  %tmp = call fastcc i64 @rand_uint32()

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:73  %tmp_51_to_int = bitcast double %r_read to i64

]]></node>
<StgValue><ssdm name="tmp_51_to_int"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:74  %tmp_51_neg = xor i64 %tmp_51_to_int, -9223372036854775808

]]></node>
<StgValue><ssdm name="tmp_51_neg"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:2  %T_read = call double @_ssdm_op_Read.ap_auto.double(double %T) nounwind

]]></node>
<StgValue><ssdm name="T_read"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:7  %tmp = call fastcc i64 @rand_uint32()

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:75  %tmp_23 = bitcast i64 %tmp_51_neg to double

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:76  %tmp_24 = fmul double %tmp_23, %T_read

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="220" st_id="3" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:7  %tmp = call fastcc i64 @rand_uint32()

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:76  %tmp_24 = fmul double %tmp_23, %T_read

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:0  %b_read = call double @_ssdm_op_Read.ap_auto.double(double %b) nounwind

]]></node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:3  %X_read = call double @_ssdm_op_Read.ap_auto.double(double %X) nounwind

]]></node>
<StgValue><ssdm name="X_read"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:4  %S_read = call double @_ssdm_op_Read.ap_auto.double(double %S) nounwind

]]></node>
<StgValue><ssdm name="S_read"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:5  %CallPutFlag_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %CallPutFlag) nounwind

]]></node>
<StgValue><ssdm name="CallPutFlag_read"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:8  %rand_number = uitofp i64 %tmp to double

]]></node>
<StgValue><ssdm name="rand_number"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:59  %tmp_11 = icmp eq i8 %CallPutFlag_read, 99

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:76  %tmp_24 = fmul double %tmp_23, %T_read

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="229" st_id="5" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:8  %rand_number = uitofp i64 %tmp to double

]]></node>
<StgValue><ssdm name="rand_number"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:76  %tmp_24 = fmul double %tmp_23, %T_read

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="231" st_id="6" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:8  %rand_number = uitofp i64 %tmp to double

]]></node>
<StgValue><ssdm name="rand_number"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:76  %tmp_24 = fmul double %tmp_23, %T_read

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="233" st_id="7" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:8  %rand_number = uitofp i64 %tmp to double

]]></node>
<StgValue><ssdm name="rand_number"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:76  %tmp_24 = fmul double %tmp_23, %T_read

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="235" st_id="8" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:8  %rand_number = uitofp i64 %tmp to double

]]></node>
<StgValue><ssdm name="rand_number"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="236" st_id="9" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:8  %rand_number = uitofp i64 %tmp to double

]]></node>
<StgValue><ssdm name="rand_number"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="237" st_id="10" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="15" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="239" st_id="11" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="14" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="241" st_id="12" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="13" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="243" st_id="13" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="12" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="245" st_id="14" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="11" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="247" st_id="15" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="10" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="249" st_id="16" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="9" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="251" st_id="17" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="8" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="253" st_id="18" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="7" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="255" st_id="19" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="6" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="257" st_id="20" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="5" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="259" st_id="21" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="4" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="261" st_id="22" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="3" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="263" st_id="23" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>

<operation id="264" st_id="23" stage="2" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="265" st_id="24" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="267" st_id="25" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="268" st_id="26" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="269" st_id="27" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="270" st_id="28" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="271" st_id="29" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="272" st_id="30" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="273" st_id="31" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="274" st_id="32" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="275" st_id="33" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="276" st_id="34" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="277" st_id="35" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="278" st_id="36" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="279" st_id="37" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="280" st_id="38" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="281" st_id="39" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="282" st_id="40" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

]]></node>
<StgValue><ssdm name="rand_number_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="283" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:10  %p_Val2_s = bitcast double %rand_number_1 to i64

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="284" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:11  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="285" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="286" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:13  %loc_V_1 = trunc i64 %p_Val2_s to i52

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="287" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:14  %p_Result_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="288" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:16  %tmp_i_i_i_cast1 = zext i11 %loc_V to i12

]]></node>
<StgValue><ssdm name="tmp_i_i_i_cast1"/></StgValue>
</operation>

<operation id="289" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:17  %sh_assign = add i12 %tmp_i_i_i_cast1, -1023

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="290" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:18  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="291" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:19  %tmp_i_i_101 = sub i11 1023, %loc_V

]]></node>
<StgValue><ssdm name="tmp_i_i_101"/></StgValue>
</operation>

<operation id="292" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:20  %tmp_i_i_cast = sext i11 %tmp_i_i_101 to i12

]]></node>
<StgValue><ssdm name="tmp_i_i_cast"/></StgValue>
</operation>

<operation id="293" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:21  %sh_assign_1 = select i1 %isNeg, i12 %tmp_i_i_cast, i12 %sh_assign

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="294" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:22  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="295" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="53" op_0_bw="32">
<![CDATA[
_ifconv:24  %tmp_68_i_i_cast = zext i32 %sh_assign_1_cast to i53

]]></node>
<StgValue><ssdm name="tmp_68_i_i_cast"/></StgValue>
</operation>

<operation id="296" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ifconv:25  %tmp_69_i_i = lshr i53 %p_Result_1, %tmp_68_i_i_cast

]]></node>
<StgValue><ssdm name="tmp_69_i_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="297" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="168" op_0_bw="53">
<![CDATA[
_ifconv:15  %tmp_i_i = zext i53 %p_Result_1 to i168

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="298" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="168" op_0_bw="32">
<![CDATA[
_ifconv:23  %tmp_68_i_i = zext i32 %sh_assign_1_cast to i168

]]></node>
<StgValue><ssdm name="tmp_68_i_i"/></StgValue>
</operation>

<operation id="299" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="168" op_0_bw="53">
<![CDATA[
_ifconv:26  %tmp_69_i_i_cast = zext i53 %tmp_69_i_i to i168

]]></node>
<StgValue><ssdm name="tmp_69_i_i_cast"/></StgValue>
</operation>

<operation id="300" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="168" op_0_bw="168" op_1_bw="168">
<![CDATA[
_ifconv:27  %tmp_71_i_i = shl i168 %tmp_i_i, %tmp_68_i_i

]]></node>
<StgValue><ssdm name="tmp_71_i_i"/></StgValue>
</operation>

<operation id="301" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="168" op_0_bw="1" op_1_bw="168" op_2_bw="168">
<![CDATA[
_ifconv:28  %p_Val2_3 = select i1 %isNeg, i168 %tmp_69_i_i_cast, i168 %tmp_71_i_i

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="302" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="64" op_1_bw="168" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %p_Val2_4 = call i64 @_ssdm_op_PartSelect.i64.i168.i32.i32(i168 %p_Val2_3, i32 52, i32 115)

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="303" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:30  %p_Val2_i_i = sub i64 0, %p_Val2_4

]]></node>
<StgValue><ssdm name="p_Val2_i_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="304" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:31  %p_Val2_6 = select i1 %p_Result_s, i64 %p_Val2_i_i, i64 %p_Val2_4

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="305" st_id="43" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:32  %tmp_s = sitofp i64 %p_Val2_6 to double

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="306" st_id="44" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:32  %tmp_s = sitofp i64 %p_Val2_6 to double

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="307" st_id="45" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:32  %tmp_s = sitofp i64 %p_Val2_6 to double

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="308" st_id="46" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:32  %tmp_s = sitofp i64 %p_Val2_6 to double

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="309" st_id="47" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:32  %tmp_s = sitofp i64 %p_Val2_6 to double

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="310" st_id="48" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:32  %tmp_s = sitofp i64 %p_Val2_6 to double

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="311" st_id="49" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %rand_number_2 = fsub double %rand_number_1, %tmp_s

]]></node>
<StgValue><ssdm name="rand_number_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="312" st_id="50" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %rand_number_2 = fsub double %rand_number_1, %tmp_s

]]></node>
<StgValue><ssdm name="rand_number_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="313" st_id="51" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %rand_number_2 = fsub double %rand_number_1, %tmp_s

]]></node>
<StgValue><ssdm name="rand_number_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="314" st_id="52" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %rand_number_2 = fsub double %rand_number_1, %tmp_s

]]></node>
<StgValue><ssdm name="rand_number_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="315" st_id="53" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %rand_number_2 = fsub double %rand_number_1, %tmp_s

]]></node>
<StgValue><ssdm name="rand_number_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="316" st_id="54" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:34  %X_assign = fadd double %rand_number_2, %b_read

]]></node>
<StgValue><ssdm name="X_assign"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="317" st_id="55" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:34  %X_assign = fadd double %rand_number_2, %b_read

]]></node>
<StgValue><ssdm name="X_assign"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="318" st_id="56" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:34  %X_assign = fadd double %rand_number_2, %b_read

]]></node>
<StgValue><ssdm name="X_assign"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="319" st_id="57" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:34  %X_assign = fadd double %rand_number_2, %b_read

]]></node>
<StgValue><ssdm name="X_assign"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="320" st_id="58" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:34  %X_assign = fadd double %rand_number_2, %b_read

]]></node>
<StgValue><ssdm name="X_assign"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="321" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:35  %p_Val2_7 = bitcast double %X_assign to i64

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="322" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:36  %tmp_35 = trunc i64 %p_Val2_7 to i63

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="323" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
_ifconv:37  %p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_35)

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="324" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:38  %ret_i_i_i_i_i_i = bitcast i64 %p_Result_2 to double

]]></node>
<StgValue><ssdm name="ret_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="325" st_id="59" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:39  %tmp_i = fmul double %ret_i_i_i_i_i_i, 2.316419e-01

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="326" st_id="59" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_21_i = fmul double %X_assign, %X_assign

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="327" st_id="59" stage="3" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:56  %tmp_34_i = fcmp olt double %X_assign, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="328" st_id="60" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:39  %tmp_i = fmul double %ret_i_i_i_i_i_i, 2.316419e-01

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="329" st_id="60" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_21_i = fmul double %X_assign, %X_assign

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="330" st_id="60" stage="2" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:56  %tmp_34_i = fcmp olt double %X_assign, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="331" st_id="61" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:39  %tmp_i = fmul double %ret_i_i_i_i_i_i, 2.316419e-01

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="332" st_id="61" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_21_i = fmul double %X_assign, %X_assign

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="333" st_id="61" stage="1" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:56  %tmp_34_i = fcmp olt double %X_assign, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="334" st_id="62" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:39  %tmp_i = fmul double %ret_i_i_i_i_i_i, 2.316419e-01

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="335" st_id="62" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_21_i = fmul double %X_assign, %X_assign

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="336" st_id="63" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:39  %tmp_i = fmul double %ret_i_i_i_i_i_i, 2.316419e-01

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="337" st_id="63" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_21_i = fmul double %X_assign, %X_assign

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="338" st_id="64" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:39  %tmp_i = fmul double %ret_i_i_i_i_i_i, 2.316419e-01

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="339" st_id="64" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_21_i = fmul double %X_assign, %X_assign

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="340" st_id="65" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:40  %tmp_20_i = fadd double %tmp_i, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="341" st_id="65" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %tmp_22_i = fmul double %tmp_21_i, -5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="342" st_id="66" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:40  %tmp_20_i = fadd double %tmp_i, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="343" st_id="66" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %tmp_22_i = fmul double %tmp_21_i, -5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="344" st_id="67" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:40  %tmp_20_i = fadd double %tmp_i, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="345" st_id="67" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %tmp_22_i = fmul double %tmp_21_i, -5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="346" st_id="68" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:40  %tmp_20_i = fadd double %tmp_i, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="347" st_id="68" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %tmp_22_i = fmul double %tmp_21_i, -5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="348" st_id="69" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:40  %tmp_20_i = fadd double %tmp_i, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="349" st_id="69" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %tmp_22_i = fmul double %tmp_21_i, -5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="350" st_id="70" stage="11" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

]]></node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="351" st_id="70" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %tmp_22_i = fmul double %tmp_21_i, -5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="352" st_id="71" stage="10" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

]]></node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="353" st_id="71" stage="15" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="354" st_id="72" stage="9" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

]]></node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="355" st_id="72" stage="14" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="356" st_id="73" stage="8" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

]]></node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="357" st_id="73" stage="13" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="358" st_id="74" stage="7" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

]]></node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="359" st_id="74" stage="12" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="360" st_id="75" stage="6" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

]]></node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="361" st_id="75" stage="11" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="362" st_id="76" stage="5" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

]]></node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="363" st_id="76" stage="10" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="364" st_id="77" stage="4" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

]]></node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="365" st_id="77" stage="9" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="366" st_id="78" stage="3" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

]]></node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="367" st_id="78" stage="8" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="368" st_id="79" stage="2" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

]]></node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="369" st_id="79" stage="7" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="370" st_id="80" stage="1" lat="11">
<core>DRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

]]></node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="371" st_id="80" stage="6" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="372" st_id="81" stage="5" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="373" st_id="81" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:46  %tmp_25_i = fmul double %K, 0x3FF548CDD6F42943

]]></node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="374" st_id="82" stage="4" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="375" st_id="82" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:46  %tmp_25_i = fmul double %K, 0x3FF548CDD6F42943

]]></node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="376" st_id="83" stage="3" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="377" st_id="83" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:46  %tmp_25_i = fmul double %K, 0x3FF548CDD6F42943

]]></node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="378" st_id="84" stage="2" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="379" st_id="84" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:46  %tmp_25_i = fmul double %K, 0x3FF548CDD6F42943

]]></node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="380" st_id="85" stage="1" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="381" st_id="85" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:46  %tmp_25_i = fmul double %K, 0x3FF548CDD6F42943

]]></node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="382" st_id="86" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45  %tmp_24_i = fmul double %tmp_23_i, 0x3FD9884533D43651

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="383" st_id="86" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:46  %tmp_25_i = fmul double %K, 0x3FF548CDD6F42943

]]></node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="384" st_id="87" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45  %tmp_24_i = fmul double %tmp_23_i, 0x3FD9884533D43651

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="385" st_id="87" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:47  %tmp_26_i = fadd double %tmp_25_i, 0xBFFD23DD4EF278D0

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="386" st_id="88" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45  %tmp_24_i = fmul double %tmp_23_i, 0x3FD9884533D43651

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="387" st_id="88" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:47  %tmp_26_i = fadd double %tmp_25_i, 0xBFFD23DD4EF278D0

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="388" st_id="89" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45  %tmp_24_i = fmul double %tmp_23_i, 0x3FD9884533D43651

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="389" st_id="89" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:47  %tmp_26_i = fadd double %tmp_25_i, 0xBFFD23DD4EF278D0

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="390" st_id="90" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45  %tmp_24_i = fmul double %tmp_23_i, 0x3FD9884533D43651

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="391" st_id="90" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:47  %tmp_26_i = fadd double %tmp_25_i, 0xBFFD23DD4EF278D0

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="392" st_id="91" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45  %tmp_24_i = fmul double %tmp_23_i, 0x3FD9884533D43651

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="393" st_id="91" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:47  %tmp_26_i = fadd double %tmp_25_i, 0xBFFD23DD4EF278D0

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="394" st_id="92" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48  %tmp_27_i = fmul double %K, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="395" st_id="93" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48  %tmp_27_i = fmul double %K, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="396" st_id="94" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48  %tmp_27_i = fmul double %K, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="397" st_id="95" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48  %tmp_27_i = fmul double %K, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="398" st_id="96" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48  %tmp_27_i = fmul double %K, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="399" st_id="97" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48  %tmp_27_i = fmul double %K, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="400" st_id="98" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:49  %tmp_28_i = fadd double %tmp_27_i, 0x3FFC80EF025F5E68

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="401" st_id="99" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:49  %tmp_28_i = fadd double %tmp_27_i, 0x3FFC80EF025F5E68

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="402" st_id="100" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:49  %tmp_28_i = fadd double %tmp_27_i, 0x3FFC80EF025F5E68

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="403" st_id="101" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:49  %tmp_28_i = fadd double %tmp_27_i, 0x3FFC80EF025F5E68

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="404" st_id="102" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:49  %tmp_28_i = fadd double %tmp_27_i, 0x3FFC80EF025F5E68

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="405" st_id="103" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:50  %tmp_29_i = fmul double %K, %tmp_28_i

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="406" st_id="104" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:50  %tmp_29_i = fmul double %K, %tmp_28_i

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="407" st_id="105" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:50  %tmp_29_i = fmul double %K, %tmp_28_i

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="408" st_id="106" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:50  %tmp_29_i = fmul double %K, %tmp_28_i

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="409" st_id="107" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:50  %tmp_29_i = fmul double %K, %tmp_28_i

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="410" st_id="108" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:50  %tmp_29_i = fmul double %K, %tmp_28_i

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="411" st_id="109" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51  %tmp_30_i = fadd double %tmp_29_i, 0xBFD6D1F0E5A8325B

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="412" st_id="110" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51  %tmp_30_i = fadd double %tmp_29_i, 0xBFD6D1F0E5A8325B

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="413" st_id="111" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51  %tmp_30_i = fadd double %tmp_29_i, 0xBFD6D1F0E5A8325B

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="414" st_id="112" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51  %tmp_30_i = fadd double %tmp_29_i, 0xBFD6D1F0E5A8325B

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="415" st_id="113" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51  %tmp_30_i = fadd double %tmp_29_i, 0xBFD6D1F0E5A8325B

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="416" st_id="113" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="417" st_id="114" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:52  %tmp_31_i = fmul double %K, %tmp_30_i

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="418" st_id="114" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="419" st_id="115" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:52  %tmp_31_i = fmul double %K, %tmp_30_i

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="420" st_id="115" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="421" st_id="116" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:52  %tmp_31_i = fmul double %K, %tmp_30_i

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="422" st_id="116" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="423" st_id="117" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:52  %tmp_31_i = fmul double %K, %tmp_30_i

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="424" st_id="117" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="425" st_id="118" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:52  %tmp_31_i = fmul double %K, %tmp_30_i

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="426" st_id="118" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="427" st_id="119" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:52  %tmp_31_i = fmul double %K, %tmp_30_i

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="428" st_id="119" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="429" st_id="120" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:53  %tmp_32_i = fadd double %tmp_31_i, 0x3FD470BF3A92F8EC

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="430" st_id="120" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="431" st_id="121" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:53  %tmp_32_i = fadd double %tmp_31_i, 0x3FD470BF3A92F8EC

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="432" st_id="121" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="433" st_id="122" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:53  %tmp_32_i = fadd double %tmp_31_i, 0x3FD470BF3A92F8EC

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="434" st_id="122" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="435" st_id="123" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:53  %tmp_32_i = fadd double %tmp_31_i, 0x3FD470BF3A92F8EC

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="436" st_id="123" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="437" st_id="124" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:53  %tmp_32_i = fadd double %tmp_31_i, 0x3FD470BF3A92F8EC

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="438" st_id="124" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="439" st_id="125" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_33_i = fmul double %K, %tmp_32_i

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="440" st_id="125" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="441" st_id="126" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_33_i = fmul double %K, %tmp_32_i

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="442" st_id="126" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="443" st_id="127" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_33_i = fmul double %K, %tmp_32_i

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="444" st_id="127" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="445" st_id="128" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_33_i = fmul double %K, %tmp_32_i

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="446" st_id="128" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="447" st_id="129" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_33_i = fmul double %K, %tmp_32_i

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="448" st_id="129" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="449" st_id="130" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_33_i = fmul double %K, %tmp_32_i

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="450" st_id="130" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="451" st_id="131" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:55  %w = fmul double %tmp_24_i, %tmp_33_i

]]></node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="452" st_id="131" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="453" st_id="132" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:55  %w = fmul double %tmp_24_i, %tmp_33_i

]]></node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="454" st_id="132" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="455" st_id="133" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:55  %w = fmul double %tmp_24_i, %tmp_33_i

]]></node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="456" st_id="133" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="457" st_id="134" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:55  %w = fmul double %tmp_24_i, %tmp_33_i

]]></node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="458" st_id="134" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="459" st_id="135" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:55  %w = fmul double %tmp_24_i, %tmp_33_i

]]></node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="460" st_id="135" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="461" st_id="136" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:55  %w = fmul double %tmp_24_i, %tmp_33_i

]]></node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="462" st_id="136" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="463" st_id="137" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_34_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:57  %tmp_35_i = fsub double 1.000000e+00, %w

]]></node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="464" st_id="137" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="465" st_id="138" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_34_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:57  %tmp_35_i = fsub double 1.000000e+00, %w

]]></node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="466" st_id="138" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="467" st_id="139" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_34_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:57  %tmp_35_i = fsub double 1.000000e+00, %w

]]></node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="468" st_id="139" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="469" st_id="140" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_34_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:57  %tmp_35_i = fsub double 1.000000e+00, %w

]]></node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="470" st_id="140" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="471" st_id="141" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_34_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:57  %tmp_35_i = fsub double 1.000000e+00, %w

]]></node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="472" st_id="141" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="473" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:58  %sig = select i1 %tmp_34_i, double %w, double %tmp_35_i

]]></node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>

<operation id="474" st_id="142" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="475" st_id="143" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:60  %tmp_12 = fmul double %sig, %sig

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="476" st_id="143" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="477" st_id="144" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:60  %tmp_12 = fmul double %sig, %sig

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="478" st_id="144" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:65  %tmp_17 = fmul double %sig, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="479" st_id="145" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:60  %tmp_12 = fmul double %sig, %sig

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="480" st_id="145" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:65  %tmp_17 = fmul double %sig, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="481" st_id="146" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:60  %tmp_12 = fmul double %sig, %sig

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="482" st_id="146" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:65  %tmp_17 = fmul double %sig, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="483" st_id="147" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:60  %tmp_12 = fmul double %sig, %sig

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="484" st_id="147" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:65  %tmp_17 = fmul double %sig, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="485" st_id="148" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:60  %tmp_12 = fmul double %sig, %sig

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="486" st_id="148" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:65  %tmp_17 = fmul double %sig, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="487" st_id="149" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:61  %tmp_13 = fmul double %tmp_12, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="488" st_id="149" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:65  %tmp_17 = fmul double %sig, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="489" st_id="150" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:61  %tmp_13 = fmul double %tmp_12, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="490" st_id="150" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:66  %tmp_18 = fmul double %tmp_17, %rand_number_2

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="491" st_id="151" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:61  %tmp_13 = fmul double %tmp_12, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="492" st_id="151" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:66  %tmp_18 = fmul double %tmp_17, %rand_number_2

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="493" st_id="152" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:61  %tmp_13 = fmul double %tmp_12, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="494" st_id="152" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:66  %tmp_18 = fmul double %tmp_17, %rand_number_2

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="495" st_id="153" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:61  %tmp_13 = fmul double %tmp_12, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="496" st_id="153" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:66  %tmp_18 = fmul double %tmp_17, %rand_number_2

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="497" st_id="154" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:61  %tmp_13 = fmul double %tmp_12, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="498" st_id="154" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:66  %tmp_18 = fmul double %tmp_17, %rand_number_2

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="499" st_id="155" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:62  %tmp_14 = fsub double %r_read, %tmp_13

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="500" st_id="155" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:66  %tmp_18 = fmul double %tmp_17, %rand_number_2

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="501" st_id="155" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:78  %tmp_26 = fadd double %tmp_13, %r_read

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="502" st_id="156" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:62  %tmp_14 = fsub double %r_read, %tmp_13

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="503" st_id="156" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:78  %tmp_26 = fadd double %tmp_13, %r_read

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="504" st_id="157" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:62  %tmp_14 = fsub double %r_read, %tmp_13

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="505" st_id="157" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:78  %tmp_26 = fadd double %tmp_13, %r_read

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="506" st_id="158" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:62  %tmp_14 = fsub double %r_read, %tmp_13

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="507" st_id="158" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:78  %tmp_26 = fadd double %tmp_13, %r_read

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="508" st_id="159" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:62  %tmp_14 = fsub double %r_read, %tmp_13

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="509" st_id="159" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:78  %tmp_26 = fadd double %tmp_13, %r_read

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="510" st_id="160" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:63  %tmp_15 = fmul double %tmp_14, %T_read

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="511" st_id="160" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:79  %tmp_27 = fmul double %tmp_26, %T_read

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="512" st_id="161" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:63  %tmp_15 = fmul double %tmp_14, %T_read

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="513" st_id="161" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:79  %tmp_27 = fmul double %tmp_26, %T_read

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="514" st_id="162" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:63  %tmp_15 = fmul double %tmp_14, %T_read

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="515" st_id="162" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:79  %tmp_27 = fmul double %tmp_26, %T_read

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="516" st_id="163" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:63  %tmp_15 = fmul double %tmp_14, %T_read

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="517" st_id="163" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:79  %tmp_27 = fmul double %tmp_26, %T_read

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="518" st_id="164" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:63  %tmp_15 = fmul double %tmp_14, %T_read

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="519" st_id="164" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:79  %tmp_27 = fmul double %tmp_26, %T_read

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="520" st_id="165" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:63  %tmp_15 = fmul double %tmp_14, %T_read

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="521" st_id="165" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:79  %tmp_27 = fmul double %tmp_26, %T_read

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="522" st_id="166" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:67  %tmp_19 = fadd double %tmp_15, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="523" st_id="166" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:80  %tmp_28 = fadd double %tmp_27, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="524" st_id="167" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:67  %tmp_19 = fadd double %tmp_15, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="525" st_id="167" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:80  %tmp_28 = fadd double %tmp_27, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="526" st_id="168" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:67  %tmp_19 = fadd double %tmp_15, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="527" st_id="168" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:80  %tmp_28 = fadd double %tmp_27, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="528" st_id="169" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:67  %tmp_19 = fadd double %tmp_15, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="529" st_id="169" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:80  %tmp_28 = fadd double %tmp_27, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="530" st_id="170" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:67  %tmp_19 = fadd double %tmp_15, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="531" st_id="170" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:80  %tmp_28 = fadd double %tmp_27, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">
</state>

<state id="172" st_id="172">

<operation id="532" st_id="172" stage="15" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="533" st_id="173" stage="14" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="534" st_id="173" stage="15" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="535" st_id="174" stage="13" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="536" st_id="174" stage="14" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="537" st_id="175" stage="12" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="538" st_id="175" stage="13" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="539" st_id="176" stage="11" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="540" st_id="176" stage="12" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="541" st_id="177" stage="10" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="542" st_id="177" stage="11" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="543" st_id="178" stage="9" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="544" st_id="178" stage="10" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="545" st_id="179" stage="8" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="546" st_id="179" stage="9" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="547" st_id="180" stage="7" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="548" st_id="180" stage="8" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="549" st_id="181" stage="6" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="550" st_id="181" stage="7" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="551" st_id="182" stage="5" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="552" st_id="182" stage="6" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="553" st_id="183" stage="4" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="554" st_id="183" stage="5" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="555" st_id="184" stage="3" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="556" st_id="184" stage="4" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="557" st_id="185" stage="2" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="558" st_id="185" stage="3" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="559" st_id="186" stage="1" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="560" st_id="186" stage="2" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="561" st_id="187" stage="1" lat="15">
<core>DExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="562" st_id="188" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:69  %vc = fmul double %tmp_20, %S_read

]]></node>
<StgValue><ssdm name="vc"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="563" st_id="189" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:69  %vc = fmul double %tmp_20, %S_read

]]></node>
<StgValue><ssdm name="vc"/></StgValue>
</operation>

<operation id="564" st_id="189" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:82  %vp = fmul double %tmp_29, %S_read

]]></node>
<StgValue><ssdm name="vp"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="565" st_id="190" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:69  %vc = fmul double %tmp_20, %S_read

]]></node>
<StgValue><ssdm name="vc"/></StgValue>
</operation>

<operation id="566" st_id="190" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:82  %vp = fmul double %tmp_29, %S_read

]]></node>
<StgValue><ssdm name="vp"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="567" st_id="191" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:69  %vc = fmul double %tmp_20, %S_read

]]></node>
<StgValue><ssdm name="vc"/></StgValue>
</operation>

<operation id="568" st_id="191" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:82  %vp = fmul double %tmp_29, %S_read

]]></node>
<StgValue><ssdm name="vp"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="569" st_id="192" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:69  %vc = fmul double %tmp_20, %S_read

]]></node>
<StgValue><ssdm name="vc"/></StgValue>
</operation>

<operation id="570" st_id="192" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:82  %vp = fmul double %tmp_29, %S_read

]]></node>
<StgValue><ssdm name="vp"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="571" st_id="193" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:69  %vc = fmul double %tmp_20, %S_read

]]></node>
<StgValue><ssdm name="vc"/></StgValue>
</operation>

<operation id="572" st_id="193" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:82  %vp = fmul double %tmp_29, %S_read

]]></node>
<StgValue><ssdm name="vp"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="573" st_id="194" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:82  %vp = fmul double %tmp_29, %S_read

]]></node>
<StgValue><ssdm name="vp"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="574" st_id="195" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:70  %tmp_21 = fsub double %vc, %X_read

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="575" st_id="196" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:70  %tmp_21 = fsub double %vc, %X_read

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="576" st_id="196" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:83  %tmp_30 = fsub double %X_read, %vp

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="577" st_id="197" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:70  %tmp_21 = fsub double %vc, %X_read

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="578" st_id="197" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:83  %tmp_30 = fsub double %X_read, %vp

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="579" st_id="198" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:70  %tmp_21 = fsub double %vc, %X_read

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="580" st_id="198" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:83  %tmp_30 = fsub double %X_read, %vp

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="581" st_id="199" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:70  %tmp_21 = fsub double %vc, %X_read

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="582" st_id="199" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:83  %tmp_30 = fsub double %X_read, %vp

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="583" st_id="200" stage="3" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:71  %tmp_22 = fcmp olt double %tmp_21, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="584" st_id="200" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:83  %tmp_30 = fsub double %X_read, %vp

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="585" st_id="201" stage="2" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:71  %tmp_22 = fcmp olt double %tmp_21, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="586" st_id="201" stage="3" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:84  %tmp_31 = fcmp olt double %tmp_30, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="587" st_id="202" stage="1" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:71  %tmp_22 = fcmp olt double %tmp_21, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="588" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:72  %call = select i1 %tmp_22, double 0.000000e+00, double %tmp_21

]]></node>
<StgValue><ssdm name="call"/></StgValue>
</operation>

<operation id="589" st_id="202" stage="2" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:84  %tmp_31 = fcmp olt double %tmp_30, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="590" st_id="203" stage="1" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:84  %tmp_31 = fcmp olt double %tmp_30, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="591" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:85  %put = select i1 %tmp_31, double 0.000000e+00, double %tmp_30

]]></node>
<StgValue><ssdm name="put"/></StgValue>
</operation>

<operation id="592" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:86  %p_0_v = select i1 %tmp_11, double %call, double %put

]]></node>
<StgValue><ssdm name="p_0_v"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">
</state>

<state id="205" st_id="205">
</state>

<state id="206" st_id="206">

<operation id="593" st_id="206" stage="6" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:87  %p_0 = fmul double %tmp_25, %p_0_v

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="594" st_id="207" stage="5" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:87  %p_0 = fmul double %tmp_25, %p_0_v

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="595" st_id="208" stage="4" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:87  %p_0 = fmul double %tmp_25, %p_0_v

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="596" st_id="209" stage="3" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:87  %p_0 = fmul double %tmp_25, %p_0_v

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="597" st_id="210" stage="2" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:87  %p_0 = fmul double %tmp_25, %p_0_v

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="598" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="211" stage="1" lat="6">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:87  %p_0 = fmul double %tmp_25, %p_0_v

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="600" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="64">
<![CDATA[
_ifconv:88  ret double %p_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
