Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: topModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topModule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topModule"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : topModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/clkdivider.vhd" in Library work.
Architecture behavioral of Entity clkdivider is up to date.
Compiling vhdl file "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/rs232.vhd" in Library work.
Architecture behavioral of Entity rs232 is up to date.
Compiling vhdl file "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/ADC.vhd" in Library work.
Architecture behavioral of Entity adc is up to date.
Compiling vhdl file "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/topModule.vhd" in Library work.
Entity <topmodule> compiled.
Entity <topmodule> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <topModule> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rs232> in library <work> (architecture <behavioral>) with generics.
	MCLK_CYCLE = 3124
	SCLK_CYCLE = 1
	WAIT_CYCLE = 6
	inc = 151
	nofData = 128
	nofTest = 21
	pow = 16

Analyzing hierarchy for entity <ADC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkdivider> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <topModule> in library <work> (Architecture <behavioral>).
Entity <topModule> analyzed. Unit <topModule> generated.

Analyzing generic Entity <rs232> in library <work> (Architecture <behavioral>).
	MCLK_CYCLE = 3124
	SCLK_CYCLE = 1
	WAIT_CYCLE = 6
	inc = 151
	nofData = 128
	nofTest = 21
	pow = 16
Entity <rs232> analyzed. Unit <rs232> generated.

Analyzing Entity <ADC> in library <work> (Architecture <behavioral>).
Entity <ADC> analyzed. Unit <ADC> generated.

Analyzing Entity <clkdivider> in library <work> (Architecture <behavioral>).
Entity <clkdivider> analyzed. Unit <clkdivider> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rs232>.
    Related source file is "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/rs232.vhd".
    Found 21x8-bit ROM for signal <buff_in$rom0000> created at line 104.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 11                                             |
    | Inputs             | 1                                              |
    | Outputs            | 10                                             |
    | Clock              | clk_baud                  (rising_edge)        |
    | Reset              | tx_start                  (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit register for signal <acc>.
    Found 17-bit adder for signal <acc$add0000> created at line 59.
    Found 8-bit register for signal <buff_in>.
    Found 13-bit up counter for signal <cntData>.
    Found 13-bit up counter for signal <cntTest>.
    Found 12-bit up counter for signal <count>.
    Found 3-bit up counter for signal <counter>.
    Found 1-bit register for signal <flag>.
    Found 8-bit up counter for signal <indData>.
    Found 13-bit adder for signal <indData$add0000> created at line 129.
    Found 5-bit up counter for signal <indTest>.
    Found 13-bit adder for signal <indTest$add0000> created at line 109.
    Found 1-bit register for signal <mclk>.
    Found 3-bit adder for signal <state$add0000> created at line 172.
    Found 1-bit register for signal <tmp_txd>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   6 Counter(s).
	inferred  28 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <rs232> synthesized.


Synthesizing Unit <clkdivider>.
    Related source file is "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/clkdivider.vhd".
    Found 2-bit up counter for signal <count>.
    Found 1-bit register for signal <ct>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clkdivider> synthesized.


Synthesizing Unit <ADC>.
    Related source file is "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/ADC.vhd".
WARNING:Xst:646 - Signal <copysamp<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <cs>.
    Found 8-bit register for signal <sample>.
    Found 8-bit register for signal <copysamp<11:4>>.
    Found 8-bit register for signal <cosample>.
    Found 5-bit register for signal <countstate>.
    Found 5-bit comparator less for signal <countstate$cmp_lt0000> created at line 38.
    Found 5-bit comparator less for signal <countstate$cmp_lt0001> created at line 33.
    Found 5-bit adder for signal <countstate$share0000>.
    Found 5-bit comparator greatequal for signal <cs$cmp_ge0000> created at line 38.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <ADC> synthesized.


Synthesizing Unit <topModule>.
    Related source file is "C:/Users/Mehmet/Desktop/2014-2015-Spring/EEE 495/lab4/topModule.vhd".
WARNING:Xst:646 - Signal <xorResult> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ADCoutput<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | clk8Khz                   (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <leds>.
    Found 1-bit 100-to-1 multiplexer for signal <$varindex0000> created at line 103.
    Found 5-bit up counter for signal <bit_number>.
    Found 7-bit up counter for signal <clkCount>.
    Found 1-bit register for signal <clkk>.
    Found 7-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 103.
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <dclk>.
    Found 1-bit register for signal <firstSample<0>>.
    Found 8-bit 4-to-1 multiplexer for signal <leds$mux0003>.
    Found 32-bit register for signal <outputData>.
    Found 7-bit comparator greater for signal <outputData_31$cmp_gt0000> created at line 88.
    Found 1-bit register for signal <receptionComplete<0>>.
    Found 100-bit register for signal <sample1>.
    Found 100-bit register for signal <sample2>.
    Found 7-bit up counter for signal <sampleCount>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred 252 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <topModule> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 21x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 13-bit adder                                          : 2
 17-bit adder                                          : 1
 3-bit adder                                           : 1
 5-bit adder                                           : 1
# Counters                                             : 11
 12-bit up counter                                     : 1
 13-bit up counter                                     : 2
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 5-bit up counter                                      : 2
 7-bit up counter                                      : 3
 8-bit up counter                                      : 1
# Registers                                            : 256
 1-bit register                                        : 249
 17-bit register                                       : 1
 5-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 4
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 2
 7-bit comparator greater                              : 1
# Multiplexers                                         : 2
 1-bit 100-to-1 multiplexer                            : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <rss/state/FSM> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 start | 0000000001
 s1    | 0000000010
 s2    | 0000000100
 s3    | 0000001000
 s4    | 0000010000
 s5    | 0000100000
 s6    | 0001000000
 s7    | 0010000000
 s8    | 0100000000
 stop  | 1000000000
---------------------
WARNING:Xst:1426 - The value init of the FF/Latch firstSample_0 hinder the constant cleaning in the block topModule.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch receptionComplete_0 hinder the constant cleaning in the block topModule.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <copysamp_4> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <copysamp_10> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <copysamp_5> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <copysamp_6> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <copysamp_7> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <copysamp_8> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <copysamp_9> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <cosample_0> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <cosample_1> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <cosample_2> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <cosample_3> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <cosample_4> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <cosample_5> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <cosample_6> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <sample_0> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <sample_1> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <sample_2> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <sample_3> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <sample_4> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <sample_5> of sequential type is unconnected in block <aaddcc>.
WARNING:Xst:2677 - Node <sample_6> of sequential type is unconnected in block <aaddcc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 21x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 13-bit adder                                          : 2
 17-bit adder                                          : 1
 3-bit adder                                           : 1
 5-bit adder                                           : 1
# Counters                                             : 11
 12-bit up counter                                     : 1
 13-bit up counter                                     : 2
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 5-bit up counter                                      : 2
 7-bit up counter                                      : 3
 8-bit up counter                                      : 1
# Registers                                            : 311
 Flip-Flops                                            : 311
# Comparators                                          : 4
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 2
 7-bit comparator greater                              : 1
# Multiplexers                                         : 9
 1-bit 100-to-1 multiplexer                            : 1
 1-bit 4-to-1 multiplexer                              : 8
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch firstSample_0 hinder the constant cleaning in the block topModule.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch receptionComplete_0 hinder the constant cleaning in the block topModule.
   You should achieve better results by setting this init to 1.

Optimizing unit <topModule> ...

Optimizing unit <rs232> ...

Optimizing unit <ADC> ...
WARNING:Xst:2677 - Node <aaddcc/sample_6> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/sample_5> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/sample_4> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/sample_3> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/sample_2> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/sample_1> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/sample_0> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/cosample_6> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/cosample_5> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/cosample_4> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/cosample_3> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/cosample_2> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/cosample_1> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/cosample_0> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/copysamp_9> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/copysamp_8> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/copysamp_7> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/copysamp_6> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/copysamp_5> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/copysamp_10> of sequential type is unconnected in block <topModule>.
WARNING:Xst:2677 - Node <aaddcc/copysamp_4> of sequential type is unconnected in block <topModule>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topModule, actual ratio is 41.

Final Macro Processing ...

Processing Unit <topModule> :
	Found 2-bit shift register for signal <state_FSM_FFd4>.
Unit <topModule> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 384
 Flip-Flops                                            : 384
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : topModule.ngr
Top Level Output File Name         : topModule
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 958
#      GND                         : 1
#      INV                         : 23
#      LUT1                        : 77
#      LUT2                        : 63
#      LUT2_D                      : 4
#      LUT2_L                      : 1
#      LUT3                        : 223
#      LUT3_D                      : 9
#      LUT4                        : 303
#      LUT4_D                      : 13
#      LUT4_L                      : 4
#      MUXCY                       : 82
#      MUXF5                       : 45
#      MUXF6                       : 12
#      MUXF7                       : 6
#      MUXF8                       : 3
#      VCC                         : 1
#      XORCY                       : 88
# FlipFlops/Latches                : 385
#      FDE                         : 269
#      FDE_1                       : 3
#      FDR                         : 35
#      FDRE                        : 57
#      FDRE_1                      : 5
#      FDRS                        : 1
#      FDS                         : 14
#      FDSE_1                      : 1
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 5
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      390  out of    960    40%  
 Number of Slice Flip Flops:            377  out of   1920    19%  
 Number of 4 input LUTs:                721  out of   1920    37%  
    Number used as logic:               720
    Number used as Shift registers:       1
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of     83    20%  
    IOB Flip Flops:                       8
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
rss/mclk1                          | BUFG                    | 20    |
clock                              | BUFGP                   | 9     |
dclk1                              | BUFG                    | 253   |
rss/acc_16                         | NONE(rss/state_FSM_FFd2)| 14    |
clkk1                              | BUFG                    | 81    |
aaddcc/clkdiv/ct                   | NONE(aaddcc/sample_7)   | 9     |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.681ns (Maximum Frequency: 130.184MHz)
   Minimum input arrival time before clock: 4.365ns
   Maximum output required time after clock: 4.476ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'rss/mclk1'
  Clock period: 4.588ns (frequency: 217.974MHz)
  Total number of paths / destination ports: 44 / 12
-------------------------------------------------------------------------
Delay:               4.588ns (Levels of Logic = 3)
  Source:            state_FSM_FFd4 (FF)
  Destination:       data_2 (FF)
  Source Clock:      rss/mclk1 rising
  Destination Clock: rss/mclk1 rising

  Data Path: state_FSM_FFd4 to data_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.514   0.945  state_FSM_FFd4 (state_FSM_FFd4)
     LUT2:I0->O            6   0.612   0.599  data_mux0003<31>12 (data_mux0003<26>12)
     LUT4:I2->O            1   0.612   0.426  data_mux0003<26>22 (data_mux0003<26>22)
     LUT2:I1->O            1   0.612   0.000  data_mux0003<26>25 (data_mux0003<26>)
     FDE:D                     0.268          data_2
    ----------------------------------------
    Total                      4.588ns (2.618ns logic, 1.970ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.323ns (frequency: 231.315MHz)
  Total number of paths / destination ports: 86 / 17
-------------------------------------------------------------------------
Delay:               4.323ns (Levels of Logic = 2)
  Source:            clkCount_0 (FF)
  Destination:       clkCount_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: clkCount_0 to clkCount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.514   0.721  clkCount_0 (clkCount_0)
     LUT4:I0->O            1   0.612   0.426  dclk_cmp_eq0000_SW0 (N121)
     LUT4:I1->O            8   0.612   0.643  dclk_cmp_eq0000 (dclk_cmp_eq0000)
     FDR:R                     0.795          clkCount_0
    ----------------------------------------
    Total                      4.323ns (2.533ns logic, 1.790ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dclk1'
  Clock period: 7.448ns (frequency: 134.272MHz)
  Total number of paths / destination ports: 5234 / 418
-------------------------------------------------------------------------
Delay:               7.448ns (Levels of Logic = 4)
  Source:            sampleCount_1 (FF)
  Destination:       outputData_26 (FF)
  Source Clock:      dclk1 rising
  Destination Clock: dclk1 rising

  Data Path: sampleCount_1 to outputData_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            30   0.514   1.141  sampleCount_1 (sampleCount_1)
     LUT3_D:I1->O         19   0.612   0.925  sample2_67_and000011 (N28)
     LUT4:I3->O          113   0.612   1.098  sample2_99_or00001 (sample2_99_or0000)
     LUT4_D:I3->O          3   0.612   0.481  outputData_18_and000011 (N47)
     LUT3:I2->O            1   0.612   0.357  outputData_26_and00001 (outputData_26_and0000)
     FDE:CE                    0.483          outputData_26
    ----------------------------------------
    Total                      7.448ns (3.445ns logic, 4.003ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rss/acc_16'
  Clock period: 4.239ns (frequency: 235.885MHz)
  Total number of paths / destination ports: 55 / 21
-------------------------------------------------------------------------
Delay:               4.239ns (Levels of Logic = 3)
  Source:            rss/state_FSM_FFd8 (FF)
  Destination:       rss/tmp_txd (FF)
  Source Clock:      rss/acc_16 rising
  Destination Clock: rss/acc_16 rising

  Data Path: rss/state_FSM_FFd8 to rss/tmp_txd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  rss/state_FSM_FFd8 (rss/state_FSM_FFd8)
     LUT4:I0->O            1   0.612   0.509  rss/tmp_txd_mux00024 (rss/tmp_txd_mux00024)
     LUT4:I0->O            1   0.612   0.509  rss/tmp_txd_mux000236 (rss/tmp_txd_mux000236)
     LUT3:I0->O            1   0.612   0.000  rss/tmp_txd_mux000291 (rss/tmp_txd_mux0002)
     FDS:D                     0.268          rss/tmp_txd
    ----------------------------------------
    Total                      4.239ns (2.618ns logic, 1.621ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkk1'
  Clock period: 7.681ns (frequency: 130.184MHz)
  Total number of paths / destination ports: 5867 / 200
-------------------------------------------------------------------------
Delay:               7.681ns (Levels of Logic = 5)
  Source:            rss/indTest_0 (FF)
  Destination:       rss/cntTest_12 (FF)
  Source Clock:      clkk1 rising
  Destination Clock: clkk1 rising

  Data Path: rss/indTest_0 to rss/cntTest_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.514   1.002  rss/indTest_0 (rss/indTest_0)
     LUT2_L:I0->LO         1   0.612   0.103  rss/cntTest_not0003_SW0 (N241)
     LUT4:I3->O           16   0.612   0.909  rss/cntTest_not0003 (rss/cntTest_not0003)
     LUT3:I2->O            1   0.612   0.360  rss/cntTest_or0000132_SW0 (N371)
     LUT4_L:I3->LO         1   0.612   0.103  rss/cntTest_or0000161_SW0 (N331)
     LUT4:I3->O           13   0.612   0.836  rss/cntTest_or00002 (rss/cntTest_or0000)
     FDRE:R                    0.795          rss/cntTest_0
    ----------------------------------------
    Total                      7.681ns (4.369ns logic, 3.312ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'aaddcc/clkdiv/ct'
  Clock period: 4.337ns (frequency: 230.585MHz)
  Total number of paths / destination ports: 103 / 22
-------------------------------------------------------------------------
Delay:               4.337ns (Levels of Logic = 2)
  Source:            aaddcc/countstate_0 (FF)
  Destination:       aaddcc/countstate_4 (FF)
  Source Clock:      aaddcc/clkdiv/ct falling
  Destination Clock: aaddcc/clkdiv/ct falling

  Data Path: aaddcc/countstate_0 to aaddcc/countstate_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE_1:C->Q           6   0.514   0.721  aaddcc/countstate_0 (aaddcc/countstate_0)
     LUT2:I0->O            3   0.612   0.481  aaddcc/copysamp_4_and000031 (aaddcc/copysamp_4_and0000_bdd2)
     LUT4:I2->O            7   0.612   0.602  aaddcc/countstate_not0002_inv1 (aaddcc/countstate_not0002_inv)
     FDRE_1:R                  0.795          aaddcc/cs
    ----------------------------------------
    Total                      4.337ns (2.533ns logic, 1.804ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rss/mclk1'
  Total number of paths / destination ports: 36 / 20
-------------------------------------------------------------------------
Offset:              3.867ns (Levels of Logic = 2)
  Source:            tx_start (PAD)
  Destination:       data_0 (FF)
  Destination Clock: rss/mclk1 rising

  Data Path: tx_start to data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.106   0.849  tx_start_IBUF (tx_start_IBUF)
     LUT2:I0->O           12   0.612   0.817  state_not00011 (state_not0001)
     FDE:CE                    0.483          data_0
    ----------------------------------------
    Total                      3.867ns (2.201ns logic, 1.666ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rss/acc_16'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              4.027ns (Levels of Logic = 2)
  Source:            tx_start (PAD)
  Destination:       rss/state_FSM_FFd2 (FF)
  Destination Clock: rss/acc_16 rising

  Data Path: tx_start to rss/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.106   0.697  tx_start_IBUF (tx_start_IBUF)
     INV:I->O             12   0.612   0.817  rss/state_FSM_Scst_FSM_inv1_INV_0 (rss/state_FSM_Scst_FSM_inv)
     FDR:R                     0.795          rss/state_FSM_FFd2
    ----------------------------------------
    Total                      4.027ns (2.513ns logic, 1.514ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkk1'
  Total number of paths / destination ports: 113 / 58
-------------------------------------------------------------------------
Offset:              4.365ns (Levels of Logic = 2)
  Source:            test_mode (PAD)
  Destination:       rss/cntTest_12 (FF)
  Destination Clock: clkk1 rising

  Data Path: test_mode to rss/cntTest_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.106   1.016  test_mode_IBUF (test_mode_IBUF)
     LUT4:I0->O           13   0.612   0.836  rss/cntTest_or00002 (rss/cntTest_or0000)
     FDRE:R                    0.795          rss/cntTest_0
    ----------------------------------------
    Total                      4.365ns (2.513ns logic, 1.852ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aaddcc/clkdiv/ct'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.731ns (Levels of Logic = 1)
  Source:            sdata (PAD)
  Destination:       aaddcc/copysamp_11 (FF)
  Destination Clock: aaddcc/clkdiv/ct falling

  Data Path: sdata to aaddcc/copysamp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  sdata_IBUF (sdata_IBUF)
     FDE_1:D                   0.268          aaddcc/copysamp_11
    ----------------------------------------
    Total                      1.731ns (1.374ns logic, 0.357ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aaddcc/clkdiv/ct'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            aaddcc/cs (FF)
  Destination:       cs (PAD)
  Source Clock:      aaddcc/clkdiv/ct falling

  Data Path: aaddcc/cs to cs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.514   0.357  aaddcc/cs (aaddcc/cs)
     OBUF:I->O                 3.169          cs_OBUF (cs)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rss/acc_16'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            rss/tmp_txd (FF)
  Destination:       txd (PAD)
  Source Clock:      rss/acc_16 rising

  Data Path: rss/tmp_txd to txd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.514   0.357  rss/tmp_txd (rss/tmp_txd)
     OBUF:I->O                 3.169          txd_OBUF (txd)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkk1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.476ns (Levels of Logic = 1)
  Source:            aaddcc/clkdiv/ct (FF)
  Destination:       sclk200Khz (PAD)
  Source Clock:      clkk1 rising

  Data Path: aaddcc/clkdiv/ct to sclk200Khz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.514   0.793  aaddcc/clkdiv/ct (aaddcc/clkdiv/ct)
     OBUF:I->O                 3.169          sclk200Khz_OBUF (sclk200Khz)
    ----------------------------------------
    Total                      4.476ns (3.683ns logic, 0.793ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rss/mclk1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            leds_7 (FF)
  Destination:       leds<7> (PAD)
  Source Clock:      rss/mclk1 rising

  Data Path: leds_7 to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  leds_7 (leds_7)
     OBUF:I->O                 3.169          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.28 secs
 
--> 

Total memory usage is 279404 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   50 (   0 filtered)
Number of infos    :    2 (   0 filtered)

