-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_92_8 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    col_sum_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_4_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_8_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_12_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_16_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_20_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_24_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_28_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_32_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_36_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_40_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_44_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_48_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_52_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_56_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_60_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_1_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_5_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_9_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_13_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_17_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_21_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_25_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_29_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_33_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_37_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_41_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_45_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_49_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_53_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_57_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_61_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_2_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_6_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_10_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_14_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_18_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_22_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_26_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_30_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_34_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_38_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_42_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_46_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_50_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_54_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_58_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_62_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_3_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_7_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_11_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_15_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_19_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_23_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_27_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_31_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_35_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_39_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_43_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_47_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_51_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_55_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_59_load : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_63_load : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_63_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_63_out_ap_vld : OUT STD_LOGIC;
    scale_62_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_62_out_ap_vld : OUT STD_LOGIC;
    scale_61_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_61_out_ap_vld : OUT STD_LOGIC;
    scale_60_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_60_out_ap_vld : OUT STD_LOGIC;
    scale_59_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_59_out_ap_vld : OUT STD_LOGIC;
    scale_58_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_58_out_ap_vld : OUT STD_LOGIC;
    scale_57_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_57_out_ap_vld : OUT STD_LOGIC;
    scale_56_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_56_out_ap_vld : OUT STD_LOGIC;
    scale_55_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_55_out_ap_vld : OUT STD_LOGIC;
    scale_54_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_54_out_ap_vld : OUT STD_LOGIC;
    scale_53_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_53_out_ap_vld : OUT STD_LOGIC;
    scale_52_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_52_out_ap_vld : OUT STD_LOGIC;
    scale_51_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_51_out_ap_vld : OUT STD_LOGIC;
    scale_50_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_50_out_ap_vld : OUT STD_LOGIC;
    scale_49_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_49_out_ap_vld : OUT STD_LOGIC;
    scale_48_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_48_out_ap_vld : OUT STD_LOGIC;
    scale_47_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_47_out_ap_vld : OUT STD_LOGIC;
    scale_46_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_46_out_ap_vld : OUT STD_LOGIC;
    scale_45_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_45_out_ap_vld : OUT STD_LOGIC;
    scale_44_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_44_out_ap_vld : OUT STD_LOGIC;
    scale_43_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_43_out_ap_vld : OUT STD_LOGIC;
    scale_42_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_42_out_ap_vld : OUT STD_LOGIC;
    scale_41_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_41_out_ap_vld : OUT STD_LOGIC;
    scale_40_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_40_out_ap_vld : OUT STD_LOGIC;
    scale_39_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_39_out_ap_vld : OUT STD_LOGIC;
    scale_38_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_38_out_ap_vld : OUT STD_LOGIC;
    scale_37_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_37_out_ap_vld : OUT STD_LOGIC;
    scale_36_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_36_out_ap_vld : OUT STD_LOGIC;
    scale_35_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_35_out_ap_vld : OUT STD_LOGIC;
    scale_34_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_34_out_ap_vld : OUT STD_LOGIC;
    scale_33_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_33_out_ap_vld : OUT STD_LOGIC;
    scale_32_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_32_out_ap_vld : OUT STD_LOGIC;
    scale_31_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_31_out_ap_vld : OUT STD_LOGIC;
    scale_30_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_30_out_ap_vld : OUT STD_LOGIC;
    scale_29_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_29_out_ap_vld : OUT STD_LOGIC;
    scale_28_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_28_out_ap_vld : OUT STD_LOGIC;
    scale_27_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_27_out_ap_vld : OUT STD_LOGIC;
    scale_26_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_26_out_ap_vld : OUT STD_LOGIC;
    scale_25_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_25_out_ap_vld : OUT STD_LOGIC;
    scale_24_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_24_out_ap_vld : OUT STD_LOGIC;
    scale_23_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_23_out_ap_vld : OUT STD_LOGIC;
    scale_22_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_22_out_ap_vld : OUT STD_LOGIC;
    scale_21_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_21_out_ap_vld : OUT STD_LOGIC;
    scale_20_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_20_out_ap_vld : OUT STD_LOGIC;
    scale_19_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_19_out_ap_vld : OUT STD_LOGIC;
    scale_18_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_18_out_ap_vld : OUT STD_LOGIC;
    scale_17_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_17_out_ap_vld : OUT STD_LOGIC;
    scale_16_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_16_out_ap_vld : OUT STD_LOGIC;
    scale_15_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_15_out_ap_vld : OUT STD_LOGIC;
    scale_14_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_14_out_ap_vld : OUT STD_LOGIC;
    scale_13_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_13_out_ap_vld : OUT STD_LOGIC;
    scale_12_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_12_out_ap_vld : OUT STD_LOGIC;
    scale_11_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_11_out_ap_vld : OUT STD_LOGIC;
    scale_10_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_10_out_ap_vld : OUT STD_LOGIC;
    scale_9_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_9_out_ap_vld : OUT STD_LOGIC;
    scale_8_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_8_out_ap_vld : OUT STD_LOGIC;
    scale_7_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_7_out_ap_vld : OUT STD_LOGIC;
    scale_6_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_6_out_ap_vld : OUT STD_LOGIC;
    scale_5_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_5_out_ap_vld : OUT STD_LOGIC;
    scale_4_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_4_out_ap_vld : OUT STD_LOGIC;
    scale_3_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_3_out_ap_vld : OUT STD_LOGIC;
    scale_2_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_2_out_ap_vld : OUT STD_LOGIC;
    scale_1_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_1_out_ap_vld : OUT STD_LOGIC;
    scale_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_92_8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_2C : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_1_fu_1442_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal j_fu_342 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln92_fu_2368_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_jb : STD_LOGIC_VECTOR (6 downto 0);
    signal scale_fu_346 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal sext_ln97_fu_1590_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln92_fu_1450_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal scale_1_fu_350 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal sext_ln97_1_fu_1730_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal scale_2_fu_354 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal sext_ln97_2_fu_1870_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal scale_3_fu_358 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal sext_ln97_3_fu_2010_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal scale_4_fu_362 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_5_fu_366 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_6_fu_370 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_7_fu_374 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_8_fu_378 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_9_fu_382 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_10_fu_386 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_11_fu_390 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_12_fu_394 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_13_fu_398 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_14_fu_402 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_15_fu_406 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_16_fu_410 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_17_fu_414 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_18_fu_418 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_19_fu_422 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_20_fu_426 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_21_fu_430 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_22_fu_434 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_23_fu_438 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_24_fu_442 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_25_fu_446 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_26_fu_450 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_27_fu_454 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_28_fu_458 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_29_fu_462 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_30_fu_466 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_31_fu_470 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_32_fu_474 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_33_fu_478 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_34_fu_482 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_35_fu_486 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_36_fu_490 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_37_fu_494 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_38_fu_498 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_39_fu_502 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_40_fu_506 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_41_fu_510 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_42_fu_514 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_43_fu_518 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_44_fu_522 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_45_fu_526 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_46_fu_530 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_47_fu_534 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_48_fu_538 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_49_fu_542 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_50_fu_546 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_51_fu_550 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_52_fu_554 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_53_fu_558 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_54_fu_562 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_55_fu_566 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_56_fu_570 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_57_fu_574 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_58_fu_578 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_59_fu_582 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_60_fu_586 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_61_fu_590 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_62_fu_594 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_63_fu_598 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal tmp_fu_1454_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_fu_1454_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln_fu_1526_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln97_fu_1542_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_3_fu_1548_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_fu_1558_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_5_fu_1568_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_1534_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln97_1_fu_1562_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln97_1_fu_1578_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_64_fu_1582_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_4_fu_1594_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_4_fu_1594_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln97_1_fu_1666_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln97_2_fu_1682_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_6_fu_1688_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_2_fu_1698_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_7_fu_1708_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_1674_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln97_3_fu_1702_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln97_3_fu_1718_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_65_fu_1722_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_8_fu_1734_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_8_fu_1734_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln97_2_fu_1806_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln97_4_fu_1822_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_9_fu_1828_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_4_fu_1838_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_fu_1848_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_1814_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln97_5_fu_1842_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln97_5_fu_1858_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_66_fu_1862_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_s_fu_1874_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_1874_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln97_3_fu_1946_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln97_6_fu_1962_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_11_fu_1968_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln97_6_fu_1978_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_1988_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_1954_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln97_7_fu_1982_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln97_7_fu_1998_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_67_fu_2002_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_fu_1454_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1454_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1454_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1454_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1454_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1454_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1454_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1454_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1454_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1454_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1454_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1454_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1454_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1454_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1454_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1454_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1594_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1734_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1874_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sparsemux_33_6_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (5 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (5 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (5 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (5 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (5 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (5 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (5 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (5 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        din13 : IN STD_LOGIC_VECTOR (23 downto 0);
        din14 : IN STD_LOGIC_VECTOR (23 downto 0);
        din15 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_33_6_24_1_1_U95 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_load,
        din1 => col_sum_4_load,
        din2 => col_sum_8_load,
        din3 => col_sum_12_load,
        din4 => col_sum_16_load,
        din5 => col_sum_20_load,
        din6 => col_sum_24_load,
        din7 => col_sum_28_load,
        din8 => col_sum_32_load,
        din9 => col_sum_36_load,
        din10 => col_sum_40_load,
        din11 => col_sum_44_load,
        din12 => col_sum_48_load,
        din13 => col_sum_52_load,
        din14 => col_sum_56_load,
        din15 => col_sum_60_load,
        def => tmp_fu_1454_p33,
        sel => trunc_ln92_fu_1450_p1,
        dout => tmp_fu_1454_p35);

    sparsemux_33_6_24_1_1_U96 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_1_load,
        din1 => col_sum_5_load,
        din2 => col_sum_9_load,
        din3 => col_sum_13_load,
        din4 => col_sum_17_load,
        din5 => col_sum_21_load,
        din6 => col_sum_25_load,
        din7 => col_sum_29_load,
        din8 => col_sum_33_load,
        din9 => col_sum_37_load,
        din10 => col_sum_41_load,
        din11 => col_sum_45_load,
        din12 => col_sum_49_load,
        din13 => col_sum_53_load,
        din14 => col_sum_57_load,
        din15 => col_sum_61_load,
        def => tmp_4_fu_1594_p33,
        sel => trunc_ln92_fu_1450_p1,
        dout => tmp_4_fu_1594_p35);

    sparsemux_33_6_24_1_1_U97 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_2_load,
        din1 => col_sum_6_load,
        din2 => col_sum_10_load,
        din3 => col_sum_14_load,
        din4 => col_sum_18_load,
        din5 => col_sum_22_load,
        din6 => col_sum_26_load,
        din7 => col_sum_30_load,
        din8 => col_sum_34_load,
        din9 => col_sum_38_load,
        din10 => col_sum_42_load,
        din11 => col_sum_46_load,
        din12 => col_sum_50_load,
        din13 => col_sum_54_load,
        din14 => col_sum_58_load,
        din15 => col_sum_62_load,
        def => tmp_8_fu_1734_p33,
        sel => trunc_ln92_fu_1450_p1,
        dout => tmp_8_fu_1734_p35);

    sparsemux_33_6_24_1_1_U98 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_3_load,
        din1 => col_sum_7_load,
        din2 => col_sum_11_load,
        din3 => col_sum_15_load,
        din4 => col_sum_19_load,
        din5 => col_sum_23_load,
        din6 => col_sum_27_load,
        din7 => col_sum_31_load,
        din8 => col_sum_35_load,
        din9 => col_sum_39_load,
        din10 => col_sum_43_load,
        din11 => col_sum_47_load,
        din12 => col_sum_51_load,
        din13 => col_sum_55_load,
        din14 => col_sum_59_load,
        din15 => col_sum_63_load,
        def => tmp_s_fu_1874_p33,
        sel => trunc_ln92_fu_1450_p1,
        dout => tmp_s_fu_1874_p35);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    j_fu_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((tmp_1_fu_1442_p3 = ap_const_lv1_0)) then 
                    j_fu_342 <= add_ln92_fu_2368_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_342 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_fu_1442_p3 = ap_const_lv1_0) and (trunc_ln92_fu_1450_p1 = ap_const_lv6_8) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_10_fu_386 <= sext_ln97_2_fu_1870_p1;
                scale_11_fu_390 <= sext_ln97_3_fu_2010_p1;
                scale_8_fu_378 <= sext_ln97_fu_1590_p1;
                scale_9_fu_382 <= sext_ln97_1_fu_1730_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_fu_1442_p3 = ap_const_lv1_0) and (trunc_ln92_fu_1450_p1 = ap_const_lv6_C) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_12_fu_394 <= sext_ln97_fu_1590_p1;
                scale_13_fu_398 <= sext_ln97_1_fu_1730_p1;
                scale_14_fu_402 <= sext_ln97_2_fu_1870_p1;
                scale_15_fu_406 <= sext_ln97_3_fu_2010_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_fu_1442_p3 = ap_const_lv1_0) and (trunc_ln92_fu_1450_p1 = ap_const_lv6_10) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_16_fu_410 <= sext_ln97_fu_1590_p1;
                scale_17_fu_414 <= sext_ln97_1_fu_1730_p1;
                scale_18_fu_418 <= sext_ln97_2_fu_1870_p1;
                scale_19_fu_422 <= sext_ln97_3_fu_2010_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_fu_1442_p3 = ap_const_lv1_0) and (trunc_ln92_fu_1450_p1 = ap_const_lv6_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_1_fu_350 <= sext_ln97_1_fu_1730_p1;
                scale_2_fu_354 <= sext_ln97_2_fu_1870_p1;
                scale_3_fu_358 <= sext_ln97_3_fu_2010_p1;
                scale_fu_346 <= sext_ln97_fu_1590_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_fu_1442_p3 = ap_const_lv1_0) and (trunc_ln92_fu_1450_p1 = ap_const_lv6_14) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_20_fu_426 <= sext_ln97_fu_1590_p1;
                scale_21_fu_430 <= sext_ln97_1_fu_1730_p1;
                scale_22_fu_434 <= sext_ln97_2_fu_1870_p1;
                scale_23_fu_438 <= sext_ln97_3_fu_2010_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_fu_1442_p3 = ap_const_lv1_0) and (trunc_ln92_fu_1450_p1 = ap_const_lv6_18) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_24_fu_442 <= sext_ln97_fu_1590_p1;
                scale_25_fu_446 <= sext_ln97_1_fu_1730_p1;
                scale_26_fu_450 <= sext_ln97_2_fu_1870_p1;
                scale_27_fu_454 <= sext_ln97_3_fu_2010_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_fu_1442_p3 = ap_const_lv1_0) and (trunc_ln92_fu_1450_p1 = ap_const_lv6_1C) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_28_fu_458 <= sext_ln97_fu_1590_p1;
                scale_29_fu_462 <= sext_ln97_1_fu_1730_p1;
                scale_30_fu_466 <= sext_ln97_2_fu_1870_p1;
                scale_31_fu_470 <= sext_ln97_3_fu_2010_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_fu_1442_p3 = ap_const_lv1_0) and (trunc_ln92_fu_1450_p1 = ap_const_lv6_20) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_32_fu_474 <= sext_ln97_fu_1590_p1;
                scale_33_fu_478 <= sext_ln97_1_fu_1730_p1;
                scale_34_fu_482 <= sext_ln97_2_fu_1870_p1;
                scale_35_fu_486 <= sext_ln97_3_fu_2010_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_fu_1442_p3 = ap_const_lv1_0) and (trunc_ln92_fu_1450_p1 = ap_const_lv6_24) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_36_fu_490 <= sext_ln97_fu_1590_p1;
                scale_37_fu_494 <= sext_ln97_1_fu_1730_p1;
                scale_38_fu_498 <= sext_ln97_2_fu_1870_p1;
                scale_39_fu_502 <= sext_ln97_3_fu_2010_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_fu_1442_p3 = ap_const_lv1_0) and (trunc_ln92_fu_1450_p1 = ap_const_lv6_28) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_40_fu_506 <= sext_ln97_fu_1590_p1;
                scale_41_fu_510 <= sext_ln97_1_fu_1730_p1;
                scale_42_fu_514 <= sext_ln97_2_fu_1870_p1;
                scale_43_fu_518 <= sext_ln97_3_fu_2010_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_fu_1442_p3 = ap_const_lv1_0) and (trunc_ln92_fu_1450_p1 = ap_const_lv6_2C) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_44_fu_522 <= sext_ln97_fu_1590_p1;
                scale_45_fu_526 <= sext_ln97_1_fu_1730_p1;
                scale_46_fu_530 <= sext_ln97_2_fu_1870_p1;
                scale_47_fu_534 <= sext_ln97_3_fu_2010_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_fu_1442_p3 = ap_const_lv1_0) and (trunc_ln92_fu_1450_p1 = ap_const_lv6_30) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_48_fu_538 <= sext_ln97_fu_1590_p1;
                scale_49_fu_542 <= sext_ln97_1_fu_1730_p1;
                scale_50_fu_546 <= sext_ln97_2_fu_1870_p1;
                scale_51_fu_550 <= sext_ln97_3_fu_2010_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_fu_1442_p3 = ap_const_lv1_0) and (trunc_ln92_fu_1450_p1 = ap_const_lv6_4) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_4_fu_362 <= sext_ln97_fu_1590_p1;
                scale_5_fu_366 <= sext_ln97_1_fu_1730_p1;
                scale_6_fu_370 <= sext_ln97_2_fu_1870_p1;
                scale_7_fu_374 <= sext_ln97_3_fu_2010_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_fu_1442_p3 = ap_const_lv1_0) and (trunc_ln92_fu_1450_p1 = ap_const_lv6_34) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_52_fu_554 <= sext_ln97_fu_1590_p1;
                scale_53_fu_558 <= sext_ln97_1_fu_1730_p1;
                scale_54_fu_562 <= sext_ln97_2_fu_1870_p1;
                scale_55_fu_566 <= sext_ln97_3_fu_2010_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_fu_1442_p3 = ap_const_lv1_0) and (trunc_ln92_fu_1450_p1 = ap_const_lv6_38) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_56_fu_570 <= sext_ln97_fu_1590_p1;
                scale_57_fu_574 <= sext_ln97_1_fu_1730_p1;
                scale_58_fu_578 <= sext_ln97_2_fu_1870_p1;
                scale_59_fu_582 <= sext_ln97_3_fu_2010_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((trunc_ln92_fu_1450_p1 = ap_const_lv6_38)) and not((trunc_ln92_fu_1450_p1 = ap_const_lv6_34)) and not((trunc_ln92_fu_1450_p1 = ap_const_lv6_30)) and not((trunc_ln92_fu_1450_p1 = ap_const_lv6_2C)) and not((trunc_ln92_fu_1450_p1 = ap_const_lv6_28)) and not((trunc_ln92_fu_1450_p1 = ap_const_lv6_24)) and not((trunc_ln92_fu_1450_p1 = ap_const_lv6_20)) and not((trunc_ln92_fu_1450_p1 = ap_const_lv6_1C)) and not((trunc_ln92_fu_1450_p1 = ap_const_lv6_18)) and not((trunc_ln92_fu_1450_p1 = ap_const_lv6_14)) and not((trunc_ln92_fu_1450_p1 = ap_const_lv6_10)) and not((trunc_ln92_fu_1450_p1 = ap_const_lv6_C)) and not((trunc_ln92_fu_1450_p1 = ap_const_lv6_8)) and not((trunc_ln92_fu_1450_p1 = ap_const_lv6_4)) and not((trunc_ln92_fu_1450_p1 = ap_const_lv6_0)) and (tmp_1_fu_1442_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_60_fu_586 <= sext_ln97_fu_1590_p1;
                scale_61_fu_590 <= sext_ln97_1_fu_1730_p1;
                scale_62_fu_594 <= sext_ln97_2_fu_1870_p1;
                scale_63_fu_598 <= sext_ln97_3_fu_2010_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln92_fu_2368_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_jb) + unsigned(ap_const_lv7_4));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1_pp0_stage0_iter0)
    begin
        if ((ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3)
    begin
        if (((tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_jb_assign_proc : process(ap_CS_fsm_state1, j_fu_342, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_jb <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_jb <= j_fu_342;
        end if; 
    end process;

    scale_10_out <= scale_10_fu_386;

    scale_10_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_10_out_ap_vld <= ap_const_logic_1;
        else 
            scale_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_11_out <= scale_11_fu_390;

    scale_11_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_11_out_ap_vld <= ap_const_logic_1;
        else 
            scale_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_12_out <= scale_12_fu_394;

    scale_12_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_12_out_ap_vld <= ap_const_logic_1;
        else 
            scale_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_13_out <= scale_13_fu_398;

    scale_13_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_13_out_ap_vld <= ap_const_logic_1;
        else 
            scale_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_14_out <= scale_14_fu_402;

    scale_14_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_14_out_ap_vld <= ap_const_logic_1;
        else 
            scale_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_15_out <= scale_15_fu_406;

    scale_15_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_15_out_ap_vld <= ap_const_logic_1;
        else 
            scale_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_16_out <= scale_16_fu_410;

    scale_16_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_16_out_ap_vld <= ap_const_logic_1;
        else 
            scale_16_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_17_out <= scale_17_fu_414;

    scale_17_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_17_out_ap_vld <= ap_const_logic_1;
        else 
            scale_17_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_18_out <= scale_18_fu_418;

    scale_18_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_18_out_ap_vld <= ap_const_logic_1;
        else 
            scale_18_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_19_out <= scale_19_fu_422;

    scale_19_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_19_out_ap_vld <= ap_const_logic_1;
        else 
            scale_19_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_1_out <= scale_1_fu_350;

    scale_1_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_1_out_ap_vld <= ap_const_logic_1;
        else 
            scale_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_20_out <= scale_20_fu_426;

    scale_20_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_20_out_ap_vld <= ap_const_logic_1;
        else 
            scale_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_21_out <= scale_21_fu_430;

    scale_21_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_21_out_ap_vld <= ap_const_logic_1;
        else 
            scale_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_22_out <= scale_22_fu_434;

    scale_22_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_22_out_ap_vld <= ap_const_logic_1;
        else 
            scale_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_23_out <= scale_23_fu_438;

    scale_23_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_23_out_ap_vld <= ap_const_logic_1;
        else 
            scale_23_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_24_out <= scale_24_fu_442;

    scale_24_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_24_out_ap_vld <= ap_const_logic_1;
        else 
            scale_24_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_25_out <= scale_25_fu_446;

    scale_25_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_25_out_ap_vld <= ap_const_logic_1;
        else 
            scale_25_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_26_out <= scale_26_fu_450;

    scale_26_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_26_out_ap_vld <= ap_const_logic_1;
        else 
            scale_26_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_27_out <= scale_27_fu_454;

    scale_27_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_27_out_ap_vld <= ap_const_logic_1;
        else 
            scale_27_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_28_out <= scale_28_fu_458;

    scale_28_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_28_out_ap_vld <= ap_const_logic_1;
        else 
            scale_28_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_29_out <= scale_29_fu_462;

    scale_29_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_29_out_ap_vld <= ap_const_logic_1;
        else 
            scale_29_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_2_out <= scale_2_fu_354;

    scale_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_2_out_ap_vld <= ap_const_logic_1;
        else 
            scale_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_30_out <= scale_30_fu_466;

    scale_30_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_30_out_ap_vld <= ap_const_logic_1;
        else 
            scale_30_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_31_out <= scale_31_fu_470;

    scale_31_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_31_out_ap_vld <= ap_const_logic_1;
        else 
            scale_31_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_32_out <= scale_32_fu_474;

    scale_32_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_32_out_ap_vld <= ap_const_logic_1;
        else 
            scale_32_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_33_out <= scale_33_fu_478;

    scale_33_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_33_out_ap_vld <= ap_const_logic_1;
        else 
            scale_33_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_34_out <= scale_34_fu_482;

    scale_34_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_34_out_ap_vld <= ap_const_logic_1;
        else 
            scale_34_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_35_out <= scale_35_fu_486;

    scale_35_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_35_out_ap_vld <= ap_const_logic_1;
        else 
            scale_35_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_36_out <= scale_36_fu_490;

    scale_36_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_36_out_ap_vld <= ap_const_logic_1;
        else 
            scale_36_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_37_out <= scale_37_fu_494;

    scale_37_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_37_out_ap_vld <= ap_const_logic_1;
        else 
            scale_37_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_38_out <= scale_38_fu_498;

    scale_38_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_38_out_ap_vld <= ap_const_logic_1;
        else 
            scale_38_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_39_out <= scale_39_fu_502;

    scale_39_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_39_out_ap_vld <= ap_const_logic_1;
        else 
            scale_39_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_3_out <= scale_3_fu_358;

    scale_3_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_3_out_ap_vld <= ap_const_logic_1;
        else 
            scale_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_40_out <= scale_40_fu_506;

    scale_40_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_40_out_ap_vld <= ap_const_logic_1;
        else 
            scale_40_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_41_out <= scale_41_fu_510;

    scale_41_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_41_out_ap_vld <= ap_const_logic_1;
        else 
            scale_41_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_42_out <= scale_42_fu_514;

    scale_42_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_42_out_ap_vld <= ap_const_logic_1;
        else 
            scale_42_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_43_out <= scale_43_fu_518;

    scale_43_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_43_out_ap_vld <= ap_const_logic_1;
        else 
            scale_43_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_44_out <= scale_44_fu_522;

    scale_44_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_44_out_ap_vld <= ap_const_logic_1;
        else 
            scale_44_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_45_out <= scale_45_fu_526;

    scale_45_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_45_out_ap_vld <= ap_const_logic_1;
        else 
            scale_45_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_46_out <= scale_46_fu_530;

    scale_46_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_46_out_ap_vld <= ap_const_logic_1;
        else 
            scale_46_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_47_out <= scale_47_fu_534;

    scale_47_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_47_out_ap_vld <= ap_const_logic_1;
        else 
            scale_47_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_48_out <= scale_48_fu_538;

    scale_48_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_48_out_ap_vld <= ap_const_logic_1;
        else 
            scale_48_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_49_out <= scale_49_fu_542;

    scale_49_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_49_out_ap_vld <= ap_const_logic_1;
        else 
            scale_49_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_4_out <= scale_4_fu_362;

    scale_4_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_4_out_ap_vld <= ap_const_logic_1;
        else 
            scale_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_50_out <= scale_50_fu_546;

    scale_50_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_50_out_ap_vld <= ap_const_logic_1;
        else 
            scale_50_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_51_out <= scale_51_fu_550;

    scale_51_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_51_out_ap_vld <= ap_const_logic_1;
        else 
            scale_51_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_52_out <= scale_52_fu_554;

    scale_52_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_52_out_ap_vld <= ap_const_logic_1;
        else 
            scale_52_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_53_out <= scale_53_fu_558;

    scale_53_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_53_out_ap_vld <= ap_const_logic_1;
        else 
            scale_53_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_54_out <= scale_54_fu_562;

    scale_54_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_54_out_ap_vld <= ap_const_logic_1;
        else 
            scale_54_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_55_out <= scale_55_fu_566;

    scale_55_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_55_out_ap_vld <= ap_const_logic_1;
        else 
            scale_55_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_56_out <= scale_56_fu_570;

    scale_56_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_56_out_ap_vld <= ap_const_logic_1;
        else 
            scale_56_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_57_out <= scale_57_fu_574;

    scale_57_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_57_out_ap_vld <= ap_const_logic_1;
        else 
            scale_57_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_58_out <= scale_58_fu_578;

    scale_58_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_58_out_ap_vld <= ap_const_logic_1;
        else 
            scale_58_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_59_out <= scale_59_fu_582;

    scale_59_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_59_out_ap_vld <= ap_const_logic_1;
        else 
            scale_59_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_5_out <= scale_5_fu_366;

    scale_5_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_5_out_ap_vld <= ap_const_logic_1;
        else 
            scale_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_60_out <= scale_60_fu_586;

    scale_60_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_60_out_ap_vld <= ap_const_logic_1;
        else 
            scale_60_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_61_out <= scale_61_fu_590;

    scale_61_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_61_out_ap_vld <= ap_const_logic_1;
        else 
            scale_61_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_62_out <= scale_62_fu_594;

    scale_62_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_62_out_ap_vld <= ap_const_logic_1;
        else 
            scale_62_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_63_out <= scale_63_fu_598;

    scale_63_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_63_out_ap_vld <= ap_const_logic_1;
        else 
            scale_63_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_64_fu_1582_p3 <= 
        sub_ln97_1_fu_1562_p2 when (tmp_2_fu_1534_p3(0) = '1') else 
        zext_ln97_1_fu_1578_p1;
    scale_65_fu_1722_p3 <= 
        sub_ln97_3_fu_1702_p2 when (tmp_13_fu_1674_p3(0) = '1') else 
        zext_ln97_3_fu_1718_p1;
    scale_66_fu_1862_p3 <= 
        sub_ln97_5_fu_1842_p2 when (tmp_14_fu_1814_p3(0) = '1') else 
        zext_ln97_5_fu_1858_p1;
    scale_67_fu_2002_p3 <= 
        sub_ln97_7_fu_1982_p2 when (tmp_15_fu_1954_p3(0) = '1') else 
        zext_ln97_7_fu_1998_p1;
    scale_6_out <= scale_6_fu_370;

    scale_6_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_6_out_ap_vld <= ap_const_logic_1;
        else 
            scale_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_7_out <= scale_7_fu_374;

    scale_7_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_7_out_ap_vld <= ap_const_logic_1;
        else 
            scale_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_8_out <= scale_8_fu_378;

    scale_8_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_8_out_ap_vld <= ap_const_logic_1;
        else 
            scale_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_9_out <= scale_9_fu_382;

    scale_9_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_9_out_ap_vld <= ap_const_logic_1;
        else 
            scale_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_out <= scale_fu_346;

    scale_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_1_fu_1442_p3, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (tmp_1_fu_1442_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_out_ap_vld <= ap_const_logic_1;
        else 
            scale_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln97_1_fu_1730_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_65_fu_1722_p3),24));

        sext_ln97_2_fu_1870_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_66_fu_1862_p3),24));

        sext_ln97_3_fu_2010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_67_fu_2002_p3),24));

        sext_ln97_fu_1590_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_64_fu_1582_p3),24));

    shl_ln97_1_fu_1666_p3 <= (tmp_4_fu_1594_p35 & ap_const_lv14_0);
    shl_ln97_2_fu_1806_p3 <= (tmp_8_fu_1734_p35 & ap_const_lv14_0);
    shl_ln97_3_fu_1946_p3 <= (tmp_s_fu_1874_p35 & ap_const_lv14_0);
    shl_ln_fu_1526_p3 <= (tmp_fu_1454_p35 & ap_const_lv14_0);
    sub_ln97_1_fu_1562_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln97_fu_1558_p1));
    sub_ln97_2_fu_1682_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln97_1_fu_1666_p3));
    sub_ln97_3_fu_1702_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln97_2_fu_1698_p1));
    sub_ln97_4_fu_1822_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln97_2_fu_1806_p3));
    sub_ln97_5_fu_1842_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln97_4_fu_1838_p1));
    sub_ln97_6_fu_1962_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln97_3_fu_1946_p3));
    sub_ln97_7_fu_1982_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln97_6_fu_1978_p1));
    sub_ln97_fu_1542_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln_fu_1526_p3));
    tmp_10_fu_1848_p4 <= tmp_8_fu_1734_p35(23 downto 8);
    tmp_11_fu_1968_p4 <= sub_ln97_6_fu_1962_p2(37 downto 22);
    tmp_12_fu_1988_p4 <= tmp_s_fu_1874_p35(23 downto 8);
    tmp_13_fu_1674_p3 <= tmp_4_fu_1594_p35(23 downto 23);
    tmp_14_fu_1814_p3 <= tmp_8_fu_1734_p35(23 downto 23);
    tmp_15_fu_1954_p3 <= tmp_s_fu_1874_p35(23 downto 23);
    tmp_1_fu_1442_p3 <= ap_sig_allocacmp_jb(6 downto 6);
    tmp_2_fu_1534_p3 <= tmp_fu_1454_p35(23 downto 23);
    tmp_3_fu_1548_p4 <= sub_ln97_fu_1542_p2(37 downto 22);
    tmp_4_fu_1594_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_5_fu_1568_p4 <= tmp_fu_1454_p35(23 downto 8);
    tmp_6_fu_1688_p4 <= sub_ln97_2_fu_1682_p2(37 downto 22);
    tmp_7_fu_1708_p4 <= tmp_4_fu_1594_p35(23 downto 8);
    tmp_8_fu_1734_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_9_fu_1828_p4 <= sub_ln97_4_fu_1822_p2(37 downto 22);
    tmp_fu_1454_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_s_fu_1874_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    trunc_ln92_fu_1450_p1 <= ap_sig_allocacmp_jb(6 - 1 downto 0);
    zext_ln97_1_fu_1578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1568_p4),17));
    zext_ln97_2_fu_1698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_1688_p4),17));
    zext_ln97_3_fu_1718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_1708_p4),17));
    zext_ln97_4_fu_1838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_1828_p4),17));
    zext_ln97_5_fu_1858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_1848_p4),17));
    zext_ln97_6_fu_1978_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_1968_p4),17));
    zext_ln97_7_fu_1998_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_1988_p4),17));
    zext_ln97_fu_1558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1548_p4),17));
end behav;
