

================================================================
== Vitis HLS Report for 'operator_1'
================================================================
* Date:           Tue Feb  8 15:34:47 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_operator_1_Pipeline_VITIS_LOOP_215_1_fu_246  |operator_1_Pipeline_VITIS_LOOP_215_1  |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        |grp_p_mul_1_fu_257                               |p_mul_1                               |       31|       31|   0.310 us|   0.310 us|   31|   31|       no|
        |grp_p_mul_fu_264                                 |p_mul                                 |       31|       31|   0.310 us|   0.310 us|   31|   31|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_281   |operator_1_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_289   |operator_1_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_301  |operator_1_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     235|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    36|    5700|    6401|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     598|    -|
|Register         |        -|     -|    1110|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    36|    6810|    7234|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U439              |fadd_32ns_32ns_32_4_full_dsp_1        |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U440              |fadd_32ns_32ns_32_4_full_dsp_1        |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U441              |fadd_32ns_32ns_32_4_full_dsp_1        |        0|   2|   227|   214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U445                 |fcmp_32ns_32ns_1_2_no_dsp_1           |        0|   0|     0|     0|    0|
    |fdiv_32ns_32ns_32_9_no_dsp_1_U442                |fdiv_32ns_32ns_32_9_no_dsp_1          |        0|   0|     0|     0|    0|
    |fdiv_32ns_32ns_32_9_no_dsp_1_U443                |fdiv_32ns_32ns_32_9_no_dsp_1          |        0|   0|     0|     0|    0|
    |fdiv_32ns_32ns_32_9_no_dsp_1_U444                |fdiv_32ns_32ns_32_9_no_dsp_1          |        0|   0|     0|     0|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_301  |operator_1_Pipeline_VITIS_LOOP_104_3  |        0|   0|   166|   162|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_215_1_fu_246  |operator_1_Pipeline_VITIS_LOOP_215_1  |        0|   0|   345|  1861|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_281   |operator_1_Pipeline_VITIS_LOOP_84_1   |        0|   0|    75|   178|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_289   |operator_1_Pipeline_VITIS_LOOP_92_2   |        0|   0|   200|   139|    0|
    |grp_p_mul_fu_264                                 |p_mul                                 |        0|  15|  2118|  1772|    0|
    |grp_p_mul_1_fu_257                               |p_mul_1                               |        0|  15|  2115|  1647|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        0|  36|  5700|  6401|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_652_p2     |         +|   0|  0|  10|           3|           1|
    |base_fu_614_p2          |         +|   0|  0|   9|           2|           1|
    |tmp_34_fu_631_p2        |         +|   0|  0|  39|          32|          32|
    |c_p_1_fu_473_p2         |         -|   0|  0|  39|          32|          32|
    |sub_ln92_fu_609_p2      |         -|   0|  0|  10|           3|           2|
    |and_ln61_3_fu_448_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln61_fu_442_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_570_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_2_fu_646_p2  |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln104_fu_636_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln61_5_fu_421_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln61_6_fu_427_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln61_fu_433_p2     |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln77_2_fu_558_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln77_fu_552_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln92_fu_584_p2     |      icmp|   0|  0|  20|          32|           2|
    |or_ln61_fu_438_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_564_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln104_fu_658_p3  |    select|   0|  0|   3|           1|           2|
    |xor_ln100_fu_621_p2     |       xor|   0|  0|   3|           2|           3|
    |xor_ln92_fu_590_p2      |       xor|   0|  0|   2|           2|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 235|         212|          93|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |agg_result_01_0_reg_230                     |   20|          4|   32|        128|
    |agg_result_1_0_0_reg_185                    |   20|          4|   32|        128|
    |agg_result_1_1_0_reg_200                    |   20|          4|   32|        128|
    |agg_result_1_2_0_reg_215                    |   20|          4|   32|        128|
    |ap_NS_fsm                                   |  155|         34|    1|         34|
    |ap_phi_mux_agg_result_01_0_phi_fu_234_p8    |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_0_0_phi_fu_189_p8   |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_1_0_phi_fu_204_p8   |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_2_0_phi_fu_219_p8   |    9|          2|   32|         64|
    |ap_phi_mux_base_0_lcssa_i810_phi_fu_166_p4  |    9|          2|    2|          4|
    |ap_return_0                                 |    9|          2|   32|         64|
    |ap_return_1                                 |    9|          2|   32|         64|
    |ap_return_2                                 |    9|          2|   32|         64|
    |ap_return_3                                 |    9|          2|   32|         64|
    |base_0_lcssa_i810_reg_162                   |    9|          2|    2|          4|
    |c_num_load13_reg_142                        |    9|          2|   32|         64|
    |c_num_load_119_reg_132                      |    9|          2|   32|         64|
    |empty_31_reg_174                            |    9|          2|   32|         64|
    |grp_fu_317_p0                               |   14|          3|   32|         96|
    |grp_fu_317_p1                               |   20|          4|   32|        128|
    |grp_fu_321_p0                               |   14|          3|   32|         96|
    |grp_fu_321_p1                               |   20|          4|   32|        128|
    |grp_fu_325_p0                               |   14|          3|   32|         96|
    |grp_fu_325_p1                               |   20|          4|   32|        128|
    |grp_fu_329_ce                               |    9|          2|    1|          2|
    |grp_fu_329_p0                               |   14|          3|   32|         96|
    |grp_fu_329_p1                               |   14|          3|   32|         96|
    |grp_fu_341_p0                               |   14|          3|   32|         96|
    |grp_p_mul_fu_264_num_a_0_read               |   14|          3|   32|         96|
    |grp_p_mul_fu_264_num_a_1_read               |   14|          3|   32|         96|
    |grp_p_mul_fu_264_num_a_2_read               |   14|          3|   32|         96|
    |grp_p_mul_fu_264_num_res_0_read             |   14|          3|   32|         96|
    |grp_p_mul_fu_264_num_res_1_read             |   14|          3|   32|         96|
    |grp_p_mul_fu_264_num_res_2_read             |   14|          3|   32|         96|
    |num_res_assign_load7_reg_152                |    9|          2|   32|         64|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  598|        128|  998|       2860|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |agg_result_01_0_reg_230                                       |  32|   0|   32|          0|
    |agg_result_1_0_0_reg_185                                      |  32|   0|   32|          0|
    |agg_result_1_1_0_reg_200                                      |  32|   0|   32|          0|
    |agg_result_1_2_0_reg_215                                      |  32|   0|   32|          0|
    |and_ln61_3_reg_803                                            |   1|   0|    1|          0|
    |and_ln77_reg_933                                              |   1|   0|    1|          0|
    |ap_CS_fsm                                                     |  33|   0|   33|          0|
    |ap_return_0_preg                                              |  32|   0|   32|          0|
    |ap_return_1_preg                                              |  32|   0|   32|          0|
    |ap_return_2_preg                                              |  32|   0|   32|          0|
    |ap_return_3_preg                                              |  32|   0|   32|          0|
    |base_0_lcssa_i810_reg_162                                     |   2|   0|    2|          0|
    |bitcast_ln61_reg_782                                          |  32|   0|   32|          0|
    |c_num_load13_reg_142                                          |  32|   0|   32|          0|
    |c_num_load_119_reg_132                                        |  32|   0|   32|          0|
    |c_p_1_reg_815                                                 |  32|   0|   32|          0|
    |empty_31_reg_174                                              |  32|   0|   32|          0|
    |empty_reg_937                                                 |   2|   0|    2|          0|
    |eps_0_1_reg_892                                               |  32|   0|   32|          0|
    |eps_0_reg_847                                                 |  32|   0|   32|          0|
    |eps_1_1_reg_897                                               |  32|   0|   32|          0|
    |eps_1_reg_854                                                 |  32|   0|   32|          0|
    |eps_2_1_reg_902                                               |  32|   0|   32|          0|
    |eps_2_reg_861                                                 |  32|   0|   32|          0|
    |eps_tmp_0_reg_874                                             |  32|   0|   32|          0|
    |eps_tmp_1_reg_880                                             |  32|   0|   32|          0|
    |eps_tmp_2_reg_886                                             |  32|   0|   32|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_301_ap_start_reg  |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_215_1_fu_246_ap_start_reg  |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_281_ap_start_reg   |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_289_ap_start_reg   |   1|   0|    1|          0|
    |grp_p_mul_1_fu_257_ap_start_reg                               |   1|   0|    1|          0|
    |grp_p_mul_fu_264_ap_start_reg                                 |   1|   0|    1|          0|
    |icmp_ln104_reg_967                                            |   1|   0|    1|          0|
    |icmp_ln61_5_reg_788                                           |   1|   0|    1|          0|
    |icmp_ln61_6_reg_793                                           |   1|   0|    1|          0|
    |icmp_ln92_reg_943                                             |   1|   0|    1|          0|
    |normalizer_reg_807                                            |  32|   0|   32|          0|
    |num_res_assign_load7_reg_152                                  |  32|   0|   32|          0|
    |reg_364                                                       |  32|   0|   32|          0|
    |reg_370                                                       |  32|   0|   32|          0|
    |reg_376                                                       |  32|   0|   32|          0|
    |select_ln104_reg_971                                          |   3|   0|    3|          0|
    |tmp_31_reg_907                                                |  32|   0|   32|          0|
    |tmp_32_reg_917                                                |  32|   0|   32|          0|
    |tmp_33_reg_925                                                |  32|   0|   32|          0|
    |trunc_ln270_1_reg_826                                         |  32|   0|   32|          0|
    |trunc_ln61_reg_776                                            |  32|   0|   32|          0|
    |trunc_ln9_reg_821                                             |  32|   0|   32|          0|
    |xor_ln92_reg_947                                              |   2|   0|    2|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         |1110|   0| 1110|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   operator/.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   operator/.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   operator/.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   operator/.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   operator/.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   operator/.1|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|   operator/.1|  return value|
|p_read14     |   in|  128|     ap_none|      p_read14|        scalar|
|p_read25     |   in|  128|     ap_none|      p_read25|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

