<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 10558, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  2443, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    882, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    795, user inline pragmas are applied</column>
            <column name="">(4) simplification,    563, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,    551, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    551, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    552, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    571, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    567, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    437, loop and instruction simplification</column>
            <column name="">(2) parallelization,    335, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    358, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    309, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    288, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    246, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="accelerator_controller" col1="accelerator_controller.cpp:11" col2="10558" col3="563" col4="567" col5="309" col6="246">
                    <row id="2" col0="model_array" col1="array.cpp:4" col2="7236" col2_disp="7,236 (2 calls)" col3="380" col3_disp="380 (2 calls)" col4="378" col4_disp="378 (2 calls)" col5="110" col5_disp="110 (2 calls)" col6="110" col6_disp="110 (2 calls)">
                        <row id="5" col0="Array" col1="gim_model_controller.h:52" col2="10" col2_disp="   10 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="7" col0="weights_pe" col1="weight_pe.cpp:5" col2="2700" col2_disp="2,700 (2 calls)" col3="" col4="" col5="" col6="">
                            <row id="6" col0="Weight" col1="gim_model_controller.h:34" col2="8" col2_disp="    8 (2 calls)" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="8" col0="bias_pe" col1="bias_pe.cpp:5" col2="1268" col2_disp="1,268 (2 calls)" col3="" col4="" col5="" col6="">
                            <row id="4" col0="Bias" col1="gim_model_controller.h:42" col2="6" col2_disp="    6 (2 calls)" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="3" col0="act_pe" col1="act_pe.cpp:4" col2="1164" col2_disp="1,164 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="1" col0="error_pe" col1="error_pe.cpp:5" col2="1150" col2_disp="1,150 (2 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

