set_property SRC_FILE_INFO {cfile:D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Pipeline.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc rfile:../../../Pipeline.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN R14    IOSTANDARD LVCMOS33 } [get_ports { SYS_leds }]; #IO_L6N_T0_VREF_34 Sch=LED0
set_property src_info {type:XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN D19    IOSTANDARD LVCMOS33 } [get_ports { SYS_output_sel }]; #IO_L4P_T0_35 Sch=BTN0
set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN D20    IOSTANDARD LVCMOS33 } [get_ports { SYS_reset }]; #IO_L4N_T0_35 Sch=BTN1
set_property src_info {type:XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN L20    IOSTANDARD LVCMOS33 } [get_ports { SYS_load }]; #IO_L9N_T1_DQS_AD3N_35 Sch=BTN2
set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN L19    IOSTANDARD LVCMOS33 } [get_ports { SYS_pc_val }]; #IO_L9P_T1_DQS_AD3P_35 Sch=BTN3
