#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 21 19:26:48 2020
# Process ID: 74756
# Current directory: /home/lukefahr/e315/project_x/project_x.runs/bd_fpga_smartconnect_0_0_synth_1
# Command line: vivado -log bd_fpga_smartconnect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_fpga_smartconnect_0_0.tcl
# Log file: /home/lukefahr/e315/project_x/project_x.runs/bd_fpga_smartconnect_0_0_synth_1/bd_fpga_smartconnect_0_0.vds
# Journal file: /home/lukefahr/e315/project_x/project_x.runs/bd_fpga_smartconnect_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_fpga_smartconnect_0_0.tcl -notrace
Command: synth_design -top bd_fpga_smartconnect_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 74841 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.641 ; gain = 96.922 ; free physical = 144 ; free virtual = 932
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_smartconnect_0_0' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/synth/bd_fpga_smartconnect_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_c6eb' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/synth/bd_c6eb.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_16PNEOZ' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/synth/bd_c6eb.v:763]
INFO: [Synth 8-6157] synthesizing module 'bd_c6eb_one_0' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_c6eb_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (1#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_c6eb_one_0' (2#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_c6eb_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_c6eb_psr_aclk_0' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_c6eb_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_c6eb_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_c6eb_psr_aclk_0' (9#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_c6eb_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_c6eb_psr_aclk_0' requires 10 connections, but only 6 given [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/synth/bd_c6eb.v:798]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_16PNEOZ does not have driver. [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/synth/bd_c6eb.v:779]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_16PNEOZ' (10#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/synth/bd_c6eb.v:763]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_R0ML88' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/synth/bd_c6eb.v:807]
INFO: [Synth 8-6157] synthesizing module 'bd_c6eb_m00e_0' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_c6eb_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c6eb_m00e_0' (20#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_c6eb_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_R0ML88' (21#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/synth/bd_c6eb.v:807]
INFO: [Synth 8-6157] synthesizing module 'bd_c6eb_m00s2a_0' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_c6eb_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c6eb_m00s2a_0' (23#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_c6eb_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c6eb_s00a2s_0' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_c6eb_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c6eb_s00a2s_0' (25#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_c6eb_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1QU2OZF' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/synth/bd_c6eb.v:1178]
INFO: [Synth 8-6157] synthesizing module 'bd_c6eb_s00mmu_0' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_c6eb_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c6eb_s00mmu_0' (29#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_c6eb_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c6eb_s00sic_0' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_c6eb_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c6eb_s00sic_0' (34#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_c6eb_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c6eb_s00tr_0' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_c6eb_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_c6eb_s00tr_0' (37#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_c6eb_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_c6eb_s00tr_0' requires 82 connections, but only 80 given [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/synth/bd_c6eb.v:1706]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1QU2OZF' (38#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/synth/bd_c6eb.v:1178]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1WRBLR5' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/synth/bd_c6eb.v:1789]
INFO: [Synth 8-6157] synthesizing module 'bd_c6eb_sarn_0' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_c6eb_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (43#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (44#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_c6eb_sarn_0' (53#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_c6eb_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c6eb_sawn_0' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_c6eb_sawn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_c6eb_sawn_0' (54#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_c6eb_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c6eb_sbn_0' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_c6eb_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (54#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (54#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_c6eb_sbn_0' (55#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_c6eb_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c6eb_srn_0' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_c6eb_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3232 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 101 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 101 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 101 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 101 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 101 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 101 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 101 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 101 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 101 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (56#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (56#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_c6eb_srn_0' (57#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_c6eb_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_c6eb_swn_0' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_c6eb_swn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3392 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 106 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 106 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 106 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (59#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (59#1) [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_c6eb_swn_0' (60#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_c6eb_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1WRBLR5' (61#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/synth/bd_c6eb.v:1789]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_c6eb' (62#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/synth/bd_c6eb.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_smartconnect_0_0' (63#1) [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/synth/bd_fpga_smartconnect_0_0.v:57]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized0 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized0 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized0 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[87]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[86]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[85]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[84]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[83]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[82]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[81]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[80]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[79]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[78]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[77]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[76]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[75]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[74]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[73]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[72]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[71]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[70]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[69]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[68]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[67]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[66]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[65]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[64]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[63]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[62]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[61]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[60]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[59]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[58]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[57]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[56]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[55]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[54]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[53]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized3 has unconnected port s_sc_payld[52]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[54]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1574.391 ; gain = 246.672 ; free physical = 173 ; free virtual = 782
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1574.391 ; gain = 246.672 ; free physical = 185 ; free virtual = 794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1574.391 ; gain = 246.672 ; free physical = 185 ; free virtual = 794
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_1/bd_c6eb_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_1/bd_c6eb_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_1/bd_c6eb_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_smartconnect_0_0/bd_0/ip/ip_1/bd_c6eb_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lukefahr/e315/project_x/project_x.runs/bd_fpga_smartconnect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lukefahr/e315/project_x/project_x.runs/bd_fpga_smartconnect_0_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_fpga_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_fpga_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2230.570 ; gain = 0.000 ; free physical = 2767 ; free virtual = 2957
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.570 ; gain = 0.000 ; free physical = 2758 ; free virtual = 2952
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.570 ; gain = 0.000 ; free physical = 2756 ; free virtual = 2951
Constraint Validation Runtime : Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2230.570 ; gain = 0.000 ; free physical = 2748 ; free virtual = 2944
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:01:09 . Memory (MB): peak = 2230.570 ; gain = 902.852 ; free physical = 3002 ; free virtual = 3229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:01:09 . Memory (MB): peak = 2230.570 ; gain = 902.852 ; free physical = 3002 ; free virtual = 3230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/lukefahr/e315/project_x/project_x.runs/bd_fpga_smartconnect_0_0_synth_1/dont_touch.xdc, line 51).
Applied set_property DONT_TOUCH = true for inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:09 . Memory (MB): peak = 2230.570 ; gain = 902.852 ; free physical = 3001 ; free virtual = 3230
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/lukefahr/e315/project_x/project_x.srcs/sources_1/bd/bd_fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gen_wsplitter.aw_split" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_rsplitter.ar_split" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_wsplitter.aw_split_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_wsplitter.w_burst_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_rsplitter.ar_split_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_beat_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_fill_mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_accum_continue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_beat_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_fill_mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:01:16 . Memory (MB): peak = 2230.570 ; gain = 902.852 ; free physical = 2963 ; free virtual = 3272
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall            |          16|      6610|
|2     |sc_exit_v1_0_8_axi3_conv__GC0           |           1|      4812|
|3     |sc_exit_v1_0_8_splitter__GC0            |           1|        18|
|4     |sc_exit_v1_0_8_top__GC0                 |           1|       525|
|5     |sc_mmu_v1_0_7_top__GC0                  |           1|      2088|
|6     |sc_si_converter_v1_0_7_wrap_narrow__GC0 |           1|      3495|
|7     |sc_si_converter_v1_0_7_top__GC0         |           1|       240|
|8     |bd_c6eb_s00tr_0                         |           1|         2|
|9     |bd_c6eb__GC0                            |           1|      6791|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 13    
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 31    
	   2 Input      5 Bit       Adders := 9     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 21    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
+---Registers : 
	             2178 Bit    Registers := 32    
	              512 Bit    Registers := 2     
	              156 Bit    Registers := 2     
	              106 Bit    Registers := 1     
	              104 Bit    Registers := 1     
	              101 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               47 Bit    Registers := 1     
	               39 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 25    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 230   
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 16    
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 55    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 26    
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 35    
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 14    
	  11 Input      3 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 44    
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 124   
	   4 Input      1 Bit        Muxes := 43    
	  10 Input      1 Bit        Muxes := 48    
	   7 Input      1 Bit        Muxes := 32    
	  12 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 223   
	   3 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_exit_v1_0_8_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_7_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              101 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 6     
Module sc_node_v1_0_10_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              106 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "gen_wsplitter.aw_split" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_rsplitter.ar_split" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_wsplitter.w_burst_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[0]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[1]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[2]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[3]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[4]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[5]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[6]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[7]' (FDSE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[8]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[9]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[10]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[11]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[12]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[13]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[14]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[15]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[0]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[1]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[2]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[3]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[4]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[5]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[6]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[7]' (FDSE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[8]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[9]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[10]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[11]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[12]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[13]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[14]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[15]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[0]' (FDSE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[1]' (FDSE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[2]' (FDSE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.awsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[4]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[5]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[6]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.awsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[0]' (FDSE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[1]' (FDSE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[2]' (FDSE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_rsplitter.arsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[5]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[6]' (FDRE) to 'inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_rsplitter.arsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_fill_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[user][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awuser_d_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_rsplitter.s_aruser_d_reg[511] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[sc_route][63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[66] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 2230.570 ; gain = 902.852 ; free physical = 3409 ; free virtual = 3789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                    | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|inst/i_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|inst/i_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|inst/i_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4    | 
|inst/i_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 101             | RAM32M x 17   | 
|inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall            |           1|       342|
|2     |sc_exit_v1_0_8_axi3_conv__GC0           |           1|       950|
|3     |sc_exit_v1_0_8_splitter__GC0            |           1|        19|
|4     |sc_exit_v1_0_8_top__GC0                 |           1|       236|
|5     |sc_mmu_v1_0_7_top__GC0                  |           1|       414|
|6     |sc_si_converter_v1_0_7_wrap_narrow__GC0 |           1|      1812|
|7     |sc_si_converter_v1_0_7_top__GC0         |           1|       175|
|8     |bd_c6eb__GC0                            |           1|      2488|
|9     |sc_util_v1_0_4_axi_reg_stall__1         |           1|       377|
|10    |sc_util_v1_0_4_axi_reg_stall__2         |           2|       292|
|11    |sc_util_v1_0_4_axi_reg_stall__3         |           1|       412|
|12    |sc_util_v1_0_4_axi_reg_stall__4         |           1|       382|
|13    |sc_util_v1_0_4_axi_reg_stall__5         |           1|        57|
|14    |sc_util_v1_0_4_axi_reg_stall__6         |           2|       344|
|15    |sc_util_v1_0_4_axi_reg_stall__7         |           2|       332|
|16    |sc_util_v1_0_4_axi_reg_stall__8         |           1|       232|
|17    |sc_util_v1_0_4_axi_reg_stall__9         |           1|       222|
|18    |sc_util_v1_0_4_axi_reg_stall__10        |           1|        57|
|19    |sc_util_v1_0_4_axi_reg_stall__11        |           2|       372|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:47 . Memory (MB): peak = 2230.570 ; gain = 902.852 ; free physical = 3291 ; free virtual = 3672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:49 . Memory (MB): peak = 2230.570 ; gain = 902.852 ; free physical = 3263 ; free virtual = 3644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                    | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|inst/i_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|inst/i_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|inst/i_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4    | 
|inst/i_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 101             | RAM32M x 17   | 
|inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall            |           1|       342|
|2     |sc_exit_v1_0_8_axi3_conv__GC0           |           1|       950|
|3     |sc_exit_v1_0_8_splitter__GC0            |           1|        19|
|4     |sc_exit_v1_0_8_top__GC0                 |           1|       236|
|5     |sc_mmu_v1_0_7_top__GC0                  |           1|       414|
|6     |sc_si_converter_v1_0_7_wrap_narrow__GC0 |           1|      1812|
|7     |sc_si_converter_v1_0_7_top__GC0         |           1|       175|
|8     |bd_c6eb__GC0                            |           1|      2488|
|9     |sc_util_v1_0_4_axi_reg_stall__1         |           1|       377|
|10    |sc_util_v1_0_4_axi_reg_stall__2         |           2|       292|
|11    |sc_util_v1_0_4_axi_reg_stall__3         |           1|       412|
|12    |sc_util_v1_0_4_axi_reg_stall__4         |           1|       382|
|13    |sc_util_v1_0_4_axi_reg_stall__5         |           1|        57|
|14    |sc_util_v1_0_4_axi_reg_stall__6         |           2|       344|
|15    |sc_util_v1_0_4_axi_reg_stall__7         |           2|       332|
|16    |sc_util_v1_0_4_axi_reg_stall__8         |           1|       232|
|17    |sc_util_v1_0_4_axi_reg_stall__9         |           1|       222|
|18    |sc_util_v1_0_4_axi_reg_stall__10        |           1|        57|
|19    |sc_util_v1_0_4_axi_reg_stall__11        |           2|       367|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:52 . Memory (MB): peak = 2230.570 ; gain = 902.852 ; free physical = 3294 ; free virtual = 3675
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:53 . Memory (MB): peak = 2230.570 ; gain = 902.852 ; free physical = 3294 ; free virtual = 3675
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:53 . Memory (MB): peak = 2230.570 ; gain = 902.852 ; free physical = 3294 ; free virtual = 3675
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:54 . Memory (MB): peak = 2230.570 ; gain = 902.852 ; free physical = 3294 ; free virtual = 3675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:54 . Memory (MB): peak = 2230.570 ; gain = 902.852 ; free physical = 3294 ; free virtual = 3675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:54 . Memory (MB): peak = 2230.570 ; gain = 902.852 ; free physical = 3294 ; free virtual = 3675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:54 . Memory (MB): peak = 2230.570 ; gain = 902.852 ; free physical = 3294 ; free virtual = 3675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    32|
|2     |LUT1    |    69|
|3     |LUT2    |   162|
|4     |LUT3    |   923|
|5     |LUT4    |   346|
|6     |LUT5    |   366|
|7     |LUT6    |   513|
|8     |RAM32M  |    91|
|9     |SRL16   |     1|
|10    |SRL16E  |    87|
|11    |SRLC32E |    70|
|12    |FDR     |     4|
|13    |FDRE    |  2972|
|14    |FDSE    |   110|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------+----------------------------------------------------+------+
|      |Instance                                                                                        |Module                                              |Cells |
+------+------------------------------------------------------------------------------------------------+----------------------------------------------------+------+
|1     |top                                                                                             |                                                    |  5746|
|2     |  inst                                                                                          |bd_c6eb                                             |  5746|
|3     |    clk_map                                                                                     |clk_map_imp_16PNEOZ                                 |    41|
|4     |      psr_aclk                                                                                  |bd_c6eb_psr_aclk_0                                  |    41|
|5     |        U0                                                                                      |proc_sys_reset                                      |    41|
|6     |          EXT_LPF                                                                               |lpf                                                 |     9|
|7     |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync                                            |     5|
|8     |          SEQ                                                                                   |sequence_psr                                        |    31|
|9     |            SEQ_COUNTER                                                                         |upcnt_n                                             |    13|
|10    |    m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_R0ML88                        |  1852|
|11    |      m00_exit                                                                                  |bd_c6eb_m00e_0                                      |  1852|
|12    |        inst                                                                                    |sc_exit_v1_0_8_top                                  |  1852|
|13    |          ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_158                    |   158|
|14    |          aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_159                    |   157|
|15    |          b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_160                    |    19|
|16    |          exit_inst                                                                             |sc_exit_v1_0_8_exit                                 |   110|
|17    |            \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2    |    82|
|18    |              \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_174                          |     2|
|19    |              \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_175                          |     2|
|20    |              \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_176                          |     2|
|21    |              \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_177                          |     2|
|22    |              \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_178                          |     2|
|23    |              \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_179                          |     3|
|24    |              \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_180                          |     2|
|25    |              \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_181                          |     2|
|26    |              \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_182                          |     2|
|27    |              \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_183                          |     2|
|28    |              \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_184                          |     2|
|29    |              \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_185                          |     2|
|30    |              \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_186                          |     2|
|31    |              \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_187                          |     2|
|32    |              \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_188                          |     2|
|33    |            \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3    |    27|
|34    |              \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_173                          |     3|
|35    |          r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_161                    |   216|
|36    |          splitter_inst                                                                         |sc_exit_v1_0_8_splitter                             |   943|
|37    |            \gen_axi3.splitter_inst                                                             |sc_exit_v1_0_8_axi3_conv                            |   942|
|38    |              ar_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_163                    |   296|
|39    |              aw_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_164                    |   272|
|40    |              \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo                    |    28|
|41    |                \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_172                          |     3|
|42    |              \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_165                |    30|
|43    |                \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_171                          |     4|
|44    |              \gen_wsplitter.w_split_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0    |    59|
|45    |                \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_166                          |     3|
|46    |                \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_167                          |     2|
|47    |                \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_168                          |     2|
|48    |                \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_169                          |     2|
|49    |                \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_170                          |     3|
|50    |          w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_162                    |   230|
|51    |    s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_1QU2OZF                      |  2641|
|52    |      s00_mmu                                                                                   |bd_c6eb_s00mmu_0                                    |  1135|
|53    |        inst                                                                                    |sc_mmu_v1_0_7_top                                   |  1135|
|54    |          ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_151                    |   193|
|55    |          ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_152                    |   196|
|56    |          aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_153                    |   191|
|57    |          aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_154                    |   198|
|58    |          b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_155                    |    22|
|59    |          \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave                          |    52|
|60    |          r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_156                    |   121|
|61    |          w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_157                    |   128|
|62    |      s00_si_converter                                                                          |bd_c6eb_s00sic_0                                    |  1506|
|63    |        inst                                                                                    |sc_si_converter_v1_0_7_top                          |  1506|
|64    |          \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_7_wrap_narrow                  |  1426|
|65    |            ar_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall                        |   237|
|66    |            aw_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall_30                     |   233|
|67    |            \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4    |    93|
|68    |              \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_135                          |     2|
|69    |              \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_136                          |     2|
|70    |              \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_137                          |     2|
|71    |              \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_138                          |     2|
|72    |              \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_139                          |     2|
|73    |              \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_140                          |     2|
|74    |              \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_141                          |     3|
|75    |              \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_142                          |     2|
|76    |              \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_143                          |     2|
|77    |              \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_144                          |     2|
|78    |              \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_145                          |     2|
|79    |              \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_146                          |     2|
|80    |              \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_147                          |     2|
|81    |              \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_148                          |     2|
|82    |              \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_149                          |     2|
|83    |              \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_150                          |     2|
|84    |            \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_7_offset_fifo                  |   293|
|85    |              cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5_88 |   102|
|86    |                \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_123                          |     2|
|87    |                \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_124                          |     3|
|88    |                \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_125                          |     4|
|89    |                \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_126                          |     2|
|90    |                \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_127                          |     2|
|91    |                \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_128                          |     2|
|92    |                \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_129                          |     3|
|93    |                \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_130                          |     3|
|94    |                \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_131                          |     3|
|95    |                \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_132                          |     3|
|96    |                \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_133                          |     3|
|97    |                \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_134                          |     3|
|98    |              \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_89           |     1|
|99    |              \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_90           |     1|
|100   |              \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_91           |     1|
|101   |              \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_92           |     1|
|102   |              \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_93           |     1|
|103   |              \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_94           |     1|
|104   |              \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_95           |     1|
|105   |              \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_96           |     1|
|106   |              \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_97           |     1|
|107   |              \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_98           |     1|
|108   |              \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_99           |     1|
|109   |              \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_100          |     1|
|110   |              \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_101          |     1|
|111   |              \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_102          |     1|
|112   |              \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_103          |     1|
|113   |              \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_104          |     1|
|114   |              \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_105          |     1|
|115   |              \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_106          |     1|
|116   |              \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_107          |     1|
|117   |              \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_108          |     1|
|118   |              \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_109          |     1|
|119   |              \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_110          |     1|
|120   |              \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_111          |     1|
|121   |              \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_112          |     1|
|122   |              \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_113          |     1|
|123   |              \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_114          |     1|
|124   |              \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_115          |     1|
|125   |              \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_116          |     7|
|126   |              \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_117          |     2|
|127   |              \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_118          |     1|
|128   |              \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_119          |     1|
|129   |              \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_120          |     1|
|130   |              \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_121          |     1|
|131   |              \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_122          |     1|
|132   |            w_cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6    |    95|
|133   |              \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_78                           |     2|
|134   |              \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_79                           |     2|
|135   |              \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_80                           |     2|
|136   |              \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_81                           |     2|
|137   |              \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_82                           |     2|
|138   |              \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_83                           |     2|
|139   |              \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_84                           |     2|
|140   |              \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_85                           |     2|
|141   |              \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_86                           |     2|
|142   |              \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_87                           |     2|
|143   |            w_payld_fifo                                                                        |sc_si_converter_v1_0_7_offset_fifo__parameterized0  |   276|
|144   |              cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5    |   110|
|145   |                \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_66                           |     2|
|146   |                \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_67                           |     4|
|147   |                \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_68                           |     8|
|148   |                \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_69                           |     2|
|149   |                \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_70                           |     2|
|150   |                \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_71                           |     2|
|151   |                \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_72                           |     3|
|152   |                \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_73                           |     3|
|153   |                \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_74                           |     3|
|154   |                \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_75                           |     3|
|155   |                \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_76                           |     3|
|156   |                \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_77                           |     3|
|157   |              \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0              |     1|
|158   |              \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_31           |     1|
|159   |              \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_32           |     1|
|160   |              \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_33           |     7|
|161   |              \gen_srls[68].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_34           |     2|
|162   |              \gen_srls[69].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_35           |     1|
|163   |              \gen_srls[70].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_36           |     1|
|164   |              \gen_srls[71].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_37           |     1|
|165   |              \gen_srls[72].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_38           |     1|
|166   |              \gen_srls[73].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_39           |     1|
|167   |              \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_40           |     1|
|168   |              \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_41           |     1|
|169   |              \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_42           |     1|
|170   |              \gen_srls[77].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_43           |     1|
|171   |              \gen_srls[78].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_44           |     1|
|172   |              \gen_srls[79].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_45           |     1|
|173   |              \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_46           |     1|
|174   |              \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_47           |     1|
|175   |              \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_48           |     1|
|176   |              \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_49           |     1|
|177   |              \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_50           |     1|
|178   |              \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_51           |     1|
|179   |              \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_52           |     1|
|180   |              \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_53           |     1|
|181   |              \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_54           |     1|
|182   |              \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_55           |     1|
|183   |              \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_56           |     1|
|184   |              \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_57           |     1|
|185   |              \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_58           |     1|
|186   |              \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_59           |     1|
|187   |              \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_60           |     1|
|188   |              \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_61           |     1|
|189   |              \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_62           |     1|
|190   |              \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_63           |     1|
|191   |              \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_64           |     1|
|192   |              \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_65           |     1|
|193   |          splitter_inst                                                                         |sc_si_converter_v1_0_7_splitter                     |    78|
|194   |            \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized7    |    77|
|195   |              \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl                              |     1|
|196   |              \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_17                           |     2|
|197   |              \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_18                           |     2|
|198   |              \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_19                           |     2|
|199   |              \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_20                           |     3|
|200   |              \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_21                           |     1|
|201   |              \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_22                           |     2|
|202   |              \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_23                           |     2|
|203   |              \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_24                           |     2|
|204   |              \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_25                           |     2|
|205   |              \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_26                           |     2|
|206   |              \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_27                           |     2|
|207   |              \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_28                           |     2|
|208   |              \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_29                           |     2|
|209   |    s00_nodes                                                                                   |s00_nodes_imp_1WRBLR5                               |  1212|
|210   |      s00_ar_node                                                                               |bd_c6eb_sarn_0                                      |   260|
|211   |        inst                                                                                    |sc_node_v1_0_10_top                                 |   260|
|212   |          inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                          |   253|
|213   |            \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__1                     |   251|
|214   |              \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1           |   251|
|215   |                \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                   |   183|
|216   |                  xpm_memory_base_inst                                                          |xpm_memory_base                                     |   183|
|217   |                \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_14                           |    14|
|218   |                \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_15                           |    13|
|219   |                \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_16           |    31|
|220   |          inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                          |     3|
|221   |            inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_13                          |     3|
|222   |      s00_aw_node                                                                               |bd_c6eb_sawn_0                                      |   260|
|223   |        inst                                                                                    |sc_node_v1_0_10_top__parameterized0                 |   260|
|224   |          inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0          |   253|
|225   |            \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo                                |   251|
|226   |              \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                      |   251|
|227   |                \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__2                                |   183|
|228   |                  xpm_memory_base_inst                                                          |xpm_memory_base__2                                  |   183|
|229   |                \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_10                           |    14|
|230   |                \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_11                           |    13|
|231   |                \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_12           |    31|
|232   |          inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0          |     3|
|233   |            inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_9                           |     3|
|234   |      s00_b_node                                                                                |bd_c6eb_sbn_0                                       |   106|
|235   |        inst                                                                                    |sc_node_v1_0_10_top__parameterized1                 |   106|
|236   |          inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1          |    98|
|237   |            \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                |    96|
|238   |              \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0      |    96|
|239   |                \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                   |    28|
|240   |                  xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                     |    28|
|241   |                \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_6                            |    14|
|242   |                \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_7                            |    13|
|243   |                \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_8            |    31|
|244   |          inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1          |     4|
|245   |            inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_5                           |     4|
|246   |      s00_r_node                                                                                |bd_c6eb_srn_0                                       |   239|
|247   |        inst                                                                                    |sc_node_v1_0_10_top__parameterized2                 |   239|
|248   |          inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2          |   231|
|249   |            \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer                           |     5|
|250   |            \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized1                |   224|
|251   |              \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1      |   224|
|252   |                \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                   |   119|
|253   |                  xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                     |   119|
|254   |                \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_2                            |    14|
|255   |                \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_3                            |    13|
|256   |                \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_4            |    33|
|257   |          inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2          |     4|
|258   |            inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1                           |     4|
|259   |      s00_w_node                                                                                |bd_c6eb_swn_0                                       |   347|
|260   |        inst                                                                                    |sc_node_v1_0_10_top__parameterized3                 |   347|
|261   |          inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3          |   341|
|262   |            \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator                        |     4|
|263   |            \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer                             |   138|
|264   |              inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized6             |     6|
|265   |            \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                |   197|
|266   |              \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2      |   197|
|267   |                \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                   |   125|
|268   |                  xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                     |   125|
|269   |                \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter                              |    14|
|270   |                \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_0                            |    13|
|271   |                \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0              |    32|
|272   |          inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3          |     2|
|273   |            inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                             |     2|
+------+------------------------------------------------------------------------------------------------+----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:54 . Memory (MB): peak = 2230.570 ; gain = 902.852 ; free physical = 3294 ; free virtual = 3675
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5714 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 2230.570 ; gain = 246.672 ; free physical = 3349 ; free virtual = 3730
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:54 . Memory (MB): peak = 2230.578 ; gain = 902.852 ; free physical = 3349 ; free virtual = 3730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.578 ; gain = 0.000 ; free physical = 3294 ; free virtual = 3676
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  FDR => FDRE: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 91 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
447 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:56 . Memory (MB): peak = 2230.578 ; gain = 914.391 ; free physical = 3361 ; free virtual = 3743
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2230.578 ; gain = 0.000 ; free physical = 3361 ; free virtual = 3743
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lukefahr/e315/project_x/project_x.runs/bd_fpga_smartconnect_0_0_synth_1/bd_fpga_smartconnect_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_fpga_smartconnect_0_0, cache-ID = b0d0d37e6a9029a2
INFO: [Coretcl 2-1174] Renamed 272 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2254.582 ; gain = 0.000 ; free physical = 3353 ; free virtual = 3743
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lukefahr/e315/project_x/project_x.runs/bd_fpga_smartconnect_0_0_synth_1/bd_fpga_smartconnect_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_fpga_smartconnect_0_0_utilization_synth.rpt -pb bd_fpga_smartconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 21 19:29:20 2020...
