Protel Design System Design Rule Check
PCB File : D:\HUST\Junior\2022-1\TKTBD\hardware\PCB1.PcbDoc
Date     : 2/22/2023
Time     : 4:52:46 PM

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U1-10(92.572mm,81.887mm) on Top Layer And Track (91.42mm,81.387mm)(92.572mm,81.387mm) on Top Layer 
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U1-10(92.572mm,81.887mm) on Top Layer And Track (92.572mm,81.387mm)(93.579mm,81.387mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-13(91.142mm,84.317mm) on Top Layer And Track (90.642mm,82.84mm)(90.642mm,84.317mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-14(90.642mm,84.317mm) on Top Layer And Track (90.142mm,81.76mm)(90.142mm,84.317mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-14(90.642mm,84.317mm) on Top Layer And Track (91.142mm,84.317mm)(91.153mm,84.328mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-15(90.142mm,84.317mm) on Top Layer And Track (89.642mm,84.317mm)(89.642mm,97.135mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-15(90.142mm,84.317mm) on Top Layer And Track (90.642mm,82.84mm)(90.642mm,84.317mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-16(89.642mm,84.317mm) on Top Layer And Track (89.142mm,82.284mm)(89.142mm,84.317mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-16(89.642mm,84.317mm) on Top Layer And Track (90.142mm,81.76mm)(90.142mm,84.317mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-17(89.142mm,84.317mm) on Top Layer And Track (89.642mm,84.317mm)(89.642mm,97.135mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-18(88.642mm,84.317mm) on Top Layer And Track (89.142mm,82.284mm)(89.142mm,84.317mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.254mm) Between Pad U1-20(87.642mm,84.317mm) on Top Layer And Track (87.142mm,84.317mm)(87.142mm,86.975mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.254mm) Between Pad U1-21(87.142mm,84.317mm) on Top Layer And Track (86.642mm,84.317mm)(86.642mm,85.443mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.254mm) Between Pad U1-22(86.642mm,84.317mm) on Top Layer And Track (87.142mm,84.317mm)(87.142mm,86.975mm) on Top Layer 
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U1-23(86.142mm,84.317mm) on Top Layer And Track (85.642mm,82.506mm)(85.642mm,84.317mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.254mm) Between Pad U1-23(86.142mm,84.317mm) on Top Layer And Track (86.642mm,84.317mm)(86.642mm,85.443mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-29(84.212mm,80.887mm) on Top Layer And Track (84.212mm,80.387mm)(86.61mm,80.387mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-30(84.212mm,80.387mm) on Top Layer And Track (84.212mm,79.887mm)(85.848mm,79.887mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-31(84.212mm,79.887mm) on Top Layer And Track (84.212mm,80.387mm)(86.61mm,80.387mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-32(84.212mm,79.387mm) on Top Layer And Track (84.212mm,79.887mm)(85.848mm,79.887mm) on Top Layer 
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U1-35(84.212mm,77.887mm) on Top Layer And Track (81.705mm,77.387mm)(84.212mm,77.387mm) on Top Layer 
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U1-35(84.212mm,77.887mm) on Top Layer And Track (84.212mm,77.387mm)(86.531mm,77.387mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-4(92.572mm,78.887mm) on Top Layer And Track (92.572mm,79.387mm)(94.349mm,79.387mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-43(88.642mm,75.957mm) on Top Layer And Track (89.142mm,72.91mm)(89.142mm,75.957mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-44(89.142mm,75.957mm) on Top Layer And Track (89.642mm,74.061mm)(89.642mm,75.957mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-45(89.642mm,75.957mm) on Top Layer And Track (89.142mm,72.91mm)(89.142mm,75.957mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-45(89.642mm,75.957mm) on Top Layer And Track (90.142mm,75.957mm)(90.142mm,78.331mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-46(90.142mm,75.957mm) on Top Layer And Track (89.642mm,74.061mm)(89.642mm,75.957mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-46(90.142mm,75.957mm) on Top Layer And Track (90.642mm,74.331mm)(90.642mm,75.957mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-47(90.642mm,75.957mm) on Top Layer And Track (90.142mm,75.957mm)(90.142mm,78.331mm) on Top Layer 
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U1-47(90.642mm,75.957mm) on Top Layer And Track (91.142mm,75.957mm)(91.142mm,80.391mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-48(91.142mm,75.957mm) on Top Layer And Track (90.642mm,74.331mm)(90.642mm,75.957mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-5(92.572mm,79.387mm) on Top Layer And Track (92.572mm,79.887mm)(95.25mm,79.887mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-6(92.572mm,79.887mm) on Top Layer And Track (92.572mm,79.387mm)(94.349mm,79.387mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-6(92.572mm,79.887mm) on Top Layer And Track (92.572mm,80.387mm)(94.992mm,80.387mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-7(92.572mm,80.387mm) on Top Layer And Track (92.572mm,79.887mm)(95.25mm,79.887mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-7(92.572mm,80.387mm) on Top Layer And Track (92.572mm,80.887mm)(94.349mm,80.887mm) on Top Layer 
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U1-8(92.572mm,80.887mm) on Top Layer And Track (91.42mm,81.387mm)(92.572mm,81.387mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-8(92.572mm,80.887mm) on Top Layer And Track (92.572mm,80.387mm)(94.992mm,80.387mm) on Top Layer 
   Violation between Clearance Constraint: (0.169mm < 0.254mm) Between Pad U1-8(92.572mm,80.887mm) on Top Layer And Track (92.572mm,81.387mm)(93.579mm,81.387mm) on Top Layer 
   Violation between Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-9(92.572mm,81.387mm) on Top Layer And Track (92.572mm,80.887mm)(94.349mm,80.887mm) on Top Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Track (84.212mm,79.887mm)(85.848mm,79.887mm) on Top Layer And Track (84.212mm,80.387mm)(86.61mm,80.387mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (84.212mm,80.387mm)(86.61mm,80.387mm) on Top Layer And Via (85.848mm,79.887mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.195mm < 0.254mm) Between Track (85.852mm,86.233mm)(86.642mm,85.443mm) on Top Layer And Track (87.142mm,84.317mm)(87.142mm,86.975mm) on Top Layer 
   Violation between Clearance Constraint: (0.195mm < 0.254mm) Between Track (86.642mm,84.317mm)(86.642mm,85.443mm) on Top Layer And Track (87.142mm,84.317mm)(87.142mm,86.975mm) on Top Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Track (89.142mm,72.91mm)(89.142mm,75.957mm) on Top Layer And Track (89.642mm,74.061mm)(89.642mm,75.957mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (89.142mm,72.91mm)(89.142mm,75.957mm) on Top Layer And Via (89.642mm,74.061mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Track (89.142mm,82.284mm)(89.142mm,84.317mm) on Top Layer And Track (89.642mm,84.317mm)(89.642mm,97.135mm) on Top Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Track (89.642mm,74.061mm)(89.642mm,75.957mm) on Top Layer And Track (90.142mm,75.957mm)(90.142mm,78.331mm) on Top Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Track (89.642mm,84.317mm)(89.642mm,97.135mm) on Top Layer And Track (90.142mm,81.76mm)(90.142mm,84.317mm) on Top Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Track (90.142mm,75.957mm)(90.142mm,78.331mm) on Top Layer And Track (90.642mm,74.331mm)(90.642mm,75.957mm) on Top Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Track (90.142mm,81.76mm)(90.142mm,84.317mm) on Top Layer And Track (90.642mm,82.84mm)(90.642mm,84.317mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (90.142mm,81.76mm)(90.142mm,84.317mm) on Top Layer And Via (90.642mm,82.84mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.182mm < 0.254mm) Between Track (90.642mm,74.331mm)(90.642mm,75.957mm) on Top Layer And Track (91.142mm,75.957mm)(91.142mm,80.391mm) on Top Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Track (90.642mm,82.84mm)(90.642mm,84.317mm) on Top Layer And Track (91.142mm,84.317mm)(91.153mm,84.328mm) on Top Layer 
   Violation between Clearance Constraint: (0.182mm < 0.254mm) Between Track (91.42mm,81.387mm)(92.572mm,81.387mm) on Top Layer And Track (92.572mm,80.887mm)(94.349mm,80.887mm) on Top Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Track (92.572mm,79.387mm)(94.349mm,79.387mm) on Top Layer And Track (92.572mm,79.887mm)(95.25mm,79.887mm) on Top Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Track (92.572mm,79.887mm)(95.25mm,79.887mm) on Top Layer And Track (92.572mm,80.387mm)(94.992mm,80.387mm) on Top Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Track (92.572mm,79.887mm)(95.25mm,79.887mm) on Top Layer And Track (94.992mm,80.387mm)(95.306mm,80.701mm) on Top Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Track (92.572mm,80.387mm)(94.992mm,80.387mm) on Top Layer And Track (92.572mm,80.887mm)(94.349mm,80.887mm) on Top Layer 
   Violation between Clearance Constraint: (0.119mm < 0.254mm) Between Track (92.572mm,80.387mm)(94.992mm,80.387mm) on Top Layer And Via (94.349mm,80.887mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.182mm < 0.254mm) Between Track (92.572mm,80.887mm)(94.349mm,80.887mm) on Top Layer And Track (92.572mm,81.387mm)(93.579mm,81.387mm) on Top Layer 
   Violation between Clearance Constraint: (0.182mm < 0.254mm) Between Track (92.572mm,80.887mm)(94.349mm,80.887mm) on Top Layer And Track (93.58mm,81.387mm)(94.107mm,81.914mm) on Top Layer 
Rule Violations :63

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.635mm) (Preferred=0.508mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-0(115.926mm,100.203mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-0(115.926mm,56.998mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-0(58.42mm,100.203mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-0(58.42mm,56.998mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Area Fill (75.108mm,85.287mm) (75.908mm,87.687mm) on Top Solder And Via (75.908mm,87.592mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.014mm < 0.254mm) Between Pad C3-2(87.554mm,56.515mm) on Top Layer And Via (86.36mm,55.88mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.014mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.254mm) Between Pad C5-2(87.757mm,60.198mm) on Top Layer And Via (88.9mm,60.96mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.163mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.123mm < 0.254mm) Between Pad Free-0(58.42mm,56.998mm) on Multi-Layer And Pad J3-5(61.696mm,57.277mm) on Top Layer [Top Solder] Mask Sliver [0.123mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC1-1(90.358mm,66.524mm) on Top Layer And Pad IC1-2(89.408mm,66.524mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC1-2(89.408mm,66.524mm) on Top Layer And Pad IC1-3(88.458mm,66.524mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.254mm) Between Pad IC2-1(109.536mm,56.769mm) on Top Layer And Pad IC2-9(107.061mm,58.674mm) on Top Layer [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.254mm) Between Pad IC2-2(109.536mm,58.039mm) on Top Layer And Pad IC2-9(107.061mm,58.674mm) on Top Layer [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.254mm) Between Pad IC2-3(109.536mm,59.309mm) on Top Layer And Pad IC2-9(107.061mm,58.674mm) on Top Layer [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.254mm) Between Pad IC2-4(109.536mm,60.579mm) on Top Layer And Pad IC2-9(107.061mm,58.674mm) on Top Layer [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.254mm) Between Pad IC2-5(104.586mm,60.579mm) on Top Layer And Pad IC2-9(107.061mm,58.674mm) on Top Layer [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.254mm) Between Pad IC2-6(104.586mm,59.309mm) on Top Layer And Pad IC2-9(107.061mm,58.674mm) on Top Layer [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.254mm) Between Pad IC2-7(104.586mm,58.039mm) on Top Layer And Pad IC2-9(107.061mm,58.674mm) on Top Layer [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.254mm) Between Pad IC2-8(104.586mm,56.769mm) on Top Layer And Pad IC2-9(107.061mm,58.674mm) on Top Layer [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC3-1(111.252mm,69.421mm) on Top Layer And Pad IC3-2(110.302mm,69.421mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC3-2(110.302mm,69.421mm) on Top Layer And Pad IC3-3(109.352mm,69.421mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC3-4(109.352mm,66.421mm) on Top Layer And Pad IC3-5(110.302mm,66.421mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC3-5(110.302mm,66.421mm) on Top Layer And Pad IC3-6(111.252mm,66.421mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC4-1(113.523mm,63.668mm) on Top Layer And Pad IC4-2(114.173mm,63.668mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC4-2(114.173mm,63.668mm) on Top Layer And Pad IC4-3(114.823mm,63.668mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC4-3(114.823mm,63.668mm) on Top Layer And Pad IC4-4(115.473mm,63.668mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC4-5(115.473mm,69.428mm) on Top Layer And Pad IC4-6(114.823mm,69.428mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC4-6(114.823mm,69.428mm) on Top Layer And Pad IC4-7(114.173mm,69.428mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC4-7(114.173mm,69.428mm) on Top Layer And Pad IC4-8(113.523mm,69.428mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.005mm < 0.254mm) Between Pad IC5-8(70.358mm,75.538mm) on Top Layer And Via (71.12mm,76.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.005mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad J3-1(64.346mm,60.245mm) on Top Layer And Pad J3-2(64.996mm,60.245mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.166mm < 0.254mm) Between Pad J3-1(64.346mm,60.245mm) on Top Layer And Via (64.346mm,58.733mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.166mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad J3-2(64.996mm,60.245mm) on Top Layer And Pad J3-3(65.646mm,60.245mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad J3-3(65.646mm,60.245mm) on Top Layer And Pad J3-4(66.296mm,60.245mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.254mm) Between Pad J3-4(66.296mm,60.245mm) on Top Layer And Pad J3-5(66.916mm,60.245mm) on Top Layer [Top Solder] Mask Sliver [0.163mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Pad J3-5(69.596mm,57.277mm) on Top Layer And Via (71.12mm,55.88mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad R8-2(103.124mm,83.566mm) on Top Layer And Pad SW2-1(102.306mm,82.042mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad RN2-1(76.708mm,86.487mm) on Top Layer And Via (75.908mm,87.592mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad RN2-2(75.908mm,86.487mm) on Top Layer And Via (75.908mm,87.592mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad RN2-3(75.108mm,86.487mm) on Top Layer And Via (75.908mm,87.592mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-1(92.572mm,77.387mm) on Top Layer And Pad U1-2(92.572mm,77.887mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-10(92.572mm,81.887mm) on Top Layer And Pad U1-11(92.572mm,82.387mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-10(92.572mm,81.887mm) on Top Layer And Pad U1-9(92.572mm,81.387mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-11(92.572mm,82.387mm) on Top Layer And Pad U1-12(92.572mm,82.887mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-13(91.142mm,84.317mm) on Top Layer And Pad U1-14(90.642mm,84.317mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-14(90.642mm,84.317mm) on Top Layer And Pad U1-15(90.142mm,84.317mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Pad U1-14(90.642mm,84.317mm) on Top Layer And Via (90.642mm,82.84mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-15(90.142mm,84.317mm) on Top Layer And Pad U1-16(89.642mm,84.317mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-16(89.642mm,84.317mm) on Top Layer And Pad U1-17(89.142mm,84.317mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-17(89.142mm,84.317mm) on Top Layer And Pad U1-18(88.642mm,84.317mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-18(88.642mm,84.317mm) on Top Layer And Pad U1-19(88.142mm,84.317mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-19(88.142mm,84.317mm) on Top Layer And Pad U1-20(87.642mm,84.317mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-2(92.572mm,77.887mm) on Top Layer And Pad U1-3(92.572mm,78.387mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-20(87.642mm,84.317mm) on Top Layer And Pad U1-21(87.142mm,84.317mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-21(87.142mm,84.317mm) on Top Layer And Pad U1-22(86.642mm,84.317mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-22(86.642mm,84.317mm) on Top Layer And Pad U1-23(86.142mm,84.317mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-23(86.142mm,84.317mm) on Top Layer And Pad U1-24(85.642mm,84.317mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-25(84.212mm,82.887mm) on Top Layer And Pad U1-26(84.212mm,82.387mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-26(84.212mm,82.387mm) on Top Layer And Pad U1-27(84.212mm,81.887mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-27(84.212mm,81.887mm) on Top Layer And Pad U1-28(84.212mm,81.387mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-28(84.212mm,81.387mm) on Top Layer And Pad U1-29(84.212mm,80.887mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-29(84.212mm,80.887mm) on Top Layer And Pad U1-30(84.212mm,80.387mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-3(92.572mm,78.387mm) on Top Layer And Pad U1-4(92.572mm,78.887mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-30(84.212mm,80.387mm) on Top Layer And Pad U1-31(84.212mm,79.887mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-31(84.212mm,79.887mm) on Top Layer And Pad U1-32(84.212mm,79.387mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-32(84.212mm,79.387mm) on Top Layer And Pad U1-33(84.212mm,78.887mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-33(84.212mm,78.887mm) on Top Layer And Pad U1-34(84.212mm,78.387mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-34(84.212mm,78.387mm) on Top Layer And Pad U1-35(84.212mm,77.887mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-35(84.212mm,77.887mm) on Top Layer And Pad U1-36(84.212mm,77.387mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-37(85.642mm,75.957mm) on Top Layer And Pad U1-38(86.142mm,75.957mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-38(86.142mm,75.957mm) on Top Layer And Pad U1-39(86.642mm,75.957mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-39(86.642mm,75.957mm) on Top Layer And Pad U1-40(87.142mm,75.957mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-4(92.572mm,78.887mm) on Top Layer And Pad U1-5(92.572mm,79.387mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-40(87.142mm,75.957mm) on Top Layer And Pad U1-41(87.642mm,75.957mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-41(87.642mm,75.957mm) on Top Layer And Pad U1-42(88.142mm,75.957mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-42(88.142mm,75.957mm) on Top Layer And Pad U1-43(88.642mm,75.957mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-43(88.642mm,75.957mm) on Top Layer And Pad U1-44(89.142mm,75.957mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-44(89.142mm,75.957mm) on Top Layer And Pad U1-45(89.642mm,75.957mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-45(89.642mm,75.957mm) on Top Layer And Pad U1-46(90.142mm,75.957mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-46(90.142mm,75.957mm) on Top Layer And Pad U1-47(90.642mm,75.957mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-47(90.642mm,75.957mm) on Top Layer And Pad U1-48(91.142mm,75.957mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-5(92.572mm,79.387mm) on Top Layer And Pad U1-6(92.572mm,79.887mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-6(92.572mm,79.887mm) on Top Layer And Pad U1-7(92.572mm,80.387mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-7(92.572mm,80.387mm) on Top Layer And Pad U1-8(92.572mm,80.887mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-8(92.572mm,80.887mm) on Top Layer And Pad U1-9(92.572mm,81.387mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U4-1(61.958mm,71.501mm) on Top Layer And Via (61.468mm,72.39mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad X1-2(97.917mm,74.676mm) on Top Layer And Via (96.52mm,76.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Via (111.633mm,56.769mm) from Top Layer to Bottom Layer And Via (111.76mm,55.88mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (85.848mm,74.045mm) from Top Layer to Bottom Layer And Via (86.61mm,74.045mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm] / [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Via (85.848mm,79.887mm) from Top Layer to Bottom Layer And Via (86.61mm,80.387mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
Rule Violations :85

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (101.346mm,87.757mm) on Top Overlay And Pad C12-1(101.727mm,88.138mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (101.346mm,88.519mm) on Top Overlay And Pad C12-1(101.727mm,88.138mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (101.346mm,94.742mm) on Top Overlay And Pad C13-1(101.727mm,95.123mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (101.346mm,95.504mm) on Top Overlay And Pad C13-1(101.727mm,95.123mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (101.346mm,98.425mm) on Top Overlay And Pad C15-1(101.727mm,98.806mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (101.346mm,99.187mm) on Top Overlay And Pad C15-1(101.727mm,98.806mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (102.108mm,64.008mm) on Top Overlay And Pad C2-1(101.727mm,64.389mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (102.108mm,64.77mm) on Top Overlay And Pad C2-1(101.727mm,64.389mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (102.108mm,67.818mm) on Top Overlay And Pad C7-1(101.727mm,68.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (102.108mm,68.58mm) on Top Overlay And Pad C7-1(101.727mm,68.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (102.743mm,72.39mm) on Top Overlay And Pad C9-1(103.124mm,72.771mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (102.743mm,73.152mm) on Top Overlay And Pad C9-1(103.124mm,72.771mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (102.743mm,76.073mm) on Top Overlay And Pad C10-1(103.124mm,76.454mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (102.743mm,76.835mm) on Top Overlay And Pad C10-1(103.124mm,76.454mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (102.743mm,79.756mm) on Top Overlay And Pad C8-2(103.124mm,80.137mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (102.743mm,80.518mm) on Top Overlay And Pad C8-2(103.124mm,80.137mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (104.267mm,64.008mm) on Top Overlay And Pad C6-2(104.648mm,64.389mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (104.267mm,64.77mm) on Top Overlay And Pad C6-2(104.648mm,64.389mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (104.648mm,87.757mm) on Top Overlay And Pad C12-2(104.267mm,88.138mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (104.648mm,88.519mm) on Top Overlay And Pad C12-2(104.267mm,88.138mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (104.648mm,94.742mm) on Top Overlay And Pad C13-2(104.267mm,95.123mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (104.648mm,95.504mm) on Top Overlay And Pad C13-2(104.267mm,95.123mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (104.648mm,98.425mm) on Top Overlay And Pad C15-2(104.267mm,98.806mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (104.648mm,99.187mm) on Top Overlay And Pad C15-2(104.267mm,98.806mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (106.045mm,72.39mm) on Top Overlay And Pad C9-2(105.664mm,72.771mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (106.045mm,73.152mm) on Top Overlay And Pad C9-2(105.664mm,72.771mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (106.045mm,76.073mm) on Top Overlay And Pad C10-2(105.664mm,76.454mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (106.045mm,76.835mm) on Top Overlay And Pad C10-2(105.664mm,76.454mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (106.045mm,79.756mm) on Top Overlay And Pad C8-1(105.664mm,80.137mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (106.045mm,80.518mm) on Top Overlay And Pad C8-1(105.664mm,80.137mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (106.426mm,87.757mm) on Top Overlay And Pad C11-1(106.807mm,88.138mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (106.426mm,88.519mm) on Top Overlay And Pad C11-1(106.807mm,88.138mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (107.569mm,64.008mm) on Top Overlay And Pad C6-1(107.188mm,64.389mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (107.569mm,64.77mm) on Top Overlay And Pad C6-1(107.188mm,64.389mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (109.728mm,87.757mm) on Top Overlay And Pad C11-2(109.347mm,88.138mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (109.728mm,88.519mm) on Top Overlay And Pad C11-2(109.347mm,88.138mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (57.328mm,67.97mm) on Top Overlay And Pad C18-2(57.709mm,68.351mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (57.328mm,71.272mm) on Top Overlay And Pad C18-1(57.709mm,70.891mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (58.09mm,67.97mm) on Top Overlay And Pad C18-2(57.709mm,68.351mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (58.09mm,71.272mm) on Top Overlay And Pad C18-1(57.709mm,70.891mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Arc (67.781mm,57.273mm) on Top Overlay And Pad J3-5(69.596mm,57.277mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (71.755mm,67.31mm) on Top Overlay And Pad C17-1(72.136mm,67.691mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (71.755mm,70.612mm) on Top Overlay And Pad C17-2(72.136mm,70.231mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (72.517mm,67.31mm) on Top Overlay And Pad C17-1(72.136mm,67.691mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (72.517mm,70.612mm) on Top Overlay And Pad C17-2(72.136mm,70.231mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Arc (74.397mm,91.44mm) on Top Overlay And Pad DS1-3(74.676mm,89.916mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Arc (82.525mm,91.44mm) on Top Overlay And Pad DS1-6(82.296mm,89.916mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (87.376mm,59.817mm) on Top Overlay And Pad C5-2(87.757mm,60.198mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (87.376mm,60.579mm) on Top Overlay And Pad C5-2(87.757mm,60.198mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (90.678mm,59.817mm) on Top Overlay And Pad C5-1(90.297mm,60.198mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (90.678mm,60.579mm) on Top Overlay And Pad C5-1(90.297mm,60.198mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Arc (91.567mm,55.753mm) on Top Overlay And Pad C3-1(90.754mm,56.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Arc (91.567mm,57.277mm) on Top Overlay And Pad C3-1(90.754mm,56.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (92.075mm,87.503mm) on Top Overlay And Pad C16-2(92.456mm,87.884mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (92.075mm,88.265mm) on Top Overlay And Pad C16-2(92.456mm,87.884mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (93.599mm,64.008mm) on Top Overlay And Pad C1-1(93.98mm,64.389mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (93.599mm,64.77mm) on Top Overlay And Pad C1-1(93.98mm,64.389mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (93.599mm,67.818mm) on Top Overlay And Pad C4-2(93.98mm,68.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (93.599mm,68.58mm) on Top Overlay And Pad C4-2(93.98mm,68.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (95.377mm,87.503mm) on Top Overlay And Pad C16-1(94.996mm,87.884mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (95.377mm,88.265mm) on Top Overlay And Pad C16-1(94.996mm,87.884mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (96.901mm,64.008mm) on Top Overlay And Pad C1-2(96.52mm,64.389mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (96.901mm,64.77mm) on Top Overlay And Pad C1-2(96.52mm,64.389mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (96.901mm,67.818mm) on Top Overlay And Pad C4-1(96.52mm,68.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (96.901mm,68.58mm) on Top Overlay And Pad C4-1(96.52mm,68.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (98.806mm,64.008mm) on Top Overlay And Pad C2-2(99.187mm,64.389mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (98.806mm,64.77mm) on Top Overlay And Pad C2-2(99.187mm,64.389mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (98.806mm,67.818mm) on Top Overlay And Pad C7-2(99.187mm,68.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (98.806mm,68.58mm) on Top Overlay And Pad C7-2(99.187mm,68.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C10-1(103.124mm,76.454mm) on Top Layer And Track (102.235mm,76.073mm)(102.235mm,76.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C10-1(103.124mm,76.454mm) on Top Layer And Track (102.743mm,75.565mm)(106.045mm,75.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C10-1(103.124mm,76.454mm) on Top Layer And Track (102.743mm,77.343mm)(106.045mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C10-2(105.664mm,76.454mm) on Top Layer And Track (102.743mm,75.565mm)(106.045mm,75.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C10-2(105.664mm,76.454mm) on Top Layer And Track (102.743mm,77.343mm)(106.045mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C10-2(105.664mm,76.454mm) on Top Layer And Track (106.553mm,76.073mm)(106.553mm,76.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C10-2(105.664mm,76.454mm) on Top Layer And Track (106.553mm,76.454mm)(106.553mm,76.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C1-1(93.98mm,64.389mm) on Top Layer And Track (93.091mm,64.008mm)(93.091mm,64.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C1-1(93.98mm,64.389mm) on Top Layer And Track (93.599mm,63.5mm)(96.901mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C1-1(93.98mm,64.389mm) on Top Layer And Track (93.599mm,65.278mm)(96.901mm,65.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C11-1(106.807mm,88.138mm) on Top Layer And Track (105.918mm,87.757mm)(105.918mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C11-1(106.807mm,88.138mm) on Top Layer And Track (106.426mm,87.249mm)(109.728mm,87.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C11-1(106.807mm,88.138mm) on Top Layer And Track (106.426mm,89.027mm)(109.728mm,89.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C11-2(109.347mm,88.138mm) on Top Layer And Track (106.426mm,87.249mm)(109.728mm,87.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C11-2(109.347mm,88.138mm) on Top Layer And Track (106.426mm,89.027mm)(109.728mm,89.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C11-2(109.347mm,88.138mm) on Top Layer And Track (110.236mm,87.757mm)(110.236mm,88.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C11-2(109.347mm,88.138mm) on Top Layer And Track (110.236mm,88.138mm)(110.236mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C1-2(96.52mm,64.389mm) on Top Layer And Track (93.599mm,63.5mm)(96.901mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C1-2(96.52mm,64.389mm) on Top Layer And Track (93.599mm,65.278mm)(96.901mm,65.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C1-2(96.52mm,64.389mm) on Top Layer And Track (97.409mm,64.008mm)(97.409mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C1-2(96.52mm,64.389mm) on Top Layer And Track (97.409mm,64.389mm)(97.409mm,64.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C12-1(101.727mm,88.138mm) on Top Layer And Track (100.838mm,87.757mm)(100.838mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C12-1(101.727mm,88.138mm) on Top Layer And Track (101.346mm,87.249mm)(104.648mm,87.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C12-1(101.727mm,88.138mm) on Top Layer And Track (101.346mm,89.027mm)(104.648mm,89.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C12-2(104.267mm,88.138mm) on Top Layer And Track (101.346mm,87.249mm)(104.648mm,87.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C12-2(104.267mm,88.138mm) on Top Layer And Track (101.346mm,89.027mm)(104.648mm,89.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C12-2(104.267mm,88.138mm) on Top Layer And Track (105.156mm,87.757mm)(105.156mm,88.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C12-2(104.267mm,88.138mm) on Top Layer And Track (105.156mm,88.138mm)(105.156mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C13-1(101.727mm,95.123mm) on Top Layer And Track (100.838mm,94.742mm)(100.838mm,95.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C13-1(101.727mm,95.123mm) on Top Layer And Track (101.346mm,94.234mm)(104.648mm,94.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C13-1(101.727mm,95.123mm) on Top Layer And Track (101.346mm,96.012mm)(104.648mm,96.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C13-2(104.267mm,95.123mm) on Top Layer And Track (101.346mm,94.234mm)(104.648mm,94.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C13-2(104.267mm,95.123mm) on Top Layer And Track (101.346mm,96.012mm)(104.648mm,96.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C13-2(104.267mm,95.123mm) on Top Layer And Track (105.156mm,94.742mm)(105.156mm,95.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C13-2(104.267mm,95.123mm) on Top Layer And Track (105.156mm,95.123mm)(105.156mm,95.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C15-1(101.727mm,98.806mm) on Top Layer And Track (100.838mm,98.425mm)(100.838mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C15-1(101.727mm,98.806mm) on Top Layer And Track (101.346mm,97.917mm)(104.648mm,97.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C15-1(101.727mm,98.806mm) on Top Layer And Track (101.346mm,99.695mm)(104.648mm,99.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C15-2(104.267mm,98.806mm) on Top Layer And Track (101.346mm,97.917mm)(104.648mm,97.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C15-2(104.267mm,98.806mm) on Top Layer And Track (101.346mm,99.695mm)(104.648mm,99.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C15-2(104.267mm,98.806mm) on Top Layer And Track (105.156mm,98.425mm)(105.156mm,98.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C15-2(104.267mm,98.806mm) on Top Layer And Track (105.156mm,98.806mm)(105.156mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C16-1(94.996mm,87.884mm) on Top Layer And Track (92.075mm,86.995mm)(95.377mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C16-1(94.996mm,87.884mm) on Top Layer And Track (92.075mm,88.773mm)(95.377mm,88.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C16-1(94.996mm,87.884mm) on Top Layer And Track (95.885mm,87.503mm)(95.885mm,88.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C16-2(92.456mm,87.884mm) on Top Layer And Track (91.567mm,86.106mm)(91.567mm,102.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C16-2(92.456mm,87.884mm) on Top Layer And Track (91.567mm,87.503mm)(91.567mm,87.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C16-2(92.456mm,87.884mm) on Top Layer And Track (91.567mm,87.884mm)(91.567mm,88.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C16-2(92.456mm,87.884mm) on Top Layer And Track (92.075mm,86.995mm)(95.377mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C16-2(92.456mm,87.884mm) on Top Layer And Track (92.075mm,88.773mm)(95.377mm,88.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C17-1(72.136mm,67.691mm) on Top Layer And Track (71.247mm,67.31mm)(71.247mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C17-1(72.136mm,67.691mm) on Top Layer And Track (71.755mm,66.802mm)(72.517mm,66.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C17-1(72.136mm,67.691mm) on Top Layer And Track (73.025mm,67.31mm)(73.025mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C17-2(72.136mm,70.231mm) on Top Layer And Track (71.247mm,67.31mm)(71.247mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C17-2(72.136mm,70.231mm) on Top Layer And Track (71.755mm,71.12mm)(72.136mm,71.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C17-2(72.136mm,70.231mm) on Top Layer And Track (72.136mm,71.12mm)(72.517mm,71.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C17-2(72.136mm,70.231mm) on Top Layer And Track (73.025mm,67.31mm)(73.025mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C18-1(57.709mm,70.891mm) on Top Layer And Track (56.82mm,67.97mm)(56.82mm,71.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C18-1(57.709mm,70.891mm) on Top Layer And Track (57.328mm,71.78mm)(58.09mm,71.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C18-1(57.709mm,70.891mm) on Top Layer And Track (58.598mm,67.97mm)(58.598mm,71.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C18-2(57.709mm,68.351mm) on Top Layer And Track (56.82mm,67.97mm)(56.82mm,71.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C18-2(57.709mm,68.351mm) on Top Layer And Track (57.328mm,67.462mm)(57.709mm,67.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C18-2(57.709mm,68.351mm) on Top Layer And Track (57.709mm,67.462mm)(58.09mm,67.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C18-2(57.709mm,68.351mm) on Top Layer And Track (58.598mm,67.97mm)(58.598mm,71.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C2-1(101.727mm,64.389mm) on Top Layer And Track (102.616mm,64.008mm)(102.616mm,64.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C2-1(101.727mm,64.389mm) on Top Layer And Track (98.806mm,63.5mm)(102.108mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C2-1(101.727mm,64.389mm) on Top Layer And Track (98.806mm,65.278mm)(102.108mm,65.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C2-2(99.187mm,64.389mm) on Top Layer And Track (98.298mm,64.008mm)(98.298mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C2-2(99.187mm,64.389mm) on Top Layer And Track (98.298mm,64.389mm)(98.298mm,64.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C2-2(99.187mm,64.389mm) on Top Layer And Track (98.806mm,63.5mm)(102.108mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C2-2(99.187mm,64.389mm) on Top Layer And Track (98.806mm,65.278mm)(102.108mm,65.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C3-1(90.754mm,56.515mm) on Top Layer And Track (86.741mm,55.499mm)(91.567mm,55.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C3-1(90.754mm,56.515mm) on Top Layer And Track (86.741mm,57.531mm)(91.567mm,57.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C3-1(90.754mm,56.515mm) on Top Layer And Track (91.821mm,55.753mm)(91.821mm,57.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C3-2(87.554mm,56.515mm) on Top Layer And Track (86.487mm,55.753mm)(86.487mm,57.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad C3-2(87.554mm,56.515mm) on Top Layer And Track (86.741mm,55.499mm)(91.567mm,55.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad C3-2(87.554mm,56.515mm) on Top Layer And Track (86.741mm,57.531mm)(91.567mm,57.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C4-1(96.52mm,68.199mm) on Top Layer And Track (93.599mm,67.31mm)(96.901mm,67.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C4-1(96.52mm,68.199mm) on Top Layer And Track (93.599mm,69.088mm)(96.901mm,69.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C4-1(96.52mm,68.199mm) on Top Layer And Track (97.409mm,67.818mm)(97.409mm,68.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C4-2(93.98mm,68.199mm) on Top Layer And Track (93.091mm,67.818mm)(93.091mm,68.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C4-2(93.98mm,68.199mm) on Top Layer And Track (93.091mm,68.199mm)(93.091mm,68.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C4-2(93.98mm,68.199mm) on Top Layer And Track (93.599mm,67.31mm)(96.901mm,67.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C4-2(93.98mm,68.199mm) on Top Layer And Track (93.599mm,69.088mm)(96.901mm,69.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C5-1(90.297mm,60.198mm) on Top Layer And Track (87.376mm,59.309mm)(90.678mm,59.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C5-1(90.297mm,60.198mm) on Top Layer And Track (87.376mm,61.087mm)(90.678mm,61.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C5-1(90.297mm,60.198mm) on Top Layer And Track (91.186mm,59.817mm)(91.186mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C5-2(87.757mm,60.198mm) on Top Layer And Track (86.868mm,59.817mm)(86.868mm,60.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C5-2(87.757mm,60.198mm) on Top Layer And Track (86.868mm,60.198mm)(86.868mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C5-2(87.757mm,60.198mm) on Top Layer And Track (87.376mm,59.309mm)(90.678mm,59.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C5-2(87.757mm,60.198mm) on Top Layer And Track (87.376mm,61.087mm)(90.678mm,61.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C6-1(107.188mm,64.389mm) on Top Layer And Track (104.267mm,63.5mm)(107.569mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C6-1(107.188mm,64.389mm) on Top Layer And Track (104.267mm,65.278mm)(107.569mm,65.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C6-1(107.188mm,64.389mm) on Top Layer And Track (108.077mm,64.008mm)(108.077mm,64.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C6-2(104.648mm,64.389mm) on Top Layer And Track (103.759mm,64.008mm)(103.759mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C6-2(104.648mm,64.389mm) on Top Layer And Track (103.759mm,64.389mm)(103.759mm,64.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C6-2(104.648mm,64.389mm) on Top Layer And Track (104.267mm,63.5mm)(107.569mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C6-2(104.648mm,64.389mm) on Top Layer And Track (104.267mm,65.278mm)(107.569mm,65.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C7-1(101.727mm,68.199mm) on Top Layer And Track (102.616mm,67.818mm)(102.616mm,68.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C7-1(101.727mm,68.199mm) on Top Layer And Track (98.806mm,67.31mm)(102.108mm,67.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C7-1(101.727mm,68.199mm) on Top Layer And Track (98.806mm,69.088mm)(102.108mm,69.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C7-2(99.187mm,68.199mm) on Top Layer And Track (98.298mm,67.818mm)(98.298mm,68.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C7-2(99.187mm,68.199mm) on Top Layer And Track (98.298mm,68.199mm)(98.298mm,68.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C7-2(99.187mm,68.199mm) on Top Layer And Track (98.806mm,67.31mm)(102.108mm,67.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C7-2(99.187mm,68.199mm) on Top Layer And Track (98.806mm,69.088mm)(102.108mm,69.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C8-1(105.664mm,80.137mm) on Top Layer And Track (102.743mm,79.248mm)(106.045mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C8-1(105.664mm,80.137mm) on Top Layer And Track (102.743mm,81.026mm)(106.045mm,81.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C8-1(105.664mm,80.137mm) on Top Layer And Track (106.553mm,79.756mm)(106.553mm,80.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C8-2(103.124mm,80.137mm) on Top Layer And Track (102.235mm,79.756mm)(102.235mm,80.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C8-2(103.124mm,80.137mm) on Top Layer And Track (102.235mm,80.137mm)(102.235mm,80.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C8-2(103.124mm,80.137mm) on Top Layer And Track (102.743mm,79.248mm)(106.045mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C8-2(103.124mm,80.137mm) on Top Layer And Track (102.743mm,81.026mm)(106.045mm,81.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C9-1(103.124mm,72.771mm) on Top Layer And Track (102.235mm,72.39mm)(102.235mm,73.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C9-1(103.124mm,72.771mm) on Top Layer And Track (102.743mm,71.882mm)(106.045mm,71.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C9-1(103.124mm,72.771mm) on Top Layer And Track (102.743mm,73.66mm)(106.045mm,73.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C9-2(105.664mm,72.771mm) on Top Layer And Track (102.743mm,71.882mm)(106.045mm,71.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C9-2(105.664mm,72.771mm) on Top Layer And Track (102.743mm,73.66mm)(106.045mm,73.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C9-2(105.664mm,72.771mm) on Top Layer And Track (106.553mm,72.39mm)(106.553mm,72.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C9-2(105.664mm,72.771mm) on Top Layer And Track (106.553mm,72.771mm)(106.553mm,73.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad DS1-11(72.136mm,100.076mm) on Multi-Layer And Track (70.358mm,98.552mm)(73.406mm,98.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad DS1-2(72.136mm,89.916mm) on Multi-Layer And Track (70.358mm,91.44mm)(73.406mm,91.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad DS1-5(79.756mm,89.916mm) on Multi-Layer And Track (78.486mm,91.44mm)(81.534mm,91.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad DS1-8(79.756mm,100.076mm) on Multi-Layer And Track (78.486mm,98.552mm)(81.534mm,98.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad Free-0(115.926mm,100.203mm) on Multi-Layer And Text "C14" (111.582mm,98.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Free-0(115.926mm,100.203mm) on Multi-Layer And Track (112.37mm,97.892mm)(118.466mm,97.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Free-0(115.926mm,100.203mm) on Multi-Layer And Track (91.567mm,102.489mm)(118.491mm,102.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Free-0(58.42mm,100.203mm) on Multi-Layer And Track (56.134mm,102.489mm)(91.567mm,102.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad Free-0(58.42mm,100.203mm) on Multi-Layer And Track (56.134mm,77.089mm)(56.134mm,102.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad Free-0(58.42mm,100.203mm) on Multi-Layer And Track (60.706mm,88.011mm)(60.706mm,101.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad Free-0(58.42mm,56.998mm) on Multi-Layer And Track (56.134mm,54.483mm)(56.134mm,77.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC1-1(90.358mm,66.524mm) on Top Layer And Track (90.933mm,64.149mm)(90.933mm,65.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC1-3(88.458mm,66.524mm) on Top Layer And Track (87.883mm,64.149mm)(87.883mm,65.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad IC1-4(88.458mm,63.524mm) on Top Layer And Text "C5" (88.138mm,61.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC1-4(88.458mm,63.524mm) on Top Layer And Track (87.883mm,64.149mm)(87.883mm,65.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad IC1-5(90.358mm,63.524mm) on Top Layer And Text "C5" (88.138mm,61.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC1-5(90.358mm,63.524mm) on Top Layer And Track (90.933mm,64.149mm)(90.933mm,65.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC3-1(111.252mm,69.421mm) on Top Layer And Track (108.195mm,70.461mm)(112.409mm,70.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC3-2(110.302mm,69.421mm) on Top Layer And Track (108.195mm,70.461mm)(112.409mm,70.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC3-3(109.352mm,69.421mm) on Top Layer And Track (108.195mm,70.461mm)(112.409mm,70.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC3-4(109.352mm,66.421mm) on Top Layer And Track (108.195mm,65.381mm)(112.409mm,65.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC3-5(110.302mm,66.421mm) on Top Layer And Track (108.195mm,65.381mm)(112.409mm,65.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC3-6(111.252mm,66.421mm) on Top Layer And Track (108.195mm,65.381mm)(112.409mm,65.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J3-5(61.696mm,57.277mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad J3-5(61.696mm,57.277mm) on Top Layer And Track (61.709mm,54.784mm)(61.709mm,56.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad J3-5(61.696mm,57.277mm) on Top Layer And Track (61.709mm,58.472mm)(61.709mm,60.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad J3-5(61.696mm,57.277mm) on Top Layer And Track (62.847mm,57.273mm)(63.547mm,56.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad J3-5(61.696mm,57.277mm) on Top Layer And Track (62.847mm,57.273mm)(63.547mm,57.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad J3-5(69.596mm,57.277mm) on Top Layer And Track (69.583mm,54.784mm)(69.583mm,56.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad J3-5(69.596mm,57.277mm) on Top Layer And Track (69.583mm,58.472mm)(69.583mm,60.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(93.98mm,60.706mm) on Top Layer And Track (93.98mm,59.817mm)(93.98mm,59.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(93.98mm,60.706mm) on Top Layer And Track (93.98mm,59.817mm)(96.266mm,59.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(93.98mm,60.706mm) on Top Layer And Track (93.98mm,61.468mm)(93.98mm,61.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(93.98mm,60.706mm) on Top Layer And Track (93.98mm,61.595mm)(96.266mm,61.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(96.266mm,60.706mm) on Top Layer And Track (93.98mm,59.817mm)(96.266mm,59.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(96.266mm,60.706mm) on Top Layer And Track (93.98mm,61.595mm)(96.266mm,61.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(96.266mm,60.706mm) on Top Layer And Track (96.266mm,59.817mm)(96.266mm,59.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(96.266mm,60.706mm) on Top Layer And Track (96.266mm,61.468mm)(96.266mm,61.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-1(93.98mm,56.642mm) on Top Layer And Track (93.98mm,55.753mm)(93.98mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-1(93.98mm,56.642mm) on Top Layer And Track (93.98mm,55.753mm)(96.266mm,55.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-1(93.98mm,56.642mm) on Top Layer And Track (93.98mm,57.404mm)(93.98mm,57.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-1(93.98mm,56.642mm) on Top Layer And Track (93.98mm,57.531mm)(96.266mm,57.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(96.266mm,56.642mm) on Top Layer And Track (93.98mm,55.753mm)(96.266mm,55.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(96.266mm,56.642mm) on Top Layer And Track (93.98mm,57.531mm)(96.266mm,57.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(96.266mm,56.642mm) on Top Layer And Track (96.266mm,55.753mm)(96.266mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(96.266mm,56.642mm) on Top Layer And Track (96.266mm,57.404mm)(96.266mm,57.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R10-1(104.013mm,91.694mm) on Top Layer And Track (101.092mm,90.856mm)(104.648mm,90.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R10-1(104.013mm,91.694mm) on Top Layer And Track (101.092mm,92.558mm)(104.648mm,92.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-1(104.013mm,91.694mm) on Top Layer And Track (102.438mm,91.059mm)(103.302mm,91.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R10-1(104.013mm,91.694mm) on Top Layer And Track (102.438mm,92.329mm)(103.302mm,92.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R10-1(104.013mm,91.694mm) on Top Layer And Track (104.648mm,90.856mm)(104.648mm,92.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R10-2(101.727mm,91.694mm) on Top Layer And Track (101.092mm,90.856mm)(101.092mm,92.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R10-2(101.727mm,91.694mm) on Top Layer And Track (101.092mm,90.856mm)(104.648mm,90.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R10-2(101.727mm,91.694mm) on Top Layer And Track (101.092mm,92.558mm)(104.648mm,92.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-2(101.727mm,91.694mm) on Top Layer And Track (102.438mm,91.059mm)(103.302mm,91.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-2(101.727mm,91.694mm) on Top Layer And Track (102.438mm,92.329mm)(103.302mm,92.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R1-1(88.392mm,68.961mm) on Top Layer And Track (87.757mm,68.097mm)(87.757mm,69.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R1-1(88.392mm,68.961mm) on Top Layer And Track (87.757mm,68.097mm)(91.313mm,68.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R1-1(88.392mm,68.961mm) on Top Layer And Track (87.757mm,69.799mm)(91.313mm,69.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R1-1(88.392mm,68.961mm) on Top Layer And Track (89.103mm,68.326mm)(89.967mm,68.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R1-1(88.392mm,68.961mm) on Top Layer And Track (89.103mm,69.596mm)(89.967mm,69.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R11-1(109.093mm,95.123mm) on Top Layer And Track (106.172mm,94.285mm)(109.728mm,94.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R11-1(109.093mm,95.123mm) on Top Layer And Track (106.172mm,95.987mm)(109.728mm,95.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-1(109.093mm,95.123mm) on Top Layer And Track (107.518mm,94.488mm)(108.382mm,94.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R11-1(109.093mm,95.123mm) on Top Layer And Track (107.518mm,95.758mm)(108.382mm,95.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R11-1(109.093mm,95.123mm) on Top Layer And Track (109.728mm,94.285mm)(109.728mm,95.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R11-2(106.807mm,95.123mm) on Top Layer And Track (106.172mm,94.285mm)(106.172mm,95.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R11-2(106.807mm,95.123mm) on Top Layer And Track (106.172mm,94.285mm)(109.728mm,94.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R11-2(106.807mm,95.123mm) on Top Layer And Track (106.172mm,95.987mm)(109.728mm,95.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-2(106.807mm,95.123mm) on Top Layer And Track (107.518mm,94.488mm)(108.382mm,94.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-2(106.807mm,95.123mm) on Top Layer And Track (107.518mm,95.758mm)(108.382mm,95.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R1-2(90.678mm,68.961mm) on Top Layer And Track (87.757mm,68.097mm)(91.313mm,68.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R1-2(90.678mm,68.961mm) on Top Layer And Track (87.757mm,69.799mm)(91.313mm,69.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R1-2(90.678mm,68.961mm) on Top Layer And Track (89.103mm,68.326mm)(89.967mm,68.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R1-2(90.678mm,68.961mm) on Top Layer And Track (89.103mm,69.596mm)(89.967mm,69.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R1-2(90.678mm,68.961mm) on Top Layer And Track (91.313mm,68.097mm)(91.313mm,69.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R12-1(109.093mm,98.933mm) on Top Layer And Track (106.172mm,98.095mm)(109.728mm,98.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R12-1(109.093mm,98.933mm) on Top Layer And Track (106.172mm,99.797mm)(109.728mm,99.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-1(109.093mm,98.933mm) on Top Layer And Track (107.518mm,98.298mm)(108.382mm,98.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R12-1(109.093mm,98.933mm) on Top Layer And Track (107.518mm,99.568mm)(108.382mm,99.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R12-1(109.093mm,98.933mm) on Top Layer And Track (109.728mm,98.095mm)(109.728mm,99.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R12-2(106.807mm,98.933mm) on Top Layer And Track (106.172mm,98.095mm)(106.172mm,99.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R12-2(106.807mm,98.933mm) on Top Layer And Track (106.172mm,98.095mm)(109.728mm,98.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R12-2(106.807mm,98.933mm) on Top Layer And Track (106.172mm,99.797mm)(109.728mm,99.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-2(106.807mm,98.933mm) on Top Layer And Track (107.518mm,98.298mm)(108.382mm,98.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-2(106.807mm,98.933mm) on Top Layer And Track (107.518mm,99.568mm)(108.382mm,99.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R2-1(101.473mm,56.655mm) on Top Layer And Track (102.108mm,55.816mm)(102.108mm,57.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R2-1(101.473mm,56.655mm) on Top Layer And Track (98.552mm,55.816mm)(102.108mm,55.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R2-1(101.473mm,56.655mm) on Top Layer And Track (98.552mm,57.518mm)(102.108mm,57.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-1(101.473mm,56.655mm) on Top Layer And Track (99.898mm,56.02mm)(100.762mm,56.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R2-1(101.473mm,56.655mm) on Top Layer And Track (99.898mm,57.29mm)(100.762mm,57.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R2-2(99.187mm,56.655mm) on Top Layer And Track (98.552mm,55.816mm)(102.108mm,55.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R2-2(99.187mm,56.655mm) on Top Layer And Track (98.552mm,55.816mm)(98.552mm,57.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R2-2(99.187mm,56.655mm) on Top Layer And Track (98.552mm,57.518mm)(102.108mm,57.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-2(99.187mm,56.655mm) on Top Layer And Track (99.898mm,56.02mm)(100.762mm,56.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-2(99.187mm,56.655mm) on Top Layer And Track (99.898mm,57.29mm)(100.762mm,57.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R3-1(101.473mm,60.668mm) on Top Layer And Track (102.108mm,59.83mm)(102.108mm,61.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R3-1(101.473mm,60.668mm) on Top Layer And Track (98.552mm,59.83mm)(102.108mm,59.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R3-1(101.473mm,60.668mm) on Top Layer And Track (98.552mm,61.532mm)(102.108mm,61.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R3-1(101.473mm,60.668mm) on Top Layer And Track (99.898mm,60.033mm)(100.762mm,60.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R3-1(101.473mm,60.668mm) on Top Layer And Track (99.898mm,61.303mm)(100.762mm,61.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R3-2(99.187mm,60.668mm) on Top Layer And Track (98.552mm,59.83mm)(102.108mm,59.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R3-2(99.187mm,60.668mm) on Top Layer And Track (98.552mm,59.83mm)(98.552mm,61.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R3-2(99.187mm,60.668mm) on Top Layer And Track (98.552mm,61.532mm)(102.108mm,61.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R3-2(99.187mm,60.668mm) on Top Layer And Track (99.898mm,60.033mm)(100.762mm,60.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R3-2(99.187mm,60.668mm) on Top Layer And Track (99.898mm,61.303mm)(100.762mm,61.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R4-1(116.434mm,60.173mm) on Top Layer And Track (113.513mm,59.334mm)(117.069mm,59.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R4-1(116.434mm,60.173mm) on Top Layer And Track (113.513mm,61.036mm)(117.069mm,61.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-1(116.434mm,60.173mm) on Top Layer And Track (114.859mm,59.538mm)(115.722mm,59.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R4-1(116.434mm,60.173mm) on Top Layer And Track (114.859mm,60.808mm)(115.722mm,60.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R4-1(116.434mm,60.173mm) on Top Layer And Track (117.069mm,59.334mm)(117.069mm,61.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R4-2(114.148mm,60.173mm) on Top Layer And Track (113.513mm,59.334mm)(113.513mm,61.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R4-2(114.148mm,60.173mm) on Top Layer And Track (113.513mm,59.334mm)(117.069mm,59.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R4-2(114.148mm,60.173mm) on Top Layer And Track (113.513mm,61.036mm)(117.069mm,61.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-2(114.148mm,60.173mm) on Top Layer And Track (114.859mm,59.538mm)(115.722mm,59.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-2(114.148mm,60.173mm) on Top Layer And Track (114.859mm,60.808mm)(115.722mm,60.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R5-1(106.934mm,68.199mm) on Top Layer And Track (104.013mm,67.361mm)(107.569mm,67.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R5-1(106.934mm,68.199mm) on Top Layer And Track (104.013mm,69.063mm)(107.569mm,69.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-1(106.934mm,68.199mm) on Top Layer And Track (105.359mm,67.564mm)(106.223mm,67.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R5-1(106.934mm,68.199mm) on Top Layer And Track (105.359mm,68.834mm)(106.223mm,68.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R5-1(106.934mm,68.199mm) on Top Layer And Track (107.569mm,67.361mm)(107.569mm,69.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R5-2(104.648mm,68.199mm) on Top Layer And Track (104.013mm,67.361mm)(104.013mm,69.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R5-2(104.648mm,68.199mm) on Top Layer And Track (104.013mm,67.361mm)(107.569mm,67.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R5-2(104.648mm,68.199mm) on Top Layer And Track (104.013mm,69.063mm)(107.569mm,69.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-2(104.648mm,68.199mm) on Top Layer And Track (105.359mm,67.564mm)(106.223mm,67.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-2(104.648mm,68.199mm) on Top Layer And Track (105.359mm,68.834mm)(106.223mm,68.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R6-1(114.148mm,71.476mm) on Top Layer And Text "R6" (111.608mm,70.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R6-1(114.148mm,71.476mm) on Top Layer And Track (113.513mm,70.612mm)(113.513mm,72.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R6-1(114.148mm,71.476mm) on Top Layer And Track (113.513mm,70.612mm)(117.069mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R6-1(114.148mm,71.476mm) on Top Layer And Track (113.513mm,72.314mm)(117.069mm,72.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-1(114.148mm,71.476mm) on Top Layer And Track (114.859mm,70.841mm)(115.722mm,70.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-1(114.148mm,71.476mm) on Top Layer And Track (114.859mm,72.111mm)(115.722mm,72.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R6-2(116.434mm,71.476mm) on Top Layer And Track (113.513mm,70.612mm)(117.069mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R6-2(116.434mm,71.476mm) on Top Layer And Track (113.513mm,72.314mm)(117.069mm,72.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-2(116.434mm,71.476mm) on Top Layer And Track (114.859mm,70.841mm)(115.722mm,70.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R6-2(116.434mm,71.476mm) on Top Layer And Track (114.859mm,72.111mm)(115.722mm,72.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R6-2(116.434mm,71.476mm) on Top Layer And Track (117.069mm,70.612mm)(117.069mm,72.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R7-1(92.583mm,72.517mm) on Top Layer And Track (89.662mm,71.679mm)(93.218mm,71.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R7-1(92.583mm,72.517mm) on Top Layer And Track (89.662mm,73.381mm)(93.218mm,73.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-1(92.583mm,72.517mm) on Top Layer And Track (91.008mm,71.882mm)(91.872mm,71.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R7-1(92.583mm,72.517mm) on Top Layer And Track (91.008mm,73.152mm)(91.872mm,73.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R7-1(92.583mm,72.517mm) on Top Layer And Track (93.218mm,71.679mm)(93.218mm,73.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R7-2(90.297mm,72.517mm) on Top Layer And Track (89.662mm,71.679mm)(89.662mm,73.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R7-2(90.297mm,72.517mm) on Top Layer And Track (89.662mm,71.679mm)(93.218mm,71.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R7-2(90.297mm,72.517mm) on Top Layer And Track (89.662mm,73.381mm)(93.218mm,73.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-2(90.297mm,72.517mm) on Top Layer And Track (91.008mm,71.882mm)(91.872mm,71.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-2(90.297mm,72.517mm) on Top Layer And Track (91.008mm,73.152mm)(91.872mm,73.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R8-1(105.41mm,83.566mm) on Top Layer And Track (102.489mm,82.728mm)(106.045mm,82.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R8-1(105.41mm,83.566mm) on Top Layer And Track (102.489mm,84.43mm)(106.045mm,84.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-1(105.41mm,83.566mm) on Top Layer And Track (103.835mm,82.931mm)(104.699mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R8-1(105.41mm,83.566mm) on Top Layer And Track (103.835mm,84.201mm)(104.699mm,84.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R8-1(105.41mm,83.566mm) on Top Layer And Track (106.045mm,82.728mm)(106.045mm,84.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R8-2(103.124mm,83.566mm) on Top Layer And Track (102.489mm,82.728mm)(102.489mm,84.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R8-2(103.124mm,83.566mm) on Top Layer And Track (102.489mm,82.728mm)(106.045mm,82.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R8-2(103.124mm,83.566mm) on Top Layer And Track (102.489mm,84.43mm)(106.045mm,84.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-2(103.124mm,83.566mm) on Top Layer And Track (103.835mm,82.931mm)(104.699mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-2(103.124mm,83.566mm) on Top Layer And Track (103.835mm,84.201mm)(104.699mm,84.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R9-1(109.093mm,91.694mm) on Top Layer And Track (106.172mm,90.856mm)(109.728mm,90.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R9-1(109.093mm,91.694mm) on Top Layer And Track (106.172mm,92.558mm)(109.728mm,92.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-1(109.093mm,91.694mm) on Top Layer And Track (107.518mm,91.059mm)(108.382mm,91.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R9-1(109.093mm,91.694mm) on Top Layer And Track (107.518mm,92.329mm)(108.382mm,92.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R9-1(109.093mm,91.694mm) on Top Layer And Track (109.728mm,90.856mm)(109.728mm,92.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R9-2(106.807mm,91.694mm) on Top Layer And Track (106.172mm,90.856mm)(106.172mm,92.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R9-2(106.807mm,91.694mm) on Top Layer And Track (106.172mm,90.856mm)(109.728mm,90.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R9-2(106.807mm,91.694mm) on Top Layer And Track (106.172mm,92.558mm)(109.728mm,92.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-2(106.807mm,91.694mm) on Top Layer And Track (107.518mm,91.059mm)(108.382mm,91.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-2(106.807mm,91.694mm) on Top Layer And Track (107.518mm,92.329mm)(108.382mm,92.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad SW1-(75.692mm,62.382mm) on Multi-Layer And Track (74.422mm,56.032mm)(74.422mm,68.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad SW1-(75.692mm,62.382mm) on Multi-Layer And Track (74.447mm,54.483mm)(74.447mm,74.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad SW1-(84.582mm,62.382mm) on Multi-Layer And Track (85.852mm,56.032mm)(85.852mm,68.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW1-1(82.677mm,68.732mm) on Multi-Layer And Track (74.422mm,68.732mm)(85.852mm,68.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW1-2(77.597mm,68.732mm) on Multi-Layer And Track (74.422mm,68.732mm)(85.852mm,68.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW1-3(77.597mm,56.032mm) on Multi-Layer And Track (74.422mm,56.032mm)(85.852mm,56.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW1-4(82.677mm,56.007mm) on Multi-Layer And Track (74.422mm,56.032mm)(85.852mm,56.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad SW2-1(102.306mm,82.042mm) on Top Layer And Text "C8" (103.302mm,81.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW2-1(102.306mm,82.042mm) on Top Layer And Track (101.625mm,80.188mm)(101.625mm,81.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW2-1(102.306mm,82.042mm) on Top Layer And Track (101.625mm,82.753mm)(101.625mm,83.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad SW2-1(102.306mm,82.042mm) on Top Layer And Track (102.489mm,82.728mm)(102.489mm,84.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad SW2-1(102.306mm,82.042mm) on Top Layer And Track (102.489mm,82.728mm)(106.045mm,82.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW2-2(95.306mm,82.042mm) on Top Layer And Track (95.987mm,80.188mm)(95.987mm,81.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW2-2(95.306mm,82.042mm) on Top Layer And Track (95.987mm,82.753mm)(95.987mm,83.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad T1-B(97.094mm,87.038mm) on Top Layer And Track (91.567mm,86.106mm)(106.934mm,86.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad T1-C(98.044mm,89.238mm) on Top Layer And Text "T1" (95.885mm,89.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad T1-E(98.994mm,87.038mm) on Top Layer And Track (91.567mm,86.106mm)(106.934mm,86.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad X1-1(97.917mm,78.994mm) on Top Layer And Track (95.987mm,80.188mm)(101.625mm,80.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad X1-1(97.917mm,78.994mm) on Top Layer And Track (96.317mm,79.335mm)(96.717mm,79.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad X1-1(97.917mm,78.994mm) on Top Layer And Track (97.917mm,77.47mm)(97.917mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad X1-1(97.917mm,78.994mm) on Top Layer And Track (99.117mm,79.335mm)(99.517mm,79.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad X1-2(97.917mm,74.676mm) on Top Layer And Track (96.317mm,74.335mm)(96.717mm,74.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad X1-2(97.917mm,74.676mm) on Top Layer And Track (97.917mm,75.692mm)(97.917mm,76.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad X1-2(97.917mm,74.676mm) on Top Layer And Track (99.117mm,74.335mm)(99.517mm,74.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
Rule Violations :379

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.221mm < 0.254mm) Between Arc (101.346mm,94.742mm) on Top Overlay And Text "R10" (101.727mm,92.913mm) on Top Overlay Silk Text to Silk Clearance [0.221mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Arc (104.648mm,88.519mm) on Top Overlay And Text "C12" (101.905mm,89.459mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.028mm < 0.254mm) Between Arc (109.728mm,87.757mm) on Top Overlay And Text "A-" (110.541mm,87.3mm) on Top Overlay Silk Text to Silk Clearance [0.028mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Arc (71.755mm,70.612mm) on Top Overlay And Text "C17" (71.196mm,71.577mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Arc (72.517mm,70.612mm) on Top Overlay And Text "C17" (71.196mm,71.577mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Arc (91.208mm,66.524mm) on Top Overlay And Text "IC1" (91.567mm,66.167mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Arc (93.599mm,64.77mm) on Top Overlay And Text "IC1" (91.567mm,66.167mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Arc (94.392mm,77.187mm) on Top Overlay And Text "X1" (95.885mm,76.327mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "+" (110.287mm,77.14mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C18" (56.566mm,72.288mm) on Top Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (0.028mm < 0.254mm) Between Text "A-" (110.541mm,87.3mm) on Top Overlay And Track (110.236mm,87.757mm)(110.236mm,88.138mm) on Top Overlay Silk Text to Silk Clearance [0.028mm]
   Violation between Silk To Silk Clearance Constraint: (0.073mm < 0.254mm) Between Text "A-" (110.541mm,87.3mm) on Top Overlay And Track (110.236mm,88.138mm)(110.236mm,88.519mm) on Top Overlay Silk Text to Silk Clearance [0.073mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "A-" (110.541mm,87.3mm) on Top Overlay And Track (112.37mm,80.112mm)(112.37mm,97.892mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "A+" (110.541mm,89.789mm) on Top Overlay And Track (112.37mm,80.112mm)(112.37mm,97.892mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C1" (94.158mm,65.71mm) on Top Overlay And Track (93.599mm,65.278mm)(96.901mm,65.278mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C10" (103.302mm,77.775mm) on Top Overlay And Track (102.743mm,77.343mm)(106.045mm,77.343mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "C10" (103.302mm,77.775mm) on Top Overlay And Track (102.743mm,79.248mm)(106.045mm,79.248mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.254mm) Between Text "C11" (107.061mm,89.408mm) on Top Overlay And Track (106.172mm,90.856mm)(109.728mm,90.856mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "C11" (107.061mm,89.408mm) on Top Overlay And Track (106.426mm,89.027mm)(109.728mm,89.027mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "C12" (101.905mm,89.459mm) on Top Overlay And Track (101.092mm,90.856mm)(104.648mm,90.856mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C12" (101.905mm,89.459mm) on Top Overlay And Track (101.346mm,89.027mm)(104.648mm,89.027mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "C13" (101.905mm,96.52mm) on Top Overlay And Track (101.346mm,96.012mm)(104.648mm,96.012mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.254mm) Between Text "C13" (101.905mm,96.52mm) on Top Overlay And Track (101.346mm,97.917mm)(104.648mm,97.917mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "C14" (111.582mm,98.222mm) on Top Overlay And Track (112.37mm,80.112mm)(112.37mm,97.892mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.091mm < 0.254mm) Between Text "C14" (111.582mm,98.222mm) on Top Overlay And Track (112.37mm,97.892mm)(118.466mm,97.892mm) on Top Overlay Silk Text to Silk Clearance [0.091mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C15" (101.905mm,100.127mm) on Top Overlay And Track (101.346mm,99.695mm)(104.648mm,99.695mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C16" (92.456mm,89.205mm) on Top Overlay And Track (92.075mm,88.773mm)(95.377mm,88.773mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "C16" (92.456mm,89.205mm) on Top Overlay And Track (93.678mm,90.571mm)(97.578mm,90.571mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "C17" (71.196mm,71.577mm) on Top Overlay And Track (71.755mm,71.12mm)(72.136mm,71.12mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Text "C17" (71.196mm,71.577mm) on Top Overlay And Track (72.136mm,71.12mm)(72.517mm,71.12mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "C18" (56.566mm,72.288mm) on Top Overlay And Track (56.134mm,54.483mm)(56.134mm,77.089mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "C18" (56.566mm,72.288mm) on Top Overlay And Track (57.328mm,71.78mm)(58.09mm,71.78mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.254mm) Between Text "C18" (56.566mm,72.288mm) on Top Overlay And Track (59.224mm,70.866mm)(59.224mm,72.136mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.254mm) Between Text "C18" (56.566mm,72.288mm) on Top Overlay And Track (59.224mm,72.136mm)(59.986mm,71.501mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C2" (99.365mm,65.71mm) on Top Overlay And Track (98.806mm,65.278mm)(102.108mm,65.278mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "C3" (88.341mm,58.039mm) on Top Overlay And Track (86.741mm,57.531mm)(91.567mm,57.531mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (88.341mm,58.039mm) on Top Overlay And Track (87.376mm,59.309mm)(90.678mm,59.309mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C4" (94.158mm,69.52mm) on Top Overlay And Track (93.599mm,69.088mm)(96.901mm,69.088mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "C5" (88.138mm,61.468mm) on Top Overlay And Track (87.376mm,61.087mm)(90.678mm,61.087mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C6" (104.826mm,65.71mm) on Top Overlay And Track (104.267mm,65.278mm)(107.569mm,65.278mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C7" (99.365mm,69.52mm) on Top Overlay And Track (98.806mm,69.088mm)(102.108mm,69.088mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "C8" (103.302mm,81.458mm) on Top Overlay And Track (102.489mm,82.728mm)(106.045mm,82.728mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "C8" (103.302mm,81.458mm) on Top Overlay And Track (102.743mm,81.026mm)(106.045mm,81.026mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "C9" (103.632mm,74.041mm) on Top Overlay And Track (102.743mm,73.66mm)(106.045mm,73.66mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "C9" (103.632mm,74.041mm) on Top Overlay And Track (102.743mm,75.565mm)(106.045mm,75.565mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "DS1" (60.325mm,88.138mm) on Top Overlay And Track (60.706mm,88.011mm)(60.706mm,101.981mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.163mm < 0.254mm) Between Text "DS1" (60.325mm,88.138mm) on Top Overlay And Track (60.706mm,88.011mm)(91.186mm,88.011mm) on Top Overlay Silk Text to Silk Clearance [0.163mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "E-" (110.541mm,84.684mm) on Top Overlay And Track (112.37mm,80.112mm)(112.37mm,97.892mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "E+" (110.541mm,82.169mm) on Top Overlay And Track (112.37mm,80.112mm)(112.37mm,97.892mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "IC1" (91.567mm,66.167mm) on Top Overlay And Track (93.091mm,64.008mm)(93.091mm,64.77mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "IC3" (107.569mm,70.739mm) on Top Overlay And Track (108.195mm,65.381mm)(108.195mm,70.461mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "IC3" (107.569mm,70.739mm) on Top Overlay And Track (108.195mm,70.461mm)(112.409mm,70.461mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.254mm) Between Text "IC4" (112.522mm,62.611mm) on Top Overlay And Track (108.195mm,65.381mm)(112.409mm,65.381mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "IC4" (112.522mm,62.611mm) on Top Overlay And Track (112.409mm,65.381mm)(112.409mm,70.461mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "IC4" (112.522mm,62.611mm) on Top Overlay And Track (112.983mm,64.298mm)(112.983mm,68.798mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "J1" (111.989mm,72.771mm) on Top Overlay And Track (112.344mm,73.762mm)(113.106mm,73.762mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "J1" (111.989mm,72.771mm) on Top Overlay And Track (112.37mm,72.517mm)(112.37mm,80.137mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "J3" (61.29mm,58.725mm) on Top Overlay And Track (61.709mm,58.472mm)(61.709mm,60.27mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.254mm) Between Text "J3" (61.29mm,58.725mm) on Top Overlay And Track (61.709mm,60.27mm)(63.741mm,60.27mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "LED1" (93.548mm,61.951mm) on Top Overlay And Track (93.98mm,61.468mm)(93.98mm,61.595mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "LED1" (93.548mm,61.951mm) on Top Overlay And Track (93.98mm,61.595mm)(96.266mm,61.595mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "LED1" (93.548mm,61.951mm) on Top Overlay And Track (96.266mm,61.468mm)(96.266mm,61.595mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "LED2" (93.548mm,57.887mm) on Top Overlay And Track (93.98mm,57.404mm)(93.98mm,57.531mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "LED2" (93.548mm,57.887mm) on Top Overlay And Track (93.98mm,57.531mm)(96.266mm,57.531mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "LED2" (93.548mm,57.887mm) on Top Overlay And Track (96.266mm,57.404mm)(96.266mm,57.531mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (88.773mm,70.104mm) on Top Overlay And Track (84.709mm,71.374mm)(106.934mm,71.374mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.091mm < 0.254mm) Between Text "R1" (88.773mm,70.104mm) on Top Overlay And Track (87.757mm,69.799mm)(91.313mm,69.799mm) on Top Overlay Silk Text to Silk Clearance [0.091mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "R10" (101.727mm,92.913mm) on Top Overlay And Track (101.092mm,92.558mm)(104.648mm,92.558mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "R10" (101.727mm,92.913mm) on Top Overlay And Track (101.346mm,94.234mm)(104.648mm,94.234mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "R11" (107.163mm,96.342mm) on Top Overlay And Track (106.172mm,95.987mm)(109.728mm,95.987mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "R2" (99.543mm,57.874mm) on Top Overlay And Track (98.552mm,57.518mm)(102.108mm,57.518mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "R3" (99.543mm,61.887mm) on Top Overlay And Track (98.552mm,61.532mm)(102.108mm,61.532mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "R4" (114.656mm,61.316mm) on Top Overlay And Track (113.513mm,61.036mm)(117.069mm,61.036mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "R5" (104.902mm,69.469mm) on Top Overlay And Track (104.013mm,69.063mm)(107.569mm,69.063mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.025mm < 0.254mm) Between Text "R6" (111.608mm,70.968mm) on Top Overlay And Track (113.513mm,70.612mm)(113.513mm,72.314mm) on Top Overlay Silk Text to Silk Clearance [0.025mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "R6" (111.608mm,70.968mm) on Top Overlay And Track (113.513mm,72.314mm)(117.069mm,72.314mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "R7" (90.551mm,73.66mm) on Top Overlay And Track (89.662mm,73.381mm)(93.218mm,73.381mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "R8" (103.48mm,84.785mm) on Top Overlay And Track (102.489mm,84.43mm)(106.045mm,84.43mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.019mm < 0.254mm) Between Text "R8" (103.48mm,84.785mm) on Top Overlay And Track (91.567mm,86.106mm)(106.934mm,86.106mm) on Top Overlay Silk Text to Silk Clearance [0.019mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "R9" (107.163mm,92.913mm) on Top Overlay And Track (106.172mm,92.558mm)(109.728mm,92.558mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.254mm) Between Text "R9" (107.163mm,92.913mm) on Top Overlay And Track (106.172mm,94.285mm)(109.728mm,94.285mm) on Top Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "RN2" (73.406mm,84.836mm) on Top Overlay And Text "U3" (71.755mm,83.312mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "SW2" (97.536mm,84.328mm) on Top Overlay And Track (95.987mm,83.896mm)(101.625mm,83.896mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "T1" (95.885mm,89.154mm) on Top Overlay And Track (93.678mm,90.571mm)(97.578mm,90.571mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "U1" (83.439mm,84.201mm) on Top Overlay And Track (82.931mm,74.041mm)(82.931mm,86.106mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "U1" (83.439mm,84.201mm) on Top Overlay And Track (84.792mm,83.347mm)(84.792mm,83.737mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "U1" (83.439mm,84.201mm) on Top Overlay And Track (84.792mm,83.737mm)(85.182mm,83.737mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "U4" (69.85mm,63.678mm) on Top Overlay And Track (69.384mm,61.849mm)(69.384mm,72.263mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "X1" (95.885mm,76.327mm) on Top Overlay And Track (96.317mm,74.335mm)(96.317mm,79.335mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
Rule Violations :89

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 620
Waived Violations : 0
Time Elapsed        : 00:00:01