0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/remyv/Documents/Vivado/3320_Project1/3320_Project1.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/remyv/Documents/Vivado/3320_Project1/3320_Project1.srcs/sim_1/new/testbench.v,1651782760,verilog,,,,testbench,,,,,,,,
C:/Users/remyv/Documents/Vivado/3320_Project1/3320_Project1.srcs/sources_1/new/Source.v,1651783475,verilog,,C:/Users/remyv/Documents/Vivado/3320_Project1/3320_Project1.srcs/sim_1/new/testbench.v,,Source;fsmTester,,,,,,,,
