# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/xinyu/OneDrive/Documents/EE\ 271/Lab/Lab\ 3/Lab3 {C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/Lab 3/Lab3/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:08 on May 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/Lab 3/Lab3" C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/Lab 3/Lab3/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 11:07:09 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/xinyu/OneDrive/Documents/EE\ 271/Lab/Lab\ 3/Lab3 {C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/Lab 3/Lab3/seaTacLight.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:09 on May 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/Lab 3/Lab3" C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/Lab 3/Lab3/seaTacLight.sv 
# -- Compiling module seaTacLight
# -- Compiling module seaTacLight_testbench
# 
# Top level modules:
# 	seaTacLight_testbench
# End time: 11:07:09 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/xinyu/OneDrive/Documents/EE\ 271/Lab/Lab\ 3/Lab3 {C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/Lab 3/Lab3/clock_divider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:09 on May 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/Lab 3/Lab3" C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/Lab 3/Lab3/clock_divider.sv 
# -- Compiling module clock_divider
# ** Error (suppressible): (vlog-7061) C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/Lab 3/Lab3/clock_divider.sv(14): Variable 'divided_clocks' driven in an always_ff block, may not be driven by any other process. See C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/Lab 3/Lab3/clock_divider.sv(10).
# End time: 11:07:09 on May 01,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE1_SoC_run_msim_rtl_verilog.do line 10
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/xinyu/OneDrive/Documents/EE\ 271/Lab/Lab\ 3/Lab3 {C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/Lab 3/Lab3/clock_d..."
vsim work.seaTacLight_testbench
# vsim work.seaTacLight_testbench 
# Start time: 11:07:15 on May 01,2019
# Loading sv_std.std
# Loading work.seaTacLight_testbench
# Loading work.seaTacLight
vsim work.seaTacLight_testbench
# End time: 11:07:27 on May 01,2019, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
# vsim work.seaTacLight_testbench 
# Start time: 11:07:28 on May 01,2019
# Loading sv_std.std
# Loading work.seaTacLight_testbench
# Loading work.seaTacLight
add wave -position end  sim:/seaTacLight_testbench/CLOCK_PERIOD
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: xinyu  Hostname: LAPTOP-38EPRE6I  ProcessID: 19092
#           Attempting to use alternate WLF file "./wlftt4cjis".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt4cjis
add wave -position end  sim:/seaTacLight_testbench/clk
add wave -position end  sim:/seaTacLight_testbench/SW
add wave -position end  sim:/seaTacLight_testbench/LEDR
add wave -position end  sim:/seaTacLight_testbench/reset
run -all
# ** Note: $stop    : C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/Lab 3/Lab3/seaTacLight.sv(169)
#    Time: 4200 ps  Iteration: 1  Instance: /seaTacLight_testbench
# Break in Module seaTacLight_testbench at C:/Users/xinyu/OneDrive/Documents/EE 271/Lab/Lab 3/Lab3/seaTacLight.sv line 169
# End time: 11:10:54 on May 01,2019, Elapsed time: 0:03:26
# Errors: 0, Warnings: 2
