Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 18 10:44:00 2023
| Host         : RamBo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file combine_control_sets_placed.rpt
| Design       : combine
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            1 |
|     10 |            1 |
|     12 |            7 |
|     14 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           11 |
| Yes          | No                    | No                     |              74 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             144 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+---------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal              |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG | dc/al_on                                |                     |                1 |              2 |
|  clk_IBUF_BUFG | countDown/timeout_on                    |                     |                1 |              2 |
|  clk_IBUF_BUFG | mode_controller[3]_i_2_n_0              | mode_controller     |                2 |              8 |
|  clk_IBUF_BUFG | dc/e3/E[0]                              |                     |                2 |             10 |
|  clk_IBUF_BUFG | dc/e0/dd_reg[5][0]                      | monthDate/SR[0]     |                3 |             12 |
|  clk_IBUF_BUFG | dc/e1/E[0]                              |                     |                3 |             12 |
|  clk_IBUF_BUFG | dc/e3/sec_reg[0]_0[0]                   | dc/e3/SR[0]         |                2 |             12 |
|  clk_IBUF_BUFG | dc/e2/E[0]                              |                     |                2 |             12 |
|  clk_IBUF_BUFG | countDown/countdown_countsec[5]_i_1_n_0 |                     |                1 |             12 |
|  clk_IBUF_BUFG | countDown/countdown_countmin[5]_i_1_n_0 |                     |                2 |             12 |
|  clk_IBUF_BUFG | countDown/countdown_counthr[5]_i_1_n_0  |                     |                2 |             12 |
|  clk_IBUF_BUFG |                                         | led5_reg[2]_i_1_n_0 |                4 |             14 |
|  clk_IBUF_BUFG |                                         |                     |               16 |             54 |
|  clk_IBUF_BUFG |                                         | get/clear           |                7 |             56 |
|  clk_IBUF_BUFG | dc/al_on                                | alert/counter_red   |                7 |             56 |
|  clk_IBUF_BUFG | countDown/timeout_on                    | alert/counter_blue  |                7 |             56 |
+----------------+-----------------------------------------+---------------------+------------------+----------------+


